TimeQuest Timing Analyzer report for lab9
Wed Apr 01 00:19:58 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. MTBF Summary
 32. Synchronizer Summary
 33. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 46. Slow 1200mV 0C Model Fmax Summary
 47. Slow 1200mV 0C Model Setup Summary
 48. Slow 1200mV 0C Model Hold Summary
 49. Slow 1200mV 0C Model Recovery Summary
 50. Slow 1200mV 0C Model Removal Summary
 51. Slow 1200mV 0C Model Minimum Pulse Width Summary
 52. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 53. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 57. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. MTBF Summary
 71. Synchronizer Summary
 72. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 85. Fast 1200mV 0C Model Setup Summary
 86. Fast 1200mV 0C Model Hold Summary
 87. Fast 1200mV 0C Model Recovery Summary
 88. Fast 1200mV 0C Model Removal Summary
 89. Fast 1200mV 0C Model Minimum Pulse Width Summary
 90. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 91. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 92. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 93. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 95. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 96. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 97. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Output Enable Times
105. Minimum Output Enable Times
106. Output Disable Times
107. Minimum Output Disable Times
108. MTBF Summary
109. Synchronizer Summary
110. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
123. Multicorner Timing Analysis Summary
124. Setup Times
125. Hold Times
126. Clock to Output Times
127. Minimum Clock to Output Times
128. Board Trace Model Assignments
129. Input Transition Times
130. Signal Integrity Metrics (Slow 1200mv 0c Model)
131. Signal Integrity Metrics (Slow 1200mv 85c Model)
132. Signal Integrity Metrics (Fast 1200mv 0c Model)
133. Setup Transfers
134. Hold Transfers
135. Recovery Transfers
136. Removal Transfers
137. Report TCCS
138. Report RSKM
139. Unconstrained Paths
140. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; lab9                                                ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; lab9_soc/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Apr 01 00:19:51 2015 ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_qsys_0.sdc   ; OK     ; Wed Apr 01 00:19:51 2015 ;
; lab9.sdc                                                  ; OK     ; Wed Apr 01 00:19:51 2015 ;
+-----------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 91.19 MHz  ; 91.19 MHz       ; CLOCK_50            ;      ;
; 127.84 MHz ; 127.84 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 9.034  ; 0.000         ;
; altera_reserved_tck ; 46.089 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.363 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 11.905 ; 0.000         ;
; altera_reserved_tck ; 47.725 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.002 ; 0.000         ;
; CLOCK_50            ; 4.120 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.627  ; 0.000              ;
; altera_reserved_tck ; 49.634 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.034 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.723     ;
; 9.034 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.723     ;
; 9.040 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.709     ;
; 9.231 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 10.674     ;
; 9.275 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 10.611     ;
; 9.275 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 10.611     ;
; 9.279 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 10.607     ;
; 9.279 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 10.607     ;
; 9.292 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.465     ;
; 9.292 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.465     ;
; 9.295 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.454     ;
; 9.295 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.454     ;
; 9.298 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.451     ;
; 9.300 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 10.577     ;
; 9.300 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 10.577     ;
; 9.301 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 10.440     ;
; 9.308 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 10.569     ;
; 9.308 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 10.569     ;
; 9.371 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.386     ;
; 9.371 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.386     ;
; 9.377 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.372     ;
; 9.400 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 10.348     ;
; 9.400 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 10.348     ;
; 9.406 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 10.334     ;
; 9.435 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.322     ;
; 9.435 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.322     ;
; 9.441 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.308     ;
; 9.460 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 10.426     ;
; 9.460 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 10.426     ;
; 9.490 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 10.387     ;
; 9.490 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 10.387     ;
; 9.490 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.259     ;
; 9.490 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.259     ;
; 9.496 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 10.245     ;
; 9.525 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.224     ;
; 9.525 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.224     ;
; 9.531 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.250      ; 10.777     ;
; 9.531 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.250      ; 10.777     ;
; 9.531 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.226     ;
; 9.531 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.226     ;
; 9.531 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 10.210     ;
; 9.535 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.250      ; 10.773     ;
; 9.535 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.250      ; 10.773     ;
; 9.536 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 10.369     ;
; 9.536 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 10.369     ;
; 9.537 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 10.368     ;
; 9.555 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.194     ;
; 9.555 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.194     ;
; 9.556 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 10.743     ;
; 9.556 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 10.743     ;
; 9.561 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 10.180     ;
; 9.564 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 10.735     ;
; 9.564 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 10.735     ;
; 9.581 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 10.305     ;
; 9.581 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 10.305     ;
; 9.598 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 10.286     ;
; 9.598 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 10.286     ;
; 9.598 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 10.286     ;
; 9.598 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 10.286     ;
; 9.601 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 10.283     ;
; 9.601 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 10.283     ;
; 9.602 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 10.282     ;
; 9.602 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 10.282     ;
; 9.604 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 10.293     ;
; 9.604 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.153     ;
; 9.604 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.153     ;
; 9.606 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.151     ;
; 9.606 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.151     ;
; 9.607 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 10.270     ;
; 9.607 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 10.270     ;
; 9.610 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.139     ;
; 9.612 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.137     ;
; 9.632 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.191     ;
; 9.646 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 10.265     ;
; 9.650 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 10.261     ;
; 9.662 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 10.208     ;
; 9.662 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 10.208     ;
; 9.671 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 10.231     ;
; 9.677 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.080     ;
; 9.677 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.080     ;
; 9.679 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 10.223     ;
; 9.681 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.076     ;
; 9.681 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.076     ;
; 9.683 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.066     ;
; 9.687 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.062     ;
; 9.699 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 10.171     ;
; 9.699 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 10.171     ;
; 9.715 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.042     ;
; 9.715 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.042     ;
; 9.716 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.250      ; 10.592     ;
; 9.716 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.250      ; 10.592     ;
; 9.721 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.028     ;
; 9.736 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.021     ;
; 9.736 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.021     ;
; 9.742 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 10.007     ;
; 9.746 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 10.553     ;
; 9.746 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 10.553     ;
; 9.749 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 10.128     ;
; 9.749 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 10.128     ;
; 9.752 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.069     ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 4.008      ;
; 46.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 3.364      ;
; 46.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 3.339      ;
; 46.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 3.222      ;
; 47.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.987      ;
; 47.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 2.942      ;
; 47.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 2.925      ;
; 47.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.819      ;
; 47.296 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.057      ; 2.779      ;
; 47.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.778      ;
; 47.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.702      ;
; 47.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 2.661      ;
; 47.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.582      ;
; 47.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.536      ;
; 47.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.366      ;
; 48.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 2.093      ;
; 48.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 2.019      ;
; 49.143 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 0.955      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.046      ;
; 94.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.035      ;
; 94.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.035      ;
; 94.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.035      ;
; 94.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.035      ;
; 94.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.035      ;
; 94.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.035      ;
; 94.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.035      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.877      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.877      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.877      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.877      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.877      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.877      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.877      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.877      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.877      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.877      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.877      ;
; 95.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.866      ;
; 95.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.866      ;
; 95.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.866      ;
; 95.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.866      ;
; 95.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.866      ;
; 95.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.866      ;
; 95.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.866      ;
; 95.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.843      ;
; 95.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.843      ;
; 95.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.843      ;
; 95.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.843      ;
; 95.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.843      ;
; 95.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.780      ;
; 95.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.780      ;
; 95.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.780      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.626      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.626      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.626      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.626      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.626      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.626      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.626      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.626      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.626      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.626      ;
; 95.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.626      ;
; 95.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.615      ;
; 95.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.615      ;
; 95.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.615      ;
; 95.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.615      ;
; 95.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.615      ;
; 95.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.615      ;
; 95.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.615      ;
; 95.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.580      ;
; 95.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.580      ;
; 95.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.580      ;
; 95.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.580      ;
; 95.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.580      ;
; 95.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.580      ;
; 95.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.580      ;
; 95.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.580      ;
; 95.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.580      ;
; 95.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.580      ;
; 95.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.580      ;
; 95.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.569      ;
; 95.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.569      ;
; 95.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.569      ;
; 95.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.569      ;
; 95.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.569      ;
; 95.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.569      ;
; 95.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.569      ;
; 95.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.547      ;
; 95.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.547      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.363 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.026      ;
; 0.364 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.026      ;
; 0.377 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.039      ;
; 0.380 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.042      ;
; 0.385 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.387 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.049      ;
; 0.389 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.051      ;
; 0.396 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.059      ;
; 0.398 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.060      ;
; 0.401 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.064      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|wait_latency_counter[1]                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|wait_latency_counter[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|wait_latency_counter[1]                                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[0][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[1][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][67]                                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][67]                                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_error          ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready          ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|resetlatch             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|resetlatch                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|jtag_break             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|jtag_break                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset         ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_go             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_go                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; io_module:io_module0|state.ACK_MSG_1                                                                                                                                                                                          ; io_module:io_module0|state.ACK_MSG_1                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; io_module:io_module0|state.READ_MSG_1                                                                                                                                                                                         ; io_module:io_module0|state.READ_MSG_1                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; io_module:io_module0|state.WAIT                                                                                                                                                                                               ; io_module:io_module0|state.WAIT                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                   ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                             ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.408 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.413 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.697      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.687      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.710      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.712      ;
; 0.450 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.729      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.754      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.756      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.823      ;
; 0.558 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.825      ;
; 0.564 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.830      ;
; 0.574 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.575 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.576 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.843      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.843      ;
; 0.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.843      ;
; 0.579 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.845      ;
; 0.583 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.867      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.852      ;
; 0.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.856      ;
; 0.594 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.861      ;
; 0.597 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.862      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.870      ;
; 0.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.869      ;
; 0.606 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.873      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.905 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.010      ;
; 11.905 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|av_readdata_pre[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.010      ;
; 11.905 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.010      ;
; 11.905 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.010      ;
; 11.918 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 7.983      ;
; 11.918 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 7.983      ;
; 11.918 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 7.983      ;
; 11.918 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 7.983      ;
; 11.918 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 7.983      ;
; 11.918 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 7.983      ;
; 11.918 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 7.983      ;
; 11.918 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 7.983      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.919 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 7.984      ;
; 11.941 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.987      ;
; 11.941 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 7.988      ;
; 11.941 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 7.988      ;
; 11.941 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.987      ;
; 11.941 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.987      ;
; 11.941 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 7.988      ;
; 11.941 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.987      ;
; 11.941 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.987      ;
; 11.941 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.987      ;
; 11.941 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.987      ;
; 11.941 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 7.988      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 7.995      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.994      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.994      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.994      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 7.995      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.994      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 7.995      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 7.995      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 7.995      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.994      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.994      ;
; 11.952 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.994      ;
; 11.953 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 7.970      ;
; 11.953 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 7.970      ;
; 11.953 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 7.970      ;
; 11.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 7.963      ;
; 11.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 7.963      ;
; 11.956 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 7.960      ;
; 11.956 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 7.960      ;
; 11.956 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 7.960      ;
; 11.956 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 7.960      ;
; 11.956 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 7.960      ;
; 11.957 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 7.960      ;
; 11.957 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 7.960      ;
; 11.957 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 7.960      ;
; 11.957 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 7.960      ;
; 11.957 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 7.960      ;
; 11.957 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 7.960      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 7.982      ;
; 11.965 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 7.973      ;
; 12.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 8.060      ;
; 12.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 8.060      ;
; 12.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 8.060      ;
; 12.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 8.060      ;
; 12.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 8.060      ;
; 12.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 8.060      ;
; 12.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 8.060      ;
; 12.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 8.060      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[5]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[2]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
; 12.303 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 7.630      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 2.374      ;
; 48.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.036      ;
; 48.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 1.796      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.482      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.376      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.376      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.376      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.376      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.376      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.376      ;
; 97.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.376      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.374      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.374      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.374      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.374      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.374      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.374      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.374      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.374      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.374      ;
; 97.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.374      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.371      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.371      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.371      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.371      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.371      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.099      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.099      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.099      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.099      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.099      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.099      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.099      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.099      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.099      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.099      ;
; 97.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.067      ;
; 97.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.067      ;
; 97.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.067      ;
; 97.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.036      ;
; 97.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.036      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.946      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.913      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.913      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.883      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.883      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.883      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.883      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.883      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.883      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.883      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.883      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.883      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.883      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.860      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.860      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.860      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.860      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.860      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.860      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.860      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.860      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.860      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.860      ;
; 98.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.819      ;
; 98.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.595      ;
; 98.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.595      ;
; 98.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.595      ;
; 98.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.595      ;
; 98.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.595      ;
; 98.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.595      ;
; 98.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.595      ;
; 98.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.407      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.002  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.267      ;
; 1.183  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.450      ;
; 1.183  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.450      ;
; 1.183  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.450      ;
; 1.183  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.450      ;
; 1.183  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.450      ;
; 1.183  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.450      ;
; 1.183  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.450      ;
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.701      ;
; 1.470  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.739      ;
; 1.470  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.739      ;
; 1.470  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.739      ;
; 1.470  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.739      ;
; 1.470  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.739      ;
; 1.470  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.739      ;
; 1.470  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.739      ;
; 1.470  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.739      ;
; 1.470  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.739      ;
; 1.470  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.739      ;
; 1.478  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.746      ;
; 1.478  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.746      ;
; 1.478  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.746      ;
; 1.478  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.746      ;
; 1.478  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.746      ;
; 1.478  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.746      ;
; 1.478  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.746      ;
; 1.478  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.746      ;
; 1.478  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.746      ;
; 1.478  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.746      ;
; 1.489  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.759      ;
; 1.489  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.759      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.790      ;
; 1.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.940      ;
; 1.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.940      ;
; 1.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.966      ;
; 1.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.966      ;
; 1.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.966      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.971      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.971      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.971      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.971      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.971      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.971      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.971      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.971      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.971      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.971      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.980  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.249      ;
; 1.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 1.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.254      ;
; 2.078  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.342      ;
; 51.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.240      ; 1.679      ;
; 51.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.244      ; 1.940      ;
; 51.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.242      ; 2.249      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.120 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 4.403      ;
; 4.120 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.401      ;
; 4.120 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.401      ;
; 4.120 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.401      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.395      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.389      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.396      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.395      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.396      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.396      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.396      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.396      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.396      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.396      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 4.396      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.395      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.395      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.395      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.395      ;
; 4.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.395      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 4.400      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.402      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.402      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.401      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.402      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 4.399      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 4.399      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 4.399      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_valid                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 4.399      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|rd_valid[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 4.399      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.411      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.411      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.411      ;
; 4.144 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.411      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.402      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.402      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.397      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 4.397      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.393      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.391      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 4.395      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.393      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 4.395      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.391      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.393      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.391      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.391      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.391      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 4.395      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 4.395      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 4.395      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.393      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.391      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 4.395      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.391      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 4.395      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 4.391      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 4.396      ;
; 4.145 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 4.395      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                            ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                            ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.636 ; 9.871        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.871        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.871        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.871        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.871        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.871        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.871        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.871        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                       ;
; 9.647 ; 9.882        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.679 ; 9.837        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                    ;
; 9.679 ; 9.837        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                    ;
; 9.679 ; 9.837        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                    ;
; 9.679 ; 9.837        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                    ;
; 9.679 ; 9.837        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                    ;
; 9.680 ; 9.838        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                         ;
; 9.680 ; 9.838        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                         ;
; 9.680 ; 9.838        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                                         ;
; 9.680 ; 9.838        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                                         ;
; 9.680 ; 9.838        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                                         ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                     ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                     ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                     ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                     ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                     ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                     ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                     ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                     ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                         ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                         ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                                         ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                                         ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                                         ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                                         ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                                         ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                          ;
; 9.692 ; 9.850        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                          ;
; 9.693 ; 9.851        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                         ;
; 9.693 ; 9.851        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                         ;
; 9.693 ; 9.851        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                                                         ;
; 9.693 ; 9.851        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                                                         ;
; 9.693 ; 9.851        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                                                         ;
; 9.693 ; 9.851        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                                                         ;
; 9.693 ; 9.851        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                                         ;
; 9.693 ; 9.851        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                                         ;
; 9.693 ; 9.851        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.634 ; 49.854       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ;
; 49.634 ; 49.854       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                  ;
; 49.634 ; 49.854       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                   ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                      ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]    ; CLOCK_50            ; 1.392 ; 1.496 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]   ; CLOCK_50            ; 1.265 ; 1.367 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]   ; CLOCK_50            ; 1.301 ; 1.403 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]   ; CLOCK_50            ; 1.298 ; 1.400 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]   ; CLOCK_50            ; 1.240 ; 1.342 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]   ; CLOCK_50            ; 1.251 ; 1.353 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]   ; CLOCK_50            ; 1.248 ; 1.350 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]   ; CLOCK_50            ; 1.221 ; 1.323 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]   ; CLOCK_50            ; 1.232 ; 1.334 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]   ; CLOCK_50            ; 1.251 ; 1.353 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]   ; CLOCK_50            ; 1.251 ; 1.353 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]  ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]  ; CLOCK_50            ; 1.293 ; 1.395 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]  ; CLOCK_50            ; 1.286 ; 1.388 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]  ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]  ; CLOCK_50            ; 1.265 ; 1.367 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]  ; CLOCK_50            ; 1.274 ; 1.376 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]  ; CLOCK_50            ; 1.324 ; 1.428 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]  ; CLOCK_50            ; 1.286 ; 1.388 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]  ; CLOCK_50            ; 1.292 ; 1.394 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]  ; CLOCK_50            ; 1.250 ; 1.352 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]  ; CLOCK_50            ; 1.392 ; 1.496 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]  ; CLOCK_50            ; 1.282 ; 1.384 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]  ; CLOCK_50            ; 1.232 ; 1.334 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]  ; CLOCK_50            ; 1.270 ; 1.372 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]  ; CLOCK_50            ; 1.276 ; 1.378 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]  ; CLOCK_50            ; 1.298 ; 1.400 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]  ; CLOCK_50            ; 1.296 ; 1.398 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]  ; CLOCK_50            ; 1.286 ; 1.388 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]  ; CLOCK_50            ; 1.314 ; 1.418 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]  ; CLOCK_50            ; 1.280 ; 1.382 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]  ; CLOCK_50            ; 1.238 ; 1.340 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]  ; CLOCK_50            ; 1.274 ; 1.376 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.790 ; 4.045 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.259 ; 7.282 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; sdram_wire_dq[*]    ; CLOCK_50            ; -0.593 ; -0.695 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]   ; CLOCK_50            ; -0.636 ; -0.738 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]   ; CLOCK_50            ; -0.673 ; -0.775 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]   ; CLOCK_50            ; -0.671 ; -0.773 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]   ; CLOCK_50            ; -0.612 ; -0.714 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]   ; CLOCK_50            ; -0.623 ; -0.725 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]   ; CLOCK_50            ; -0.619 ; -0.721 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]   ; CLOCK_50            ; -0.593 ; -0.695 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]   ; CLOCK_50            ; -0.604 ; -0.706 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]   ; CLOCK_50            ; -0.623 ; -0.725 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]   ; CLOCK_50            ; -0.623 ; -0.725 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]  ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]  ; CLOCK_50            ; -0.665 ; -0.767 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]  ; CLOCK_50            ; -0.658 ; -0.760 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]  ; CLOCK_50            ; -0.702 ; -0.806 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]  ; CLOCK_50            ; -0.636 ; -0.738 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]  ; CLOCK_50            ; -0.646 ; -0.748 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]  ; CLOCK_50            ; -0.692 ; -0.796 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]  ; CLOCK_50            ; -0.657 ; -0.759 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]  ; CLOCK_50            ; -0.664 ; -0.766 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]  ; CLOCK_50            ; -0.622 ; -0.724 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]  ; CLOCK_50            ; -0.760 ; -0.864 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]  ; CLOCK_50            ; -0.654 ; -0.756 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]  ; CLOCK_50            ; -0.604 ; -0.706 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]  ; CLOCK_50            ; -0.642 ; -0.744 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]  ; CLOCK_50            ; -0.648 ; -0.750 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]  ; CLOCK_50            ; -0.671 ; -0.773 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]  ; CLOCK_50            ; -0.668 ; -0.770 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]  ; CLOCK_50            ; -0.657 ; -0.759 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]  ; CLOCK_50            ; -0.682 ; -0.786 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]  ; CLOCK_50            ; -0.652 ; -0.754 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]  ; CLOCK_50            ; -0.609 ; -0.711 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]  ; CLOCK_50            ; -0.646 ; -0.748 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.906 ; -1.092 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.298 ; -1.308 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; HEX4[*]              ; CLOCK_50            ; 9.066  ; 8.950  ; Rise       ; CLOCK_50            ;
;  HEX4[0]             ; CLOCK_50            ; 8.440  ; 8.386  ; Rise       ; CLOCK_50            ;
;  HEX4[1]             ; CLOCK_50            ; 8.135  ; 8.140  ; Rise       ; CLOCK_50            ;
;  HEX4[2]             ; CLOCK_50            ; 8.897  ; 8.805  ; Rise       ; CLOCK_50            ;
;  HEX4[3]             ; CLOCK_50            ; 9.066  ; 8.950  ; Rise       ; CLOCK_50            ;
;  HEX4[4]             ; CLOCK_50            ; 8.983  ; 8.884  ; Rise       ; CLOCK_50            ;
;  HEX4[5]             ; CLOCK_50            ; 9.050  ; 8.933  ; Rise       ; CLOCK_50            ;
;  HEX4[6]             ; CLOCK_50            ; 8.436  ; 8.465  ; Rise       ; CLOCK_50            ;
; HEX5[*]              ; CLOCK_50            ; 8.738  ; 8.838  ; Rise       ; CLOCK_50            ;
;  HEX5[0]             ; CLOCK_50            ; 8.349  ; 8.287  ; Rise       ; CLOCK_50            ;
;  HEX5[1]             ; CLOCK_50            ; 8.266  ; 8.225  ; Rise       ; CLOCK_50            ;
;  HEX5[2]             ; CLOCK_50            ; 8.457  ; 8.453  ; Rise       ; CLOCK_50            ;
;  HEX5[3]             ; CLOCK_50            ; 8.738  ; 8.620  ; Rise       ; CLOCK_50            ;
;  HEX5[4]             ; CLOCK_50            ; 8.708  ; 8.588  ; Rise       ; CLOCK_50            ;
;  HEX5[5]             ; CLOCK_50            ; 8.669  ; 8.597  ; Rise       ; CLOCK_50            ;
;  HEX5[6]             ; CLOCK_50            ; 8.724  ; 8.838  ; Rise       ; CLOCK_50            ;
; HEX6[*]              ; CLOCK_50            ; 8.105  ; 7.992  ; Rise       ; CLOCK_50            ;
;  HEX6[0]             ; CLOCK_50            ; 7.834  ; 7.698  ; Rise       ; CLOCK_50            ;
;  HEX6[1]             ; CLOCK_50            ; 7.589  ; 7.450  ; Rise       ; CLOCK_50            ;
;  HEX6[2]             ; CLOCK_50            ; 7.649  ; 7.507  ; Rise       ; CLOCK_50            ;
;  HEX6[3]             ; CLOCK_50            ; 7.644  ; 7.527  ; Rise       ; CLOCK_50            ;
;  HEX6[4]             ; CLOCK_50            ; 8.105  ; 7.992  ; Rise       ; CLOCK_50            ;
;  HEX6[5]             ; CLOCK_50            ; 7.854  ; 7.731  ; Rise       ; CLOCK_50            ;
;  HEX6[6]             ; CLOCK_50            ; 7.565  ; 7.620  ; Rise       ; CLOCK_50            ;
; HEX7[*]              ; CLOCK_50            ; 9.167  ; 9.128  ; Rise       ; CLOCK_50            ;
;  HEX7[0]             ; CLOCK_50            ; 7.701  ; 7.598  ; Rise       ; CLOCK_50            ;
;  HEX7[1]             ; CLOCK_50            ; 7.805  ; 7.727  ; Rise       ; CLOCK_50            ;
;  HEX7[2]             ; CLOCK_50            ; 9.167  ; 9.128  ; Rise       ; CLOCK_50            ;
;  HEX7[3]             ; CLOCK_50            ; 8.197  ; 8.016  ; Rise       ; CLOCK_50            ;
;  HEX7[4]             ; CLOCK_50            ; 7.616  ; 7.528  ; Rise       ; CLOCK_50            ;
;  HEX7[5]             ; CLOCK_50            ; 8.065  ; 7.914  ; Rise       ; CLOCK_50            ;
;  HEX7[6]             ; CLOCK_50            ; 7.912  ; 8.010  ; Rise       ; CLOCK_50            ;
; LEDG[*]              ; CLOCK_50            ; 8.798  ; 8.736  ; Rise       ; CLOCK_50            ;
;  LEDG[0]             ; CLOCK_50            ; 8.086  ; 8.078  ; Rise       ; CLOCK_50            ;
;  LEDG[1]             ; CLOCK_50            ; 8.276  ; 8.240  ; Rise       ; CLOCK_50            ;
;  LEDG[2]             ; CLOCK_50            ; 8.798  ; 8.736  ; Rise       ; CLOCK_50            ;
;  LEDG[3]             ; CLOCK_50            ; 8.140  ; 8.172  ; Rise       ; CLOCK_50            ;
; LEDR[*]              ; CLOCK_50            ; 11.466 ; 11.497 ; Rise       ; CLOCK_50            ;
;  LEDR[0]             ; CLOCK_50            ; 8.554  ; 8.594  ; Rise       ; CLOCK_50            ;
;  LEDR[1]             ; CLOCK_50            ; 9.788  ; 9.649  ; Rise       ; CLOCK_50            ;
;  LEDR[2]             ; CLOCK_50            ; 9.121  ; 9.005  ; Rise       ; CLOCK_50            ;
;  LEDR[3]             ; CLOCK_50            ; 9.562  ; 9.486  ; Rise       ; CLOCK_50            ;
;  LEDR[4]             ; CLOCK_50            ; 9.271  ; 9.165  ; Rise       ; CLOCK_50            ;
;  LEDR[5]             ; CLOCK_50            ; 9.958  ; 9.830  ; Rise       ; CLOCK_50            ;
;  LEDR[6]             ; CLOCK_50            ; 11.466 ; 11.497 ; Rise       ; CLOCK_50            ;
;  LEDR[7]             ; CLOCK_50            ; 9.116  ; 9.151  ; Rise       ; CLOCK_50            ;
; sdram_wire_addr[*]   ; CLOCK_50            ; 3.336  ; 3.301  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[0]  ; CLOCK_50            ; 3.272  ; 3.237  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[1]  ; CLOCK_50            ; 3.336  ; 3.301  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[2]  ; CLOCK_50            ; 3.272  ; 3.237  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[3]  ; CLOCK_50            ; 3.271  ; 3.236  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[4]  ; CLOCK_50            ; 3.271  ; 3.236  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[5]  ; CLOCK_50            ; 3.306  ; 3.271  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[6]  ; CLOCK_50            ; 3.306  ; 3.271  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[7]  ; CLOCK_50            ; 3.309  ; 3.274  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[8]  ; CLOCK_50            ; 3.299  ; 3.264  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[9]  ; CLOCK_50            ; 3.271  ; 3.236  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[10] ; CLOCK_50            ; 3.286  ; 3.251  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[11] ; CLOCK_50            ; 3.281  ; 3.246  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[12] ; CLOCK_50            ; 3.306  ; 3.271  ; Rise       ; CLOCK_50            ;
; sdram_wire_ba[*]     ; CLOCK_50            ; 3.292  ; 3.257  ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[0]    ; CLOCK_50            ; 3.292  ; 3.257  ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[1]    ; CLOCK_50            ; 3.282  ; 3.247  ; Rise       ; CLOCK_50            ;
; sdram_wire_cas_n     ; CLOCK_50            ; 3.293  ; 3.258  ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.822  ; 0.914  ; Rise       ; CLOCK_50            ;
; sdram_wire_cs_n      ; CLOCK_50            ; 3.271  ; 3.236  ; Rise       ; CLOCK_50            ;
; sdram_wire_dq[*]     ; CLOCK_50            ; 4.620  ; 4.689  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]    ; CLOCK_50            ; 3.295  ; 3.260  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]    ; CLOCK_50            ; 3.318  ; 3.283  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]    ; CLOCK_50            ; 3.300  ; 3.265  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]    ; CLOCK_50            ; 4.601  ; 4.670  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]    ; CLOCK_50            ; 3.268  ; 3.233  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]    ; CLOCK_50            ; 3.272  ; 3.237  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]    ; CLOCK_50            ; 4.620  ; 4.689  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]    ; CLOCK_50            ; 3.267  ; 3.232  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]    ; CLOCK_50            ; 3.288  ; 3.253  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]    ; CLOCK_50            ; 3.268  ; 3.233  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]   ; CLOCK_50            ; 3.367  ; 3.340  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]   ; CLOCK_50            ; 3.306  ; 3.271  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]   ; CLOCK_50            ; 3.293  ; 3.258  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]   ; CLOCK_50            ; 3.317  ; 3.290  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]   ; CLOCK_50            ; 3.295  ; 3.260  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]   ; CLOCK_50            ; 3.285  ; 3.250  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]   ; CLOCK_50            ; 3.215  ; 3.185  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]   ; CLOCK_50            ; 3.314  ; 3.279  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]   ; CLOCK_50            ; 3.287  ; 3.252  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]   ; CLOCK_50            ; 3.289  ; 3.254  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]   ; CLOCK_50            ; 3.359  ; 3.332  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]   ; CLOCK_50            ; 3.277  ; 3.242  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]   ; CLOCK_50            ; 3.267  ; 3.232  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]   ; CLOCK_50            ; 3.309  ; 3.274  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]   ; CLOCK_50            ; 3.283  ; 3.248  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]   ; CLOCK_50            ; 3.300  ; 3.265  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]   ; CLOCK_50            ; 3.303  ; 3.268  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]   ; CLOCK_50            ; 3.314  ; 3.279  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]   ; CLOCK_50            ; 3.205  ; 3.175  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]   ; CLOCK_50            ; 3.279  ; 3.244  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]   ; CLOCK_50            ; 3.262  ; 3.227  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]   ; CLOCK_50            ; 3.285  ; 3.250  ; Rise       ; CLOCK_50            ;
; sdram_wire_dqm[*]    ; CLOCK_50            ; 3.332  ; 3.297  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[0]   ; CLOCK_50            ; 3.282  ; 3.247  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[1]   ; CLOCK_50            ; 3.332  ; 3.297  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[2]   ; CLOCK_50            ; 3.272  ; 3.237  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[3]   ; CLOCK_50            ; 3.332  ; 3.297  ; Rise       ; CLOCK_50            ;
; sdram_wire_ras_n     ; CLOCK_50            ; 3.319  ; 3.284  ; Rise       ; CLOCK_50            ;
; sdram_wire_we_n      ; CLOCK_50            ; 3.309  ; 3.274  ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.822  ; 0.914  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo  ; altera_reserved_tck ; 14.803 ; 15.549 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; HEX4[*]              ; CLOCK_50            ; 7.450  ; 7.434  ; Rise       ; CLOCK_50            ;
;  HEX4[0]             ; CLOCK_50            ; 7.729  ; 7.692  ; Rise       ; CLOCK_50            ;
;  HEX4[1]             ; CLOCK_50            ; 7.450  ; 7.434  ; Rise       ; CLOCK_50            ;
;  HEX4[2]             ; CLOCK_50            ; 8.191  ; 8.202  ; Rise       ; CLOCK_50            ;
;  HEX4[3]             ; CLOCK_50            ; 8.333  ; 8.232  ; Rise       ; CLOCK_50            ;
;  HEX4[4]             ; CLOCK_50            ; 8.357  ; 8.170  ; Rise       ; CLOCK_50            ;
;  HEX4[5]             ; CLOCK_50            ; 8.321  ; 8.220  ; Rise       ; CLOCK_50            ;
;  HEX4[6]             ; CLOCK_50            ; 7.720  ; 7.797  ; Rise       ; CLOCK_50            ;
; HEX5[*]              ; CLOCK_50            ; 7.582  ; 7.514  ; Rise       ; CLOCK_50            ;
;  HEX5[0]             ; CLOCK_50            ; 7.645  ; 7.597  ; Rise       ; CLOCK_50            ;
;  HEX5[1]             ; CLOCK_50            ; 7.582  ; 7.514  ; Rise       ; CLOCK_50            ;
;  HEX5[2]             ; CLOCK_50            ; 7.825  ; 7.806  ; Rise       ; CLOCK_50            ;
;  HEX5[3]             ; CLOCK_50            ; 8.022  ; 7.929  ; Rise       ; CLOCK_50            ;
;  HEX5[4]             ; CLOCK_50            ; 8.071  ; 7.892  ; Rise       ; CLOCK_50            ;
;  HEX5[5]             ; CLOCK_50            ; 7.983  ; 7.889  ; Rise       ; CLOCK_50            ;
;  HEX5[6]             ; CLOCK_50            ; 8.015  ; 8.117  ; Rise       ; CLOCK_50            ;
; HEX6[*]              ; CLOCK_50            ; 6.860  ; 6.837  ; Rise       ; CLOCK_50            ;
;  HEX6[0]             ; CLOCK_50            ; 7.169  ; 7.038  ; Rise       ; CLOCK_50            ;
;  HEX6[1]             ; CLOCK_50            ; 6.936  ; 6.837  ; Rise       ; CLOCK_50            ;
;  HEX6[2]             ; CLOCK_50            ; 6.995  ; 6.972  ; Rise       ; CLOCK_50            ;
;  HEX6[3]             ; CLOCK_50            ; 6.984  ; 6.883  ; Rise       ; CLOCK_50            ;
;  HEX6[4]             ; CLOCK_50            ; 7.529  ; 7.308  ; Rise       ; CLOCK_50            ;
;  HEX6[5]             ; CLOCK_50            ; 7.126  ; 7.014  ; Rise       ; CLOCK_50            ;
;  HEX6[6]             ; CLOCK_50            ; 6.860  ; 6.951  ; Rise       ; CLOCK_50            ;
; HEX7[*]              ; CLOCK_50            ; 6.899  ; 6.832  ; Rise       ; CLOCK_50            ;
;  HEX7[0]             ; CLOCK_50            ; 7.039  ; 6.940  ; Rise       ; CLOCK_50            ;
;  HEX7[1]             ; CLOCK_50            ; 7.187  ; 7.146  ; Rise       ; CLOCK_50            ;
;  HEX7[2]             ; CLOCK_50            ; 8.496  ; 8.484  ; Rise       ; CLOCK_50            ;
;  HEX7[3]             ; CLOCK_50            ; 7.359  ; 7.226  ; Rise       ; CLOCK_50            ;
;  HEX7[4]             ; CLOCK_50            ; 6.899  ; 6.832  ; Rise       ; CLOCK_50            ;
;  HEX7[5]             ; CLOCK_50            ; 7.315  ; 7.191  ; Rise       ; CLOCK_50            ;
;  HEX7[6]             ; CLOCK_50            ; 7.186  ; 7.319  ; Rise       ; CLOCK_50            ;
; LEDG[*]              ; CLOCK_50            ; 7.809  ; 7.799  ; Rise       ; CLOCK_50            ;
;  LEDG[0]             ; CLOCK_50            ; 7.809  ; 7.799  ; Rise       ; CLOCK_50            ;
;  LEDG[1]             ; CLOCK_50            ; 7.991  ; 7.956  ; Rise       ; CLOCK_50            ;
;  LEDG[2]             ; CLOCK_50            ; 8.378  ; 8.364  ; Rise       ; CLOCK_50            ;
;  LEDG[3]             ; CLOCK_50            ; 7.859  ; 7.891  ; Rise       ; CLOCK_50            ;
; LEDR[*]              ; CLOCK_50            ; 8.253  ; 8.290  ; Rise       ; CLOCK_50            ;
;  LEDR[0]             ; CLOCK_50            ; 8.253  ; 8.290  ; Rise       ; CLOCK_50            ;
;  LEDR[1]             ; CLOCK_50            ; 9.442  ; 9.307  ; Rise       ; CLOCK_50            ;
;  LEDR[2]             ; CLOCK_50            ; 8.802  ; 8.689  ; Rise       ; CLOCK_50            ;
;  LEDR[3]             ; CLOCK_50            ; 9.226  ; 9.151  ; Rise       ; CLOCK_50            ;
;  LEDR[4]             ; CLOCK_50            ; 8.947  ; 8.844  ; Rise       ; CLOCK_50            ;
;  LEDR[5]             ; CLOCK_50            ; 9.606  ; 9.482  ; Rise       ; CLOCK_50            ;
;  LEDR[6]             ; CLOCK_50            ; 11.104 ; 11.136 ; Rise       ; CLOCK_50            ;
;  LEDR[7]             ; CLOCK_50            ; 8.793  ; 8.824  ; Rise       ; CLOCK_50            ;
; sdram_wire_addr[*]   ; CLOCK_50            ; 2.788  ; 2.753  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[0]  ; CLOCK_50            ; 2.788  ; 2.753  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[1]  ; CLOCK_50            ; 2.852  ; 2.817  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[2]  ; CLOCK_50            ; 2.788  ; 2.753  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[3]  ; CLOCK_50            ; 2.788  ; 2.753  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[4]  ; CLOCK_50            ; 2.788  ; 2.753  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[5]  ; CLOCK_50            ; 2.823  ; 2.788  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[6]  ; CLOCK_50            ; 2.823  ; 2.788  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[7]  ; CLOCK_50            ; 2.826  ; 2.791  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[8]  ; CLOCK_50            ; 2.816  ; 2.781  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[9]  ; CLOCK_50            ; 2.788  ; 2.753  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[10] ; CLOCK_50            ; 2.803  ; 2.768  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[11] ; CLOCK_50            ; 2.798  ; 2.763  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[12] ; CLOCK_50            ; 2.822  ; 2.787  ; Rise       ; CLOCK_50            ;
; sdram_wire_ba[*]     ; CLOCK_50            ; 2.798  ; 2.763  ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[0]    ; CLOCK_50            ; 2.808  ; 2.773  ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[1]    ; CLOCK_50            ; 2.798  ; 2.763  ; Rise       ; CLOCK_50            ;
; sdram_wire_cas_n     ; CLOCK_50            ; 2.810  ; 2.775  ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.364  ; 0.454  ; Rise       ; CLOCK_50            ;
; sdram_wire_cs_n      ; CLOCK_50            ; 2.787  ; 2.752  ; Rise       ; CLOCK_50            ;
; sdram_wire_dq[*]     ; CLOCK_50            ; 2.723  ; 2.694  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]    ; CLOCK_50            ; 2.811  ; 2.776  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]    ; CLOCK_50            ; 2.835  ; 2.800  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]    ; CLOCK_50            ; 2.818  ; 2.783  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]    ; CLOCK_50            ; 4.118  ; 4.187  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]    ; CLOCK_50            ; 2.785  ; 2.750  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]    ; CLOCK_50            ; 2.788  ; 2.753  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]    ; CLOCK_50            ; 4.137  ; 4.206  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]    ; CLOCK_50            ; 2.784  ; 2.749  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]    ; CLOCK_50            ; 2.805  ; 2.770  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]    ; CLOCK_50            ; 2.785  ; 2.750  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]   ; CLOCK_50            ; 2.885  ; 2.859  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]   ; CLOCK_50            ; 2.823  ; 2.788  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]   ; CLOCK_50            ; 2.810  ; 2.775  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]   ; CLOCK_50            ; 2.835  ; 2.809  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]   ; CLOCK_50            ; 2.811  ; 2.776  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]   ; CLOCK_50            ; 2.802  ; 2.767  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]   ; CLOCK_50            ; 2.733  ; 2.704  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]   ; CLOCK_50            ; 2.830  ; 2.795  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]   ; CLOCK_50            ; 2.804  ; 2.769  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]   ; CLOCK_50            ; 2.806  ; 2.771  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]   ; CLOCK_50            ; 2.877  ; 2.851  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]   ; CLOCK_50            ; 2.794  ; 2.759  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]   ; CLOCK_50            ; 2.784  ; 2.749  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]   ; CLOCK_50            ; 2.826  ; 2.791  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]   ; CLOCK_50            ; 2.800  ; 2.765  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]   ; CLOCK_50            ; 2.818  ; 2.783  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]   ; CLOCK_50            ; 2.820  ; 2.785  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]   ; CLOCK_50            ; 2.830  ; 2.795  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]   ; CLOCK_50            ; 2.723  ; 2.694  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]   ; CLOCK_50            ; 2.796  ; 2.761  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]   ; CLOCK_50            ; 2.778  ; 2.743  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]   ; CLOCK_50            ; 2.802  ; 2.767  ; Rise       ; CLOCK_50            ;
; sdram_wire_dqm[*]    ; CLOCK_50            ; 2.788  ; 2.753  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[0]   ; CLOCK_50            ; 2.798  ; 2.763  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[1]   ; CLOCK_50            ; 2.848  ; 2.813  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[2]   ; CLOCK_50            ; 2.788  ; 2.753  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[3]   ; CLOCK_50            ; 2.848  ; 2.813  ; Rise       ; CLOCK_50            ;
; sdram_wire_ras_n     ; CLOCK_50            ; 2.836  ; 2.801  ; Rise       ; CLOCK_50            ;
; sdram_wire_we_n      ; CLOCK_50            ; 2.826  ; 2.791  ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.364  ; 0.454  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo  ; altera_reserved_tck ; 12.383 ; 13.128 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 3.106 ; 3.024 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 3.155 ; 3.058 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 3.148 ; 3.051 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 3.140 ; 3.043 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 4.500 ; 4.504 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 3.148 ; 3.051 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 3.152 ; 3.055 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 4.519 ; 4.523 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 3.157 ; 3.060 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 3.158 ; 3.061 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 3.148 ; 3.051 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 3.196 ; 3.119 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 3.146 ; 3.049 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 3.143 ; 3.046 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 3.196 ; 3.119 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 3.155 ; 3.058 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 3.145 ; 3.048 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 3.106 ; 3.024 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 3.154 ; 3.057 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 3.137 ; 3.040 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 3.159 ; 3.062 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 3.188 ; 3.111 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 3.137 ; 3.040 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 3.157 ; 3.060 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 3.159 ; 3.062 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 3.143 ; 3.046 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 3.140 ; 3.043 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 3.143 ; 3.046 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 3.154 ; 3.057 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 3.106 ; 3.024 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 3.139 ; 3.042 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 3.152 ; 3.055 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 3.145 ; 3.048 ; Rise       ; CLOCK_50        ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 2.626 ; 2.544 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 2.674 ; 2.577 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 2.668 ; 2.571 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 2.661 ; 2.564 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 4.020 ; 4.024 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 2.668 ; 2.571 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 2.671 ; 2.574 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 4.039 ; 4.043 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 2.677 ; 2.580 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 2.678 ; 2.581 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 2.668 ; 2.571 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 2.716 ; 2.639 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 2.666 ; 2.569 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 2.663 ; 2.566 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 2.716 ; 2.639 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 2.674 ; 2.577 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 2.665 ; 2.568 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 2.626 ; 2.544 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 2.673 ; 2.576 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 2.657 ; 2.560 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 2.679 ; 2.582 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 2.708 ; 2.631 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 2.657 ; 2.560 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 2.677 ; 2.580 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 2.679 ; 2.582 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 2.663 ; 2.566 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 2.661 ; 2.564 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 2.663 ; 2.566 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 2.673 ; 2.576 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 2.626 ; 2.544 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 2.659 ; 2.562 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 2.671 ; 2.574 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 2.665 ; 2.568 ; Rise       ; CLOCK_50        ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Output Disable Times                                                                   ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 3.081     ; 3.174     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 3.099     ; 3.196     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 3.092     ; 3.189     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 3.084     ; 3.181     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 4.545     ; 4.541     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 3.092     ; 3.189     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 3.096     ; 3.193     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 4.564     ; 4.560     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 3.101     ; 3.198     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 3.102     ; 3.199     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 3.092     ; 3.189     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 3.187     ; 3.264     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 3.090     ; 3.187     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 3.087     ; 3.184     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 3.187     ; 3.264     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 3.099     ; 3.196     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 3.089     ; 3.186     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 3.092     ; 3.174     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 3.098     ; 3.195     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 3.081     ; 3.178     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 3.103     ; 3.200     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 3.179     ; 3.256     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 3.081     ; 3.178     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 3.101     ; 3.198     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 3.103     ; 3.200     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 3.087     ; 3.184     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 3.084     ; 3.181     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 3.087     ; 3.184     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 3.098     ; 3.195     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 3.092     ; 3.174     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 3.083     ; 3.180     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 3.096     ; 3.193     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 3.089     ; 3.186     ; Rise       ; CLOCK_50        ;
+--------------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                           ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 2.599     ; 2.692     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 2.616     ; 2.713     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 2.610     ; 2.707     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 2.603     ; 2.700     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 4.063     ; 4.059     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 2.610     ; 2.707     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 2.613     ; 2.710     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 4.082     ; 4.078     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 2.619     ; 2.716     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 2.620     ; 2.717     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 2.610     ; 2.707     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 2.705     ; 2.782     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 2.608     ; 2.705     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 2.605     ; 2.702     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 2.705     ; 2.782     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 2.616     ; 2.713     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 2.607     ; 2.704     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 2.610     ; 2.692     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 2.615     ; 2.712     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 2.599     ; 2.696     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 2.621     ; 2.718     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 2.697     ; 2.774     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 2.599     ; 2.696     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 2.619     ; 2.716     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 2.621     ; 2.718     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 2.605     ; 2.702     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 2.603     ; 2.700     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 2.605     ; 2.702     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 2.615     ; 2.712     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 2.610     ; 2.692     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 2.601     ; 2.698     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 2.613     ; 2.710     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 2.607     ; 2.704     ; Rise       ; CLOCK_50        ;
+--------------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.118 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.118                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.971       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.147       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.240                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.131       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 14.109       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.474                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.973       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.501       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 34.553                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.971       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.582       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.848                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.970       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.878       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.988                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.147       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.841       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.532                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.968       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.564       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 35.746                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.967       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.779       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.244                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.128       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.116       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.247                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.129       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.118       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 38.273                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.147       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.126       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 197.005                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.130       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.875       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 197.236                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.148       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.088       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 98.8 MHz   ; 98.8 MHz        ; CLOCK_50            ;      ;
; 140.06 MHz ; 140.06 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 9.879  ; 0.000         ;
; altera_reserved_tck ; 46.430 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.338 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 12.621 ; 0.000         ;
; altera_reserved_tck ; 48.011 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.905 ; 0.000         ;
; CLOCK_50            ; 3.664 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.646  ; 0.000             ;
; altera_reserved_tck ; 49.578 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.879  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 9.892      ;
; 9.879  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 9.892      ;
; 9.884  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.879      ;
; 10.058 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 9.704      ;
; 10.058 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 9.704      ;
; 10.063 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 9.691      ;
; 10.109 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.663      ;
; 10.109 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.663      ;
; 10.114 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 9.650      ;
; 10.146 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 9.615      ;
; 10.146 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 9.615      ;
; 10.150 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 9.767      ;
; 10.151 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 9.602      ;
; 10.178 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.594      ;
; 10.178 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.594      ;
; 10.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 9.716      ;
; 10.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 9.716      ;
; 10.183 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 9.715      ;
; 10.183 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 9.715      ;
; 10.183 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 9.581      ;
; 10.207 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 9.680      ;
; 10.207 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 9.680      ;
; 10.213 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 9.674      ;
; 10.213 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 9.674      ;
; 10.217 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.555      ;
; 10.217 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.555      ;
; 10.222 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 9.542      ;
; 10.274 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.489      ;
; 10.274 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.489      ;
; 10.279 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.476      ;
; 10.337 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 9.561      ;
; 10.337 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 9.561      ;
; 10.341 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 9.421      ;
; 10.341 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 9.421      ;
; 10.346 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 9.408      ;
; 10.368 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 9.519      ;
; 10.368 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 9.519      ;
; 10.372 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 9.399      ;
; 10.372 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 9.399      ;
; 10.379 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 9.529      ;
; 10.386 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.386      ;
; 10.386 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.386      ;
; 10.387 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 9.881      ;
; 10.387 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 9.881      ;
; 10.391 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 9.877      ;
; 10.391 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 9.877      ;
; 10.391 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 9.373      ;
; 10.395 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 9.367      ;
; 10.395 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 9.367      ;
; 10.399 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.373      ;
; 10.399 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.373      ;
; 10.400 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 9.354      ;
; 10.404 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 9.360      ;
; 10.414 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.358      ;
; 10.414 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.358      ;
; 10.419 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 9.345      ;
; 10.420 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 9.837      ;
; 10.420 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 9.837      ;
; 10.420 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 9.837      ;
; 10.420 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 9.837      ;
; 10.423 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 9.494      ;
; 10.435 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 9.482      ;
; 10.437 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 9.480      ;
; 10.437 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 9.487      ;
; 10.438 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 9.486      ;
; 10.440 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.332      ;
; 10.440 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.332      ;
; 10.445 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 9.319      ;
; 10.451 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 9.447      ;
; 10.451 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 9.447      ;
; 10.462 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 9.420      ;
; 10.462 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 9.420      ;
; 10.462 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 9.451      ;
; 10.468 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 9.445      ;
; 10.477 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 9.410      ;
; 10.477 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 9.410      ;
; 10.478 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 9.355      ;
; 10.480 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.283      ;
; 10.480 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.283      ;
; 10.480 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.292      ;
; 10.480 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.292      ;
; 10.485 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.270      ;
; 10.485 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 9.279      ;
; 10.493 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.279      ;
; 10.493 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 9.279      ;
; 10.498 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 9.266      ;
; 10.500 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 9.396      ;
; 10.500 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 9.396      ;
; 10.506 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 9.390      ;
; 10.506 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 9.390      ;
; 10.506 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 9.390      ;
; 10.506 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 9.390      ;
; 10.507 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 9.389      ;
; 10.507 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 9.389      ;
; 10.519 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 9.363      ;
; 10.519 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 9.363      ;
; 10.540 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 9.347      ;
; 10.540 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 9.347      ;
; 10.551 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 9.211      ;
; 10.551 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 9.211      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 3.733      ;
; 47.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.101      ;
; 47.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.072      ;
; 47.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.978      ;
; 47.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.735      ;
; 47.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.684      ;
; 47.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.641      ;
; 47.555 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.588      ;
; 47.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.530      ;
; 47.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.498      ;
; 47.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.439      ;
; 47.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.392      ;
; 47.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.379      ;
; 47.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.286      ;
; 48.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.157      ;
; 48.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.887      ;
; 48.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.864      ;
; 49.309 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 0.856      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.690      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.690      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.690      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.690      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.690      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.690      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.690      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.690      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.690      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.690      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.690      ;
; 95.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.674      ;
; 95.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.674      ;
; 95.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.674      ;
; 95.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.674      ;
; 95.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.674      ;
; 95.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.674      ;
; 95.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.674      ;
; 95.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.468      ;
; 95.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.468      ;
; 95.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.468      ;
; 95.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.468      ;
; 95.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.468      ;
; 95.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.468      ;
; 95.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.468      ;
; 95.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.468      ;
; 95.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.468      ;
; 95.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.468      ;
; 95.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.468      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.452      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.452      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.452      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.452      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.452      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.452      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.452      ;
; 95.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.442      ;
; 95.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.384      ;
; 95.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.384      ;
; 95.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.384      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.266      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.266      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.266      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.266      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.266      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.266      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.266      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.266      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.266      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.266      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.266      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.259      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.259      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.259      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.259      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.259      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.259      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.259      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.259      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.259      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.259      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.259      ;
; 95.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.250      ;
; 95.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.250      ;
; 95.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.250      ;
; 95.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.250      ;
; 95.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.250      ;
; 95.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.250      ;
; 95.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.250      ;
; 95.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.243      ;
; 95.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.243      ;
; 95.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.243      ;
; 95.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.243      ;
; 95.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.243      ;
; 95.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.243      ;
; 95.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.243      ;
; 95.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.226      ;
; 95.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.226      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|wait_latency_counter[1]                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|wait_latency_counter[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                   ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|wait_latency_counter[1]                                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|wait_latency_counter[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[0][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[0][67]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[1][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[1][67]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][67]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][67]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_error          ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_error          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready          ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|resetlatch             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|resetlatch             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|jtag_break             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|jtag_break             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset         ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_go             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_go             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.623      ;
; 0.382 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.641      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.636      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.654      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.670      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.690      ;
; 0.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.692      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.753      ;
; 0.512 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.755      ;
; 0.517 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.526 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.528 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.528 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.772      ;
; 0.531 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.774      ;
; 0.533 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.792      ;
; 0.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.782      ;
; 0.542 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.785      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.788      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.800      ;
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.805      ;
; 0.563 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.806      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.621 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 7.302      ;
; 12.621 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|av_readdata_pre[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 7.302      ;
; 12.621 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 7.302      ;
; 12.621 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 7.302      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.631 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 7.282      ;
; 12.632 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 7.280      ;
; 12.632 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 7.280      ;
; 12.632 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 7.280      ;
; 12.632 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 7.280      ;
; 12.632 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 7.280      ;
; 12.632 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 7.280      ;
; 12.632 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 7.280      ;
; 12.632 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 7.280      ;
; 12.651 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 7.285      ;
; 12.651 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.286      ;
; 12.651 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.286      ;
; 12.651 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 7.285      ;
; 12.651 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 7.285      ;
; 12.651 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.286      ;
; 12.651 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 7.285      ;
; 12.651 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 7.285      ;
; 12.651 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 7.285      ;
; 12.651 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 7.285      ;
; 12.651 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.286      ;
; 12.657 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.268      ;
; 12.657 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.268      ;
; 12.657 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 7.266      ;
; 12.657 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 7.266      ;
; 12.657 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 7.266      ;
; 12.657 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 7.266      ;
; 12.657 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 7.266      ;
; 12.658 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 7.266      ;
; 12.658 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 7.266      ;
; 12.658 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 7.266      ;
; 12.658 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 7.266      ;
; 12.658 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.273      ;
; 12.658 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.273      ;
; 12.658 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.273      ;
; 12.658 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 7.266      ;
; 12.658 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 7.266      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.294      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 7.293      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 7.293      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 7.293      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.294      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 7.293      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.294      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.294      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.294      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 7.293      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 7.293      ;
; 12.661 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 7.293      ;
; 12.666 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 7.279      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.667 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 7.286      ;
; 12.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 7.375      ;
; 12.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 7.375      ;
; 12.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 7.375      ;
; 12.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 7.375      ;
; 12.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 7.375      ;
; 12.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 7.375      ;
; 12.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 7.375      ;
; 12.802 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 7.375      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.950      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.950      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.950      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.950      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.950      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[30]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 6.957      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[29]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 6.957      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 6.957      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 6.957      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 6.957      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[5]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.954      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.954      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.954      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.954      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[2]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.954      ;
; 12.992 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.954      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.154      ;
; 48.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 1.848      ;
; 48.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 1.615      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.290      ;
; 97.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.160      ;
; 97.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.160      ;
; 97.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.160      ;
; 97.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.160      ;
; 97.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.160      ;
; 97.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.160      ;
; 97.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.160      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.154      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.154      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.154      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.154      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.154      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.154      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.154      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.154      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.154      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.154      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.151      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.151      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.151      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.151      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.151      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.887      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.887      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.887      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.887      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.887      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.887      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.887      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.887      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.887      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.887      ;
; 98.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.868      ;
; 98.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.868      ;
; 98.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.868      ;
; 98.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.848      ;
; 98.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.848      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.760      ;
; 98.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.723      ;
; 98.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.723      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.694      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.694      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.694      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.694      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.694      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.694      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.694      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.694      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.694      ;
; 98.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.694      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.674      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.674      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.674      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.674      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.674      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.674      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.674      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.674      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.674      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.674      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.639      ;
; 98.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.436      ;
; 98.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.436      ;
; 98.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.436      ;
; 98.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.436      ;
; 98.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.436      ;
; 98.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.436      ;
; 98.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.436      ;
; 98.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.271      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.905  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.148      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.323      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.323      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.323      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.323      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.323      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.323      ;
; 1.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.323      ;
; 1.308  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.343  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.589      ;
; 1.343  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.589      ;
; 1.343  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.589      ;
; 1.343  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.589      ;
; 1.343  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.589      ;
; 1.343  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.589      ;
; 1.343  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.589      ;
; 1.343  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.589      ;
; 1.343  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.589      ;
; 1.343  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.589      ;
; 1.351  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.596      ;
; 1.351  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.596      ;
; 1.351  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.596      ;
; 1.351  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.596      ;
; 1.351  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.596      ;
; 1.351  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.596      ;
; 1.351  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.596      ;
; 1.351  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.596      ;
; 1.351  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.596      ;
; 1.351  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.596      ;
; 1.365  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.612      ;
; 1.365  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.612      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.393  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.641      ;
; 1.508  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.756      ;
; 1.508  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.756      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.783      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.783      ;
; 1.533  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.783      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.805      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.805      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.805      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.805      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.805      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.805      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.805      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.805      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.805      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.805      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.047      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.048      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.048      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.048      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.048      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.048      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.048      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.048      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.048      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.048      ;
; 1.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.048      ;
; 1.805  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.860  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.101      ;
; 51.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.294      ; 1.540      ;
; 51.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.298      ; 1.756      ;
; 51.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.296      ; 2.048      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.664 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.919      ;
; 3.664 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.917      ;
; 3.664 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.917      ;
; 3.664 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.917      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.901      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.901      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.901      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.901      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.901      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.901      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.914      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.914      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.914      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.914      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.914      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.914      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.914      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.914      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.913      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.921      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.921      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.921      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.910      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.901      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.910      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.909      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.929      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.909      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.927      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.910      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.909      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.910      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.909      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.910      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.910      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.910      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.910      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.910      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.909      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.929      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.909      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.909      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.927      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.909      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.927      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 3.900      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 3.900      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 3.907      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 3.907      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 3.907      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.909      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.910      ;
; 3.684 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.927      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.911      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|packet_in_progress                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.911      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.911      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 3.905      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 3.905      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.911      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.914      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.914      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.914      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.914      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.914      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.914      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.914      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.914      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.911      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.920      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.920      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.915      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.915      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.911      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.911      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.919      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.920      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.909      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.919      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.911      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.919      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.909      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.911      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.909      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.909      ;
; 3.685 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.909      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                            ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                            ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.656 ; 9.889        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                       ;
; 9.656 ; 9.889        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                       ;
; 9.656 ; 9.889        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                       ;
; 9.656 ; 9.889        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                       ;
; 9.656 ; 9.889        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                       ;
; 9.656 ; 9.889        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                       ;
; 9.656 ; 9.889        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                       ;
; 9.656 ; 9.889        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                       ;
; 9.662 ; 9.895        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.663 ; 9.896        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                  ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                    ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                    ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                    ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                    ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                     ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                     ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                     ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                     ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                     ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                     ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                     ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                    ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                     ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                    ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                    ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                                         ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                         ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                         ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                                         ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                                         ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                    ;
; 9.693 ; 9.849        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                    ;
; 9.693 ; 9.849        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                    ;
; 9.693 ; 9.849        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                    ;
; 9.693 ; 9.849        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                    ;
; 9.702 ; 9.858        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                          ;
; 9.702 ; 9.858        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                         ;
; 9.702 ; 9.858        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                                         ;
; 9.702 ; 9.858        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                          ;
; 9.702 ; 9.858        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                                         ;
; 9.702 ; 9.858        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                                                         ;
; 9.702 ; 9.858        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                          ;
; 9.702 ; 9.858        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                          ;
; 9.702 ; 9.858        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                          ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                         ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                         ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                         ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                                         ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                                         ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                                                         ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                                         ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                                         ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                                         ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                                                         ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                          ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                          ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                          ;
; 9.703 ; 9.859        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.578 ; 49.796       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                  ;
; 49.579 ; 49.797       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ;
; 49.579 ; 49.797       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                   ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                           ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                           ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                           ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                           ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                                           ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]    ; CLOCK_50            ; 1.217 ; 1.300 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]   ; CLOCK_50            ; 1.088 ; 1.171 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]   ; CLOCK_50            ; 1.124 ; 1.207 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]   ; CLOCK_50            ; 1.122 ; 1.205 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]   ; CLOCK_50            ; 1.063 ; 1.146 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]   ; CLOCK_50            ; 1.074 ; 1.157 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]   ; CLOCK_50            ; 1.070 ; 1.153 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]   ; CLOCK_50            ; 1.044 ; 1.127 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]   ; CLOCK_50            ; 1.055 ; 1.138 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]   ; CLOCK_50            ; 1.074 ; 1.157 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]   ; CLOCK_50            ; 1.074 ; 1.157 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]  ; CLOCK_50            ; 1.209 ; 1.292 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]  ; CLOCK_50            ; 1.116 ; 1.199 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]  ; CLOCK_50            ; 1.109 ; 1.192 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]  ; CLOCK_50            ; 1.159 ; 1.242 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]  ; CLOCK_50            ; 1.088 ; 1.171 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]  ; CLOCK_50            ; 1.097 ; 1.180 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]  ; CLOCK_50            ; 1.149 ; 1.232 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]  ; CLOCK_50            ; 1.109 ; 1.192 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]  ; CLOCK_50            ; 1.115 ; 1.198 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]  ; CLOCK_50            ; 1.073 ; 1.156 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]  ; CLOCK_50            ; 1.217 ; 1.300 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]  ; CLOCK_50            ; 1.105 ; 1.188 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]  ; CLOCK_50            ; 1.055 ; 1.138 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]  ; CLOCK_50            ; 1.093 ; 1.176 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]  ; CLOCK_50            ; 1.099 ; 1.182 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]  ; CLOCK_50            ; 1.122 ; 1.205 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]  ; CLOCK_50            ; 1.119 ; 1.202 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]  ; CLOCK_50            ; 1.109 ; 1.192 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]  ; CLOCK_50            ; 1.139 ; 1.222 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]  ; CLOCK_50            ; 1.103 ; 1.186 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]  ; CLOCK_50            ; 1.060 ; 1.143 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]  ; CLOCK_50            ; 1.097 ; 1.180 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.672 ; 4.011 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.158 ; 7.164 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; sdram_wire_dq[*]    ; CLOCK_50            ; -0.483 ; -0.566 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]   ; CLOCK_50            ; -0.527 ; -0.610 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]   ; CLOCK_50            ; -0.564 ; -0.647 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]   ; CLOCK_50            ; -0.561 ; -0.644 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]   ; CLOCK_50            ; -0.503 ; -0.586 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]   ; CLOCK_50            ; -0.514 ; -0.597 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]   ; CLOCK_50            ; -0.510 ; -0.593 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]   ; CLOCK_50            ; -0.483 ; -0.566 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]   ; CLOCK_50            ; -0.494 ; -0.577 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]   ; CLOCK_50            ; -0.513 ; -0.596 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]   ; CLOCK_50            ; -0.514 ; -0.597 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]  ; CLOCK_50            ; -0.644 ; -0.727 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]  ; CLOCK_50            ; -0.555 ; -0.638 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]  ; CLOCK_50            ; -0.549 ; -0.632 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]  ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]  ; CLOCK_50            ; -0.527 ; -0.610 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]  ; CLOCK_50            ; -0.537 ; -0.620 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]  ; CLOCK_50            ; -0.584 ; -0.667 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]  ; CLOCK_50            ; -0.548 ; -0.631 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]  ; CLOCK_50            ; -0.555 ; -0.638 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]  ; CLOCK_50            ; -0.513 ; -0.596 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]  ; CLOCK_50            ; -0.653 ; -0.736 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]  ; CLOCK_50            ; -0.545 ; -0.628 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]  ; CLOCK_50            ; -0.494 ; -0.577 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]  ; CLOCK_50            ; -0.533 ; -0.616 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]  ; CLOCK_50            ; -0.539 ; -0.622 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]  ; CLOCK_50            ; -0.561 ; -0.644 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]  ; CLOCK_50            ; -0.559 ; -0.642 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]  ; CLOCK_50            ; -0.548 ; -0.631 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]  ; CLOCK_50            ; -0.574 ; -0.657 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]  ; CLOCK_50            ; -0.543 ; -0.626 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]  ; CLOCK_50            ; -0.500 ; -0.583 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]  ; CLOCK_50            ; -0.537 ; -0.620 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.940 ; -1.223 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.478 ; -1.543 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; HEX4[*]              ; CLOCK_50            ; 8.256  ; 8.029  ; Rise       ; CLOCK_50            ;
;  HEX4[0]             ; CLOCK_50            ; 7.645  ; 7.528  ; Rise       ; CLOCK_50            ;
;  HEX4[1]             ; CLOCK_50            ; 7.348  ; 7.304  ; Rise       ; CLOCK_50            ;
;  HEX4[2]             ; CLOCK_50            ; 8.086  ; 7.911  ; Rise       ; CLOCK_50            ;
;  HEX4[3]             ; CLOCK_50            ; 8.256  ; 8.029  ; Rise       ; CLOCK_50            ;
;  HEX4[4]             ; CLOCK_50            ; 8.186  ; 7.969  ; Rise       ; CLOCK_50            ;
;  HEX4[5]             ; CLOCK_50            ; 8.244  ; 8.010  ; Rise       ; CLOCK_50            ;
;  HEX4[6]             ; CLOCK_50            ; 7.564  ; 7.691  ; Rise       ; CLOCK_50            ;
; HEX5[*]              ; CLOCK_50            ; 7.947  ; 8.033  ; Rise       ; CLOCK_50            ;
;  HEX5[0]             ; CLOCK_50            ; 7.567  ; 7.441  ; Rise       ; CLOCK_50            ;
;  HEX5[1]             ; CLOCK_50            ; 7.502  ; 7.378  ; Rise       ; CLOCK_50            ;
;  HEX5[2]             ; CLOCK_50            ; 7.689  ; 7.587  ; Rise       ; CLOCK_50            ;
;  HEX5[3]             ; CLOCK_50            ; 7.947  ; 7.722  ; Rise       ; CLOCK_50            ;
;  HEX5[4]             ; CLOCK_50            ; 7.895  ; 7.700  ; Rise       ; CLOCK_50            ;
;  HEX5[5]             ; CLOCK_50            ; 7.881  ; 7.708  ; Rise       ; CLOCK_50            ;
;  HEX5[6]             ; CLOCK_50            ; 7.825  ; 8.033  ; Rise       ; CLOCK_50            ;
; HEX6[*]              ; CLOCK_50            ; 7.342  ; 7.181  ; Rise       ; CLOCK_50            ;
;  HEX6[0]             ; CLOCK_50            ; 7.063  ; 6.912  ; Rise       ; CLOCK_50            ;
;  HEX6[1]             ; CLOCK_50            ; 6.827  ; 6.696  ; Rise       ; CLOCK_50            ;
;  HEX6[2]             ; CLOCK_50            ; 6.885  ; 6.755  ; Rise       ; CLOCK_50            ;
;  HEX6[3]             ; CLOCK_50            ; 6.891  ; 6.769  ; Rise       ; CLOCK_50            ;
;  HEX6[4]             ; CLOCK_50            ; 7.342  ; 7.181  ; Rise       ; CLOCK_50            ;
;  HEX6[5]             ; CLOCK_50            ; 7.093  ; 6.946  ; Rise       ; CLOCK_50            ;
;  HEX6[6]             ; CLOCK_50            ; 6.801  ; 6.861  ; Rise       ; CLOCK_50            ;
; HEX7[*]              ; CLOCK_50            ; 8.238  ; 8.132  ; Rise       ; CLOCK_50            ;
;  HEX7[0]             ; CLOCK_50            ; 6.940  ; 6.836  ; Rise       ; CLOCK_50            ;
;  HEX7[1]             ; CLOCK_50            ; 7.049  ; 6.946  ; Rise       ; CLOCK_50            ;
;  HEX7[2]             ; CLOCK_50            ; 8.238  ; 8.132  ; Rise       ; CLOCK_50            ;
;  HEX7[3]             ; CLOCK_50            ; 7.410  ; 7.224  ; Rise       ; CLOCK_50            ;
;  HEX7[4]             ; CLOCK_50            ; 6.856  ; 6.771  ; Rise       ; CLOCK_50            ;
;  HEX7[5]             ; CLOCK_50            ; 7.290  ; 7.113  ; Rise       ; CLOCK_50            ;
;  HEX7[6]             ; CLOCK_50            ; 7.104  ; 7.244  ; Rise       ; CLOCK_50            ;
; LEDG[*]              ; CLOCK_50            ; 7.999  ; 7.838  ; Rise       ; CLOCK_50            ;
;  LEDG[0]             ; CLOCK_50            ; 7.328  ; 7.253  ; Rise       ; CLOCK_50            ;
;  LEDG[1]             ; CLOCK_50            ; 7.542  ; 7.386  ; Rise       ; CLOCK_50            ;
;  LEDG[2]             ; CLOCK_50            ; 7.999  ; 7.838  ; Rise       ; CLOCK_50            ;
;  LEDG[3]             ; CLOCK_50            ; 7.292  ; 7.452  ; Rise       ; CLOCK_50            ;
; LEDR[*]              ; CLOCK_50            ; 10.420 ; 10.259 ; Rise       ; CLOCK_50            ;
;  LEDR[0]             ; CLOCK_50            ; 7.757  ; 7.713  ; Rise       ; CLOCK_50            ;
;  LEDR[1]             ; CLOCK_50            ; 8.927  ; 8.671  ; Rise       ; CLOCK_50            ;
;  LEDR[2]             ; CLOCK_50            ; 8.313  ; 8.092  ; Rise       ; CLOCK_50            ;
;  LEDR[3]             ; CLOCK_50            ; 8.714  ; 8.527  ; Rise       ; CLOCK_50            ;
;  LEDR[4]             ; CLOCK_50            ; 8.437  ; 8.236  ; Rise       ; CLOCK_50            ;
;  LEDR[5]             ; CLOCK_50            ; 9.105  ; 8.829  ; Rise       ; CLOCK_50            ;
;  LEDR[6]             ; CLOCK_50            ; 10.420 ; 10.259 ; Rise       ; CLOCK_50            ;
;  LEDR[7]             ; CLOCK_50            ; 8.284  ; 8.219  ; Rise       ; CLOCK_50            ;
; sdram_wire_addr[*]   ; CLOCK_50            ; 3.038  ; 3.031  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[0]  ; CLOCK_50            ; 2.974  ; 2.967  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[1]  ; CLOCK_50            ; 3.038  ; 3.031  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[2]  ; CLOCK_50            ; 2.974  ; 2.967  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[3]  ; CLOCK_50            ; 2.974  ; 2.967  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[4]  ; CLOCK_50            ; 2.974  ; 2.967  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[5]  ; CLOCK_50            ; 3.009  ; 3.002  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[6]  ; CLOCK_50            ; 3.009  ; 3.002  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[7]  ; CLOCK_50            ; 3.011  ; 3.004  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[8]  ; CLOCK_50            ; 3.001  ; 2.994  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[9]  ; CLOCK_50            ; 2.974  ; 2.967  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[10] ; CLOCK_50            ; 2.989  ; 2.982  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[11] ; CLOCK_50            ; 2.984  ; 2.977  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[12] ; CLOCK_50            ; 3.008  ; 3.001  ; Rise       ; CLOCK_50            ;
; sdram_wire_ba[*]     ; CLOCK_50            ; 2.994  ; 2.987  ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[0]    ; CLOCK_50            ; 2.994  ; 2.987  ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[1]    ; CLOCK_50            ; 2.984  ; 2.977  ; Rise       ; CLOCK_50            ;
; sdram_wire_cas_n     ; CLOCK_50            ; 2.995  ; 2.988  ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.838  ; 0.951  ; Rise       ; CLOCK_50            ;
; sdram_wire_cs_n      ; CLOCK_50            ; 2.972  ; 2.965  ; Rise       ; CLOCK_50            ;
; sdram_wire_dq[*]     ; CLOCK_50            ; 4.154  ; 4.205  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]    ; CLOCK_50            ; 2.997  ; 2.990  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]    ; CLOCK_50            ; 3.020  ; 3.013  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]    ; CLOCK_50            ; 3.003  ; 2.996  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]    ; CLOCK_50            ; 4.134  ; 4.185  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]    ; CLOCK_50            ; 2.970  ; 2.963  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]    ; CLOCK_50            ; 2.974  ; 2.967  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]    ; CLOCK_50            ; 4.154  ; 4.205  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]    ; CLOCK_50            ; 2.970  ; 2.963  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]    ; CLOCK_50            ; 2.991  ; 2.984  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]    ; CLOCK_50            ; 2.970  ; 2.963  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]   ; CLOCK_50            ; 3.083  ; 3.056  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]   ; CLOCK_50            ; 3.009  ; 3.002  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]   ; CLOCK_50            ; 2.995  ; 2.988  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]   ; CLOCK_50            ; 3.033  ; 3.006  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]   ; CLOCK_50            ; 2.997  ; 2.990  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]   ; CLOCK_50            ; 2.987  ; 2.980  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]   ; CLOCK_50            ; 2.917  ; 2.913  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]   ; CLOCK_50            ; 3.016  ; 3.009  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]   ; CLOCK_50            ; 2.989  ; 2.982  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]   ; CLOCK_50            ; 2.991  ; 2.984  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]   ; CLOCK_50            ; 3.074  ; 3.047  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]   ; CLOCK_50            ; 2.979  ; 2.972  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]   ; CLOCK_50            ; 2.970  ; 2.963  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]   ; CLOCK_50            ; 3.011  ; 3.004  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]   ; CLOCK_50            ; 2.985  ; 2.978  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]   ; CLOCK_50            ; 3.003  ; 2.996  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]   ; CLOCK_50            ; 3.005  ; 2.998  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]   ; CLOCK_50            ; 3.016  ; 3.009  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]   ; CLOCK_50            ; 2.907  ; 2.903  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]   ; CLOCK_50            ; 2.981  ; 2.974  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]   ; CLOCK_50            ; 2.964  ; 2.957  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]   ; CLOCK_50            ; 2.987  ; 2.980  ; Rise       ; CLOCK_50            ;
; sdram_wire_dqm[*]    ; CLOCK_50            ; 3.034  ; 3.027  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[0]   ; CLOCK_50            ; 2.984  ; 2.977  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[1]   ; CLOCK_50            ; 3.034  ; 3.027  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[2]   ; CLOCK_50            ; 2.974  ; 2.967  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[3]   ; CLOCK_50            ; 3.034  ; 3.027  ; Rise       ; CLOCK_50            ;
; sdram_wire_ras_n     ; CLOCK_50            ; 3.022  ; 3.015  ; Rise       ; CLOCK_50            ;
; sdram_wire_we_n      ; CLOCK_50            ; 3.012  ; 3.005  ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.838  ; 0.951  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo  ; altera_reserved_tck ; 13.686 ; 14.317 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; HEX4[*]              ; CLOCK_50            ; 6.735  ; 6.661  ; Rise       ; CLOCK_50            ;
;  HEX4[0]             ; CLOCK_50            ; 7.007  ; 6.895  ; Rise       ; CLOCK_50            ;
;  HEX4[1]             ; CLOCK_50            ; 6.735  ; 6.661  ; Rise       ; CLOCK_50            ;
;  HEX4[2]             ; CLOCK_50            ; 7.450  ; 7.351  ; Rise       ; CLOCK_50            ;
;  HEX4[3]             ; CLOCK_50            ; 7.592  ; 7.376  ; Rise       ; CLOCK_50            ;
;  HEX4[4]             ; CLOCK_50            ; 7.603  ; 7.318  ; Rise       ; CLOCK_50            ;
;  HEX4[5]             ; CLOCK_50            ; 7.581  ; 7.360  ; Rise       ; CLOCK_50            ;
;  HEX4[6]             ; CLOCK_50            ; 6.913  ; 7.082  ; Rise       ; CLOCK_50            ;
; HEX5[*]              ; CLOCK_50            ; 6.877  ; 6.730  ; Rise       ; CLOCK_50            ;
;  HEX5[0]             ; CLOCK_50            ; 6.927  ; 6.809  ; Rise       ; CLOCK_50            ;
;  HEX5[1]             ; CLOCK_50            ; 6.877  ; 6.730  ; Rise       ; CLOCK_50            ;
;  HEX5[2]             ; CLOCK_50            ; 7.113  ; 6.990  ; Rise       ; CLOCK_50            ;
;  HEX5[3]             ; CLOCK_50            ; 7.297  ; 7.100  ; Rise       ; CLOCK_50            ;
;  HEX5[4]             ; CLOCK_50            ; 7.307  ; 7.073  ; Rise       ; CLOCK_50            ;
;  HEX5[5]             ; CLOCK_50            ; 7.257  ; 7.063  ; Rise       ; CLOCK_50            ;
;  HEX5[6]             ; CLOCK_50            ; 7.181  ; 7.379  ; Rise       ; CLOCK_50            ;
; HEX6[*]              ; CLOCK_50            ; 6.149  ; 6.134  ; Rise       ; CLOCK_50            ;
;  HEX6[0]             ; CLOCK_50            ; 6.457  ; 6.312  ; Rise       ; CLOCK_50            ;
;  HEX6[1]             ; CLOCK_50            ; 6.238  ; 6.134  ; Rise       ; CLOCK_50            ;
;  HEX6[2]             ; CLOCK_50            ; 6.296  ; 6.254  ; Rise       ; CLOCK_50            ;
;  HEX6[3]             ; CLOCK_50            ; 6.290  ; 6.183  ; Rise       ; CLOCK_50            ;
;  HEX6[4]             ; CLOCK_50            ; 6.803  ; 6.561  ; Rise       ; CLOCK_50            ;
;  HEX6[5]             ; CLOCK_50            ; 6.417  ; 6.283  ; Rise       ; CLOCK_50            ;
;  HEX6[6]             ; CLOCK_50            ; 6.149  ; 6.245  ; Rise       ; CLOCK_50            ;
; HEX7[*]              ; CLOCK_50            ; 6.197  ; 6.125  ; Rise       ; CLOCK_50            ;
;  HEX7[0]             ; CLOCK_50            ; 6.341  ; 6.231  ; Rise       ; CLOCK_50            ;
;  HEX7[1]             ; CLOCK_50            ; 6.486  ; 6.404  ; Rise       ; CLOCK_50            ;
;  HEX7[2]             ; CLOCK_50            ; 7.626  ; 7.545  ; Rise       ; CLOCK_50            ;
;  HEX7[3]             ; CLOCK_50            ; 6.644  ; 6.472  ; Rise       ; CLOCK_50            ;
;  HEX7[4]             ; CLOCK_50            ; 6.197  ; 6.125  ; Rise       ; CLOCK_50            ;
;  HEX7[5]             ; CLOCK_50            ; 6.602  ; 6.440  ; Rise       ; CLOCK_50            ;
;  HEX7[6]             ; CLOCK_50            ; 6.430  ; 6.602  ; Rise       ; CLOCK_50            ;
; LEDG[*]              ; CLOCK_50            ; 7.028  ; 6.988  ; Rise       ; CLOCK_50            ;
;  LEDG[0]             ; CLOCK_50            ; 7.060  ; 6.988  ; Rise       ; CLOCK_50            ;
;  LEDG[1]             ; CLOCK_50            ; 7.270  ; 7.119  ; Rise       ; CLOCK_50            ;
;  LEDG[2]             ; CLOCK_50            ; 7.620  ; 7.488  ; Rise       ; CLOCK_50            ;
;  LEDG[3]             ; CLOCK_50            ; 7.028  ; 7.183  ; Rise       ; CLOCK_50            ;
; LEDR[*]              ; CLOCK_50            ; 7.471  ; 7.427  ; Rise       ; CLOCK_50            ;
;  LEDR[0]             ; CLOCK_50            ; 7.471  ; 7.427  ; Rise       ; CLOCK_50            ;
;  LEDR[1]             ; CLOCK_50            ; 8.594  ; 8.348  ; Rise       ; CLOCK_50            ;
;  LEDR[2]             ; CLOCK_50            ; 8.006  ; 7.793  ; Rise       ; CLOCK_50            ;
;  LEDR[3]             ; CLOCK_50            ; 8.392  ; 8.211  ; Rise       ; CLOCK_50            ;
;  LEDR[4]             ; CLOCK_50            ; 8.125  ; 7.932  ; Rise       ; CLOCK_50            ;
;  LEDR[5]             ; CLOCK_50            ; 8.767  ; 8.502  ; Rise       ; CLOCK_50            ;
;  LEDR[6]             ; CLOCK_50            ; 10.076 ; 9.922  ; Rise       ; CLOCK_50            ;
;  LEDR[7]             ; CLOCK_50            ; 7.976  ; 7.913  ; Rise       ; CLOCK_50            ;
; sdram_wire_addr[*]   ; CLOCK_50            ; 2.547  ; 2.540  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[0]  ; CLOCK_50            ; 2.547  ; 2.540  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[1]  ; CLOCK_50            ; 2.611  ; 2.604  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[2]  ; CLOCK_50            ; 2.547  ; 2.540  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[3]  ; CLOCK_50            ; 2.547  ; 2.540  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[4]  ; CLOCK_50            ; 2.547  ; 2.540  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[5]  ; CLOCK_50            ; 2.582  ; 2.575  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[6]  ; CLOCK_50            ; 2.582  ; 2.575  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[7]  ; CLOCK_50            ; 2.585  ; 2.578  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[8]  ; CLOCK_50            ; 2.575  ; 2.568  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[9]  ; CLOCK_50            ; 2.547  ; 2.540  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[10] ; CLOCK_50            ; 2.562  ; 2.555  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[11] ; CLOCK_50            ; 2.557  ; 2.550  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[12] ; CLOCK_50            ; 2.581  ; 2.574  ; Rise       ; CLOCK_50            ;
; sdram_wire_ba[*]     ; CLOCK_50            ; 2.557  ; 2.550  ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[0]    ; CLOCK_50            ; 2.567  ; 2.560  ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[1]    ; CLOCK_50            ; 2.557  ; 2.550  ; Rise       ; CLOCK_50            ;
; sdram_wire_cas_n     ; CLOCK_50            ; 2.569  ; 2.562  ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.414  ; 0.526  ; Rise       ; CLOCK_50            ;
; sdram_wire_cs_n      ; CLOCK_50            ; 2.545  ; 2.538  ; Rise       ; CLOCK_50            ;
; sdram_wire_dq[*]     ; CLOCK_50            ; 2.481  ; 2.476  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]    ; CLOCK_50            ; 2.570  ; 2.563  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]    ; CLOCK_50            ; 2.594  ; 2.587  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]    ; CLOCK_50            ; 2.576  ; 2.569  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]    ; CLOCK_50            ; 3.708  ; 3.759  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]    ; CLOCK_50            ; 2.544  ; 2.537  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]    ; CLOCK_50            ; 2.548  ; 2.541  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]    ; CLOCK_50            ; 3.727  ; 3.778  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]    ; CLOCK_50            ; 2.543  ; 2.536  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]    ; CLOCK_50            ; 2.564  ; 2.557  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]    ; CLOCK_50            ; 2.544  ; 2.537  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]   ; CLOCK_50            ; 2.657  ; 2.629  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]   ; CLOCK_50            ; 2.582  ; 2.575  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]   ; CLOCK_50            ; 2.569  ; 2.562  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]   ; CLOCK_50            ; 2.607  ; 2.579  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]   ; CLOCK_50            ; 2.570  ; 2.563  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]   ; CLOCK_50            ; 2.561  ; 2.554  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]   ; CLOCK_50            ; 2.491  ; 2.486  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]   ; CLOCK_50            ; 2.589  ; 2.582  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]   ; CLOCK_50            ; 2.563  ; 2.556  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]   ; CLOCK_50            ; 2.565  ; 2.558  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]   ; CLOCK_50            ; 2.649  ; 2.621  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]   ; CLOCK_50            ; 2.553  ; 2.546  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]   ; CLOCK_50            ; 2.543  ; 2.536  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]   ; CLOCK_50            ; 2.585  ; 2.578  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]   ; CLOCK_50            ; 2.559  ; 2.552  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]   ; CLOCK_50            ; 2.576  ; 2.569  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]   ; CLOCK_50            ; 2.579  ; 2.572  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]   ; CLOCK_50            ; 2.589  ; 2.582  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]   ; CLOCK_50            ; 2.481  ; 2.476  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]   ; CLOCK_50            ; 2.555  ; 2.548  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]   ; CLOCK_50            ; 2.538  ; 2.531  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]   ; CLOCK_50            ; 2.561  ; 2.554  ; Rise       ; CLOCK_50            ;
; sdram_wire_dqm[*]    ; CLOCK_50            ; 2.547  ; 2.540  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[0]   ; CLOCK_50            ; 2.557  ; 2.550  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[1]   ; CLOCK_50            ; 2.607  ; 2.600  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[2]   ; CLOCK_50            ; 2.547  ; 2.540  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[3]   ; CLOCK_50            ; 2.607  ; 2.600  ; Rise       ; CLOCK_50            ;
; sdram_wire_ras_n     ; CLOCK_50            ; 2.595  ; 2.588  ; Rise       ; CLOCK_50            ;
; sdram_wire_we_n      ; CLOCK_50            ; 2.585  ; 2.578  ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.414  ; 0.526  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo  ; altera_reserved_tck ; 11.309 ; 11.936 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 2.819 ; 2.764 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 2.869 ; 2.800 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 2.862 ; 2.793 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 2.855 ; 2.786 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 4.044 ; 4.028 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 2.862 ; 2.793 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 2.866 ; 2.797 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 4.064 ; 4.048 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 2.872 ; 2.803 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 2.873 ; 2.804 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 2.862 ; 2.793 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 2.924 ; 2.836 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 2.861 ; 2.792 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 2.857 ; 2.788 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 2.924 ; 2.836 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 2.869 ; 2.800 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 2.859 ; 2.790 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 2.819 ; 2.764 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 2.868 ; 2.799 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 2.851 ; 2.782 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 2.873 ; 2.804 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 2.915 ; 2.827 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 2.851 ; 2.782 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 2.872 ; 2.803 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 2.873 ; 2.804 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 2.857 ; 2.788 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 2.855 ; 2.786 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 2.857 ; 2.788 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 2.868 ; 2.799 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 2.819 ; 2.764 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 2.853 ; 2.784 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 2.866 ; 2.797 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 2.859 ; 2.790 ; Rise       ; CLOCK_50        ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 2.446 ; 2.377 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 2.440 ; 2.371 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 2.432 ; 2.363 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 3.622 ; 3.606 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 2.440 ; 2.371 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 2.444 ; 2.375 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 3.641 ; 3.625 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 2.449 ; 2.380 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 2.450 ; 2.381 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 2.440 ; 2.371 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 2.501 ; 2.413 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 2.438 ; 2.369 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 2.435 ; 2.366 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 2.501 ; 2.413 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 2.446 ; 2.377 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 2.437 ; 2.368 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 2.445 ; 2.376 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 2.429 ; 2.360 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 2.451 ; 2.382 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 2.493 ; 2.405 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 2.429 ; 2.360 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 2.449 ; 2.380 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 2.451 ; 2.382 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 2.435 ; 2.366 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 2.432 ; 2.363 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 2.435 ; 2.366 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 2.445 ; 2.376 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 2.431 ; 2.362 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 2.444 ; 2.375 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 2.437 ; 2.368 ; Rise       ; CLOCK_50        ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Output Disable Times                                                                   ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 2.818     ; 2.886     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 2.836     ; 2.905     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 2.829     ; 2.898     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 2.822     ; 2.891     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 4.064     ; 4.080     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 2.829     ; 2.898     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 2.833     ; 2.902     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 4.084     ; 4.100     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 2.839     ; 2.908     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 2.840     ; 2.909     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 2.829     ; 2.898     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 2.903     ; 2.991     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 2.828     ; 2.897     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 2.824     ; 2.893     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 2.903     ; 2.991     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 2.836     ; 2.905     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 2.826     ; 2.895     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 2.835     ; 2.904     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 2.818     ; 2.887     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 2.840     ; 2.909     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 2.894     ; 2.982     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 2.818     ; 2.887     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 2.839     ; 2.908     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 2.840     ; 2.909     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 2.824     ; 2.893     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 2.822     ; 2.891     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 2.824     ; 2.893     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 2.835     ; 2.904     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 2.820     ; 2.889     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 2.833     ; 2.902     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 2.826     ; 2.895     ; Rise       ; CLOCK_50        ;
+--------------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                           ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 2.394     ; 2.460     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 2.411     ; 2.480     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 2.405     ; 2.474     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 2.397     ; 2.466     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 3.640     ; 3.656     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 2.405     ; 2.474     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 2.409     ; 2.478     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 3.659     ; 3.675     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 2.414     ; 2.483     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 2.415     ; 2.484     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 2.405     ; 2.474     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 2.477     ; 2.565     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 2.403     ; 2.472     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 2.400     ; 2.469     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 2.477     ; 2.565     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 2.411     ; 2.480     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 2.402     ; 2.471     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 2.410     ; 2.479     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 2.394     ; 2.463     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 2.416     ; 2.485     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 2.469     ; 2.557     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 2.394     ; 2.463     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 2.414     ; 2.483     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 2.416     ; 2.485     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 2.400     ; 2.469     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 2.397     ; 2.466     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 2.400     ; 2.469     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 2.410     ; 2.479     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 2.396     ; 2.465     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 2.409     ; 2.478     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 2.402     ; 2.471     ; Rise       ; CLOCK_50        ;
+--------------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.740 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.740                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.062       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.678       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.808                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.221       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 14.587       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.068                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.064       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.004       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 35.010                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.063       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.947       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.257                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.062       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.195       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.407                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.236       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.171       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.946                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.063       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.883       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 36.097                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.062       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.035       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.425                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.218       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.207       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.428                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.219       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.209       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 38.446                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.236       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.210       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 197.289                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.219       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.070       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 197.504                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.236       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.268       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 14.305 ; 0.000         ;
; altera_reserved_tck ; 48.250 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.154 ; 0.000         ;
; altera_reserved_tck ; 0.180 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 15.511 ; 0.000         ;
; altera_reserved_tck ; 49.061 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.488 ; 0.000         ;
; CLOCK_50            ; 2.090 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.357  ; 0.000             ;
; altera_reserved_tck ; 49.473 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.305 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.583      ;
; 14.305 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.583      ;
; 14.309 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.571      ;
; 14.415 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.466      ;
; 14.415 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.466      ;
; 14.419 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.454      ;
; 14.441 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.447      ;
; 14.441 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.447      ;
; 14.445 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.435      ;
; 14.462 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.418      ;
; 14.462 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.418      ;
; 14.466 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.406      ;
; 14.478 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.410      ;
; 14.478 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.410      ;
; 14.482 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.398      ;
; 14.484 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.404      ;
; 14.484 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.404      ;
; 14.488 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.392      ;
; 14.518 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.363      ;
; 14.518 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.363      ;
; 14.522 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.351      ;
; 14.539 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.342      ;
; 14.539 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.342      ;
; 14.543 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.330      ;
; 14.557 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.324      ;
; 14.557 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.324      ;
; 14.561 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.312      ;
; 14.581 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.307      ;
; 14.581 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.307      ;
; 14.582 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.306      ;
; 14.582 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.306      ;
; 14.586 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.597 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.291      ;
; 14.597 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.291      ;
; 14.601 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.279      ;
; 14.607 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.281      ;
; 14.607 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.281      ;
; 14.611 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[46] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.269      ;
; 14.615 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.273      ;
; 14.615 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.273      ;
; 14.619 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.269      ;
; 14.619 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.269      ;
; 14.619 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[51] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.261      ;
; 14.623 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.257      ;
; 14.628 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.289      ;
; 14.628 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.289      ;
; 14.635 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.292      ;
; 14.635 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.282      ;
; 14.635 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.292      ;
; 14.635 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.282      ;
; 14.637 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.637 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.644 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.244      ;
; 14.644 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.244      ;
; 14.648 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[50] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.232      ;
; 14.652 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.229      ;
; 14.652 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.229      ;
; 14.656 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.217      ;
; 14.659 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.280      ;
; 14.671 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.265      ;
; 14.676 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.205      ;
; 14.676 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.205      ;
; 14.677 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[61] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.204      ;
; 14.677 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[61] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.204      ;
; 14.680 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[55] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.193      ;
; 14.681 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[61] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.192      ;
; 14.684 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 5.449      ;
; 14.684 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 5.449      ;
; 14.691 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 5.452      ;
; 14.691 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 5.442      ;
; 14.691 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 5.452      ;
; 14.691 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 5.442      ;
; 14.691 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[61] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.190      ;
; 14.691 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[61] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.190      ;
; 14.691 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.190      ;
; 14.691 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[60] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.190      ;
; 14.693 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 5.450      ;
; 14.693 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                      ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 5.450      ;
; 14.695 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[61] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.178      ;
; 14.709 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.203      ;
; 14.709 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.203      ;
; 14.711 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.201      ;
; 14.711 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.201      ;
; 14.715 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 5.221      ;
; 14.715 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 5.221      ;
; 14.717 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.171      ;
; 14.717 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[47] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.171      ;
; 14.729 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.152      ;
; 14.729 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.152      ;
; 14.733 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.140      ;
; 14.734 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.183      ;
; 14.734 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.183      ;
; 14.734 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.193      ;
; 14.734 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.193      ;
; 14.738 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.142      ;
; 14.738 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.142      ;
; 14.740 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.191      ;
; 14.748 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.133      ;
; 14.748 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.133      ;
; 14.748 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[56] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.133      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.031      ;
; 48.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.694      ;
; 48.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.631      ;
; 48.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.619      ;
; 48.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.482      ;
; 48.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.468      ;
; 48.833 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.427      ;
; 48.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.447      ;
; 48.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.389      ;
; 48.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.359      ;
; 48.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.288      ;
; 48.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.287      ;
; 49.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.252      ;
; 49.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.223      ;
; 49.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.161      ;
; 49.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.038      ;
; 49.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.001      ;
; 49.822 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 0.460      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.585      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.585      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.585      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.585      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.585      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.585      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.585      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.585      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.585      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.585      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.585      ;
; 97.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.574      ;
; 97.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.574      ;
; 97.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.574      ;
; 97.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.574      ;
; 97.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.574      ;
; 97.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.574      ;
; 97.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.574      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.390      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.390      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.390      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.390      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.390      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.390      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.390      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.390      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.390      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.390      ;
; 97.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.390      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.387      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.387      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.387      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.387      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.387      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.387      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.387      ;
; 97.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.368      ;
; 97.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.368      ;
; 97.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.368      ;
; 97.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.368      ;
; 97.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.368      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.347      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.347      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.347      ;
; 97.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.326      ;
; 97.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.326      ;
; 97.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.326      ;
; 97.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.326      ;
; 97.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.326      ;
; 97.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.326      ;
; 97.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.326      ;
; 97.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.326      ;
; 97.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.326      ;
; 97.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.326      ;
; 97.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.326      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.315      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.315      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.315      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.315      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.315      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.315      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.315      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.284      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.284      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.284      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.284      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.284      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.266      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.266      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.266      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.266      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.266      ;
; 97.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.270      ;
; 97.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.270      ;
; 97.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.270      ;
; 97.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.270      ;
; 97.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.270      ;
; 97.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.270      ;
; 97.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.270      ;
; 97.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.270      ;
; 97.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.270      ;
; 97.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.270      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.154 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.154 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.160 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.490      ;
; 0.161 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.491      ;
; 0.161 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.491      ;
; 0.162 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.492      ;
; 0.164 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.494      ;
; 0.164 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.494      ;
; 0.168 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.498      ;
; 0.171 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.501      ;
; 0.173 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.178 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.508      ;
; 0.180 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                   ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_error          ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready          ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|resetlatch             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|resetlatch                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|jtag_break             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|jtag_break                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset         ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_go             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_go                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|wait_latency_counter[1]                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|wait_latency_counter[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|wait_latency_counter[1]                                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[0][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[1][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_3_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][67]                                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][67]                                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.335      ;
; 0.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.341      ;
; 0.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.345      ;
; 0.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.347      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.376      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.376      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.254 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.381      ;
; 0.254 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.388      ;
; 0.256 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.381      ;
; 0.258 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.382      ;
; 0.259 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.511 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.435      ;
; 15.511 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|av_readdata_pre[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.435      ;
; 15.511 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.435      ;
; 15.511 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.435      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.418      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.418      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.418      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.418      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.418      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.418      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.419      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.418      ;
; 15.515 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.418      ;
; 15.532 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.424      ;
; 15.532 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.424      ;
; 15.532 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.424      ;
; 15.532 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.424      ;
; 15.532 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.424      ;
; 15.532 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.424      ;
; 15.532 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.424      ;
; 15.532 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.424      ;
; 15.532 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.424      ;
; 15.532 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.424      ;
; 15.532 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.424      ;
; 15.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.407      ;
; 15.536 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.407      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.432      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.405      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.405      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.431      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.431      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.405      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.431      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.432      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.405      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.412      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.431      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.432      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.432      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.432      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.431      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.431      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.405      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.405      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.405      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.405      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.431      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.412      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.412      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.405      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.405      ;
; 15.537 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.405      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 4.425      ;
; 15.544 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.417      ;
; 15.656 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 4.453      ;
; 15.656 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 4.453      ;
; 15.656 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 4.453      ;
; 15.656 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 4.453      ;
; 15.656 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 4.453      ;
; 15.656 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 4.453      ;
; 15.656 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 4.453      ;
; 15.656 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 4.453      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.255      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.255      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.255      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.255      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[30]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.254      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[29]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.254      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.255      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.255      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.255      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.255      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.254      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.254      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.255      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.254      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.254      ;
; 15.716 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.255      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.225      ;
; 49.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.037      ;
; 49.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 0.900      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.287      ;
; 98.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.224      ;
; 98.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.224      ;
; 98.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.224      ;
; 98.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.224      ;
; 98.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.224      ;
; 98.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.224      ;
; 98.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.224      ;
; 98.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.225      ;
; 98.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.225      ;
; 98.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.225      ;
; 98.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.225      ;
; 98.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.225      ;
; 98.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.225      ;
; 98.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.225      ;
; 98.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.225      ;
; 98.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.225      ;
; 98.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.225      ;
; 98.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.221      ;
; 98.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.221      ;
; 98.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.221      ;
; 98.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.221      ;
; 98.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.221      ;
; 98.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.073      ;
; 98.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.073      ;
; 98.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.073      ;
; 98.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.073      ;
; 98.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.073      ;
; 98.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.073      ;
; 98.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.073      ;
; 98.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.073      ;
; 98.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.073      ;
; 98.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.073      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.055      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.055      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.055      ;
; 98.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.037      ;
; 98.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.037      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.998      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.969      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.969      ;
; 99.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.951      ;
; 99.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.951      ;
; 99.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.951      ;
; 99.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.951      ;
; 99.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.951      ;
; 99.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.951      ;
; 99.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.951      ;
; 99.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.951      ;
; 99.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.951      ;
; 99.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.951      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.937      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.937      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.937      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.937      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.937      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.937      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.937      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.937      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.937      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.937      ;
; 99.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.913      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.789      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.789      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.789      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.789      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.789      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.789      ;
; 99.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.789      ;
; 99.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.687      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.695      ;
; 0.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.695      ;
; 0.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.695      ;
; 0.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.695      ;
; 0.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.695      ;
; 0.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.695      ;
; 0.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.695      ;
; 0.678  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.806      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.826      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.826      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.826      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.826      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.826      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.826      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.826      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.826      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.826      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.826      ;
; 0.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.830      ;
; 0.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.830      ;
; 0.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.830      ;
; 0.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.830      ;
; 0.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.830      ;
; 0.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.830      ;
; 0.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.830      ;
; 0.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.830      ;
; 0.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.830      ;
; 0.701  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.830      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.847      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.847      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.849      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.922      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.922      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.931      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.931      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.931      ;
; 0.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.939      ;
; 0.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.939      ;
; 0.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.939      ;
; 0.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.939      ;
; 0.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.939      ;
; 0.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.939      ;
; 0.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.939      ;
; 0.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.939      ;
; 0.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.939      ;
; 0.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.939      ;
; 0.942  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.072      ;
; 0.942  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.072      ;
; 0.942  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.072      ;
; 0.942  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.072      ;
; 0.942  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.072      ;
; 0.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.074      ;
; 0.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.074      ;
; 0.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.074      ;
; 0.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.074      ;
; 0.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.074      ;
; 0.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.074      ;
; 0.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.074      ;
; 0.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.074      ;
; 0.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.074      ;
; 0.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.074      ;
; 0.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.073      ;
; 0.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.073      ;
; 0.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.073      ;
; 0.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.073      ;
; 0.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.073      ;
; 0.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.073      ;
; 0.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.073      ;
; 0.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.089      ;
; 50.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.361      ; 0.797      ;
; 50.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.367      ; 0.922      ;
; 50.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.366      ; 1.074      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.217      ;
; 2.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.216      ;
; 2.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.216      ;
; 2.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.216      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.228      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 2.216      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.228      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.228      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 2.216      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 2.216      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 2.216      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 2.216      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 2.216      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 2.216      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 2.216      ;
; 2.103 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.228      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.216      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.219      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.219      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.219      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.219      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.219      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.219      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.219      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.219      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.222      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.222      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.220      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.220      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.218      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.218      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.216      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.216      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.216      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.216      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.216      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.216      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.218      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.218      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.222      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.222      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.222      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.222      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.220      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.220      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.220      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.220      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.218      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.218      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.216      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 2.216      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 2.215      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 2.208      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.223      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.229      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 2.213      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.223      ;
; 2.104 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.223      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                     ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                    ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                     ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                     ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                     ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                     ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                     ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                     ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                  ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                    ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                    ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                     ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                    ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                    ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                    ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                    ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~168                                                                                                                                                                                                                                                     ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~169                                                                                                                                                                                                                                                     ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~173                                                                                                                                                                                                                                                     ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~175                                                                                                                                                                                                                                                     ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~179                                                                                                                                                                                                                                                     ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~182                                                                                                                                                                                                                                                     ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~188                                                                                                                                                                                                                                                     ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~189                                                                                                                                                                                                                                                     ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~70                                                                                                                                                                                                                                                      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~71                                                                                                                                                                                                                                                      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~72                                                                                                                                                                                                                                                      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~73                                                                                                                                                                                                                                                      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~82                                                                                                                                                                                                                                                      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~83                                                                                                                                                                                                                                                      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~84                                                                                                                                                                                                                                                      ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                         ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                         ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                                         ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                                         ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                          ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                                                         ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                          ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                          ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                          ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                          ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                          ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                          ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                          ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                          ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                         ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                                                         ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                                                         ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                                                         ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                          ;
; 9.372 ; 9.556        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~102                                                                                                                                                                                                                                                     ;
; 9.372 ; 9.556        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~103                                                                                                                                                                                                                                                     ;
; 9.372 ; 9.556        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~104                                                                                                                                                                                                                                                     ;
; 9.372 ; 9.556        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~105                                                                                                                                                                                                                                                     ;
; 9.372 ; 9.556        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~114                                                                                                                                                                                                                                                     ;
; 9.372 ; 9.556        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~115                                                                                                                                                                                                                                                     ;
; 9.372 ; 9.556        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~116                                                                                                                                                                                                                                                     ;
; 9.372 ; 9.556        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~253                                                                                                                                                                                                                                                     ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~224                                                                                                                                                                                                                                                     ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~225                                                                                                                                                                                                                                                     ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~236                                                                                                                                                                                                                                                     ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~238                                                                                                                                                                                                                                                     ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~244                                                                                                                                                                                                                                                     ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~247                                                                                                                                                                                                                                                     ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~249                                                                                                                                                                                                                                                     ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~250                                                                                                                                                                                                                                                     ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.473 ; 49.689       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ;
; 49.475 ; 49.691       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                  ;
; 49.475 ; 49.691       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                   ;
; 49.495 ; 49.679       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.495 ; 49.679       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.495 ; 49.679       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.505 ; 49.689       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.505 ; 49.689       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.505 ; 49.689       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]    ; CLOCK_50            ; 0.754 ; 1.133 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]   ; CLOCK_50            ; 0.647 ; 1.024 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]   ; CLOCK_50            ; 0.685 ; 1.062 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]   ; CLOCK_50            ; 0.682 ; 1.059 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]   ; CLOCK_50            ; 0.623 ; 1.000 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]   ; CLOCK_50            ; 0.635 ; 1.012 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]   ; CLOCK_50            ; 0.631 ; 1.008 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]   ; CLOCK_50            ; 0.604 ; 0.981 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]   ; CLOCK_50            ; 0.615 ; 0.992 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]   ; CLOCK_50            ; 0.634 ; 1.011 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]   ; CLOCK_50            ; 0.635 ; 1.012 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]  ; CLOCK_50            ; 0.746 ; 1.125 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]  ; CLOCK_50            ; 0.676 ; 1.053 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]  ; CLOCK_50            ; 0.670 ; 1.047 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]  ; CLOCK_50            ; 0.696 ; 1.075 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]  ; CLOCK_50            ; 0.647 ; 1.024 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]  ; CLOCK_50            ; 0.658 ; 1.035 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]  ; CLOCK_50            ; 0.686 ; 1.065 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]  ; CLOCK_50            ; 0.669 ; 1.046 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]  ; CLOCK_50            ; 0.675 ; 1.052 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]  ; CLOCK_50            ; 0.634 ; 1.011 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]  ; CLOCK_50            ; 0.754 ; 1.133 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]  ; CLOCK_50            ; 0.665 ; 1.042 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]  ; CLOCK_50            ; 0.615 ; 0.992 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]  ; CLOCK_50            ; 0.654 ; 1.031 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]  ; CLOCK_50            ; 0.660 ; 1.037 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]  ; CLOCK_50            ; 0.682 ; 1.059 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]  ; CLOCK_50            ; 0.679 ; 1.056 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]  ; CLOCK_50            ; 0.669 ; 1.046 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]  ; CLOCK_50            ; 0.676 ; 1.055 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]  ; CLOCK_50            ; 0.663 ; 1.040 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]  ; CLOCK_50            ; 0.621 ; 0.998 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]  ; CLOCK_50            ; 0.658 ; 1.035 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.662 ; 1.827 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.860 ; 3.166 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; sdram_wire_dq[*]    ; CLOCK_50            ; -0.285 ; -0.662 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]   ; CLOCK_50            ; -0.328 ; -0.705 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]   ; CLOCK_50            ; -0.366 ; -0.743 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]   ; CLOCK_50            ; -0.363 ; -0.740 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]   ; CLOCK_50            ; -0.305 ; -0.682 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]   ; CLOCK_50            ; -0.316 ; -0.693 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]   ; CLOCK_50            ; -0.312 ; -0.689 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]   ; CLOCK_50            ; -0.285 ; -0.662 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]   ; CLOCK_50            ; -0.296 ; -0.673 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]   ; CLOCK_50            ; -0.315 ; -0.692 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]   ; CLOCK_50            ; -0.316 ; -0.693 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]  ; CLOCK_50            ; -0.428 ; -0.807 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]  ; CLOCK_50            ; -0.357 ; -0.734 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]  ; CLOCK_50            ; -0.351 ; -0.728 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]  ; CLOCK_50            ; -0.378 ; -0.757 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]  ; CLOCK_50            ; -0.328 ; -0.705 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]  ; CLOCK_50            ; -0.339 ; -0.716 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]  ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]  ; CLOCK_50            ; -0.350 ; -0.727 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]  ; CLOCK_50            ; -0.357 ; -0.734 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]  ; CLOCK_50            ; -0.314 ; -0.691 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]  ; CLOCK_50            ; -0.435 ; -0.814 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]  ; CLOCK_50            ; -0.347 ; -0.724 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]  ; CLOCK_50            ; -0.296 ; -0.673 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]  ; CLOCK_50            ; -0.334 ; -0.711 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]  ; CLOCK_50            ; -0.341 ; -0.718 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]  ; CLOCK_50            ; -0.363 ; -0.740 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]  ; CLOCK_50            ; -0.361 ; -0.738 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]  ; CLOCK_50            ; -0.350 ; -0.727 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]  ; CLOCK_50            ; -0.358 ; -0.737 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]  ; CLOCK_50            ; -0.345 ; -0.722 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]  ; CLOCK_50            ; -0.302 ; -0.679 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]  ; CLOCK_50            ; -0.339 ; -0.716 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.305 ; -0.444 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.228 ; -0.437 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; HEX4[*]              ; CLOCK_50            ; 4.735 ; 4.851 ; Rise       ; CLOCK_50            ;
;  HEX4[0]             ; CLOCK_50            ; 4.438 ; 4.530 ; Rise       ; CLOCK_50            ;
;  HEX4[1]             ; CLOCK_50            ; 4.277 ; 4.383 ; Rise       ; CLOCK_50            ;
;  HEX4[2]             ; CLOCK_50            ; 4.678 ; 4.792 ; Rise       ; CLOCK_50            ;
;  HEX4[3]             ; CLOCK_50            ; 4.735 ; 4.851 ; Rise       ; CLOCK_50            ;
;  HEX4[4]             ; CLOCK_50            ; 4.689 ; 4.803 ; Rise       ; CLOCK_50            ;
;  HEX4[5]             ; CLOCK_50            ; 4.711 ; 4.827 ; Rise       ; CLOCK_50            ;
;  HEX4[6]             ; CLOCK_50            ; 4.548 ; 4.430 ; Rise       ; CLOCK_50            ;
; HEX5[*]              ; CLOCK_50            ; 4.715 ; 4.655 ; Rise       ; CLOCK_50            ;
;  HEX5[0]             ; CLOCK_50            ; 4.390 ; 4.477 ; Rise       ; CLOCK_50            ;
;  HEX5[1]             ; CLOCK_50            ; 4.358 ; 4.444 ; Rise       ; CLOCK_50            ;
;  HEX5[2]             ; CLOCK_50            ; 4.445 ; 4.577 ; Rise       ; CLOCK_50            ;
;  HEX5[3]             ; CLOCK_50            ; 4.568 ; 4.655 ; Rise       ; CLOCK_50            ;
;  HEX5[4]             ; CLOCK_50            ; 4.547 ; 4.631 ; Rise       ; CLOCK_50            ;
;  HEX5[5]             ; CLOCK_50            ; 4.513 ; 4.627 ; Rise       ; CLOCK_50            ;
;  HEX5[6]             ; CLOCK_50            ; 4.715 ; 4.610 ; Rise       ; CLOCK_50            ;
; HEX6[*]              ; CLOCK_50            ; 4.272 ; 4.311 ; Rise       ; CLOCK_50            ;
;  HEX6[0]             ; CLOCK_50            ; 4.109 ; 4.122 ; Rise       ; CLOCK_50            ;
;  HEX6[1]             ; CLOCK_50            ; 4.008 ; 4.001 ; Rise       ; CLOCK_50            ;
;  HEX6[2]             ; CLOCK_50            ; 4.064 ; 4.056 ; Rise       ; CLOCK_50            ;
;  HEX6[3]             ; CLOCK_50            ; 4.062 ; 4.057 ; Rise       ; CLOCK_50            ;
;  HEX6[4]             ; CLOCK_50            ; 4.272 ; 4.311 ; Rise       ; CLOCK_50            ;
;  HEX6[5]             ; CLOCK_50            ; 4.154 ; 4.167 ; Rise       ; CLOCK_50            ;
;  HEX6[6]             ; CLOCK_50            ; 4.083 ; 4.055 ; Rise       ; CLOCK_50            ;
; HEX7[*]              ; CLOCK_50            ; 5.035 ; 5.091 ; Rise       ; CLOCK_50            ;
;  HEX7[0]             ; CLOCK_50            ; 4.094 ; 4.105 ; Rise       ; CLOCK_50            ;
;  HEX7[1]             ; CLOCK_50            ; 4.127 ; 4.165 ; Rise       ; CLOCK_50            ;
;  HEX7[2]             ; CLOCK_50            ; 5.035 ; 5.091 ; Rise       ; CLOCK_50            ;
;  HEX7[3]             ; CLOCK_50            ; 4.320 ; 4.307 ; Rise       ; CLOCK_50            ;
;  HEX7[4]             ; CLOCK_50            ; 4.033 ; 4.046 ; Rise       ; CLOCK_50            ;
;  HEX7[5]             ; CLOCK_50            ; 4.244 ; 4.259 ; Rise       ; CLOCK_50            ;
;  HEX7[6]             ; CLOCK_50            ; 4.247 ; 4.200 ; Rise       ; CLOCK_50            ;
; LEDG[*]              ; CLOCK_50            ; 4.578 ; 4.726 ; Rise       ; CLOCK_50            ;
;  LEDG[0]             ; CLOCK_50            ; 4.248 ; 4.386 ; Rise       ; CLOCK_50            ;
;  LEDG[1]             ; CLOCK_50            ; 4.331 ; 4.498 ; Rise       ; CLOCK_50            ;
;  LEDG[2]             ; CLOCK_50            ; 4.578 ; 4.726 ; Rise       ; CLOCK_50            ;
;  LEDG[3]             ; CLOCK_50            ; 4.441 ; 4.287 ; Rise       ; CLOCK_50            ;
; LEDR[*]              ; CLOCK_50            ; 6.190 ; 6.500 ; Rise       ; CLOCK_50            ;
;  LEDR[0]             ; CLOCK_50            ; 4.471 ; 4.665 ; Rise       ; CLOCK_50            ;
;  LEDR[1]             ; CLOCK_50            ; 5.042 ; 5.278 ; Rise       ; CLOCK_50            ;
;  LEDR[2]             ; CLOCK_50            ; 4.737 ; 4.919 ; Rise       ; CLOCK_50            ;
;  LEDR[3]             ; CLOCK_50            ; 4.967 ; 5.199 ; Rise       ; CLOCK_50            ;
;  LEDR[4]             ; CLOCK_50            ; 4.825 ; 5.018 ; Rise       ; CLOCK_50            ;
;  LEDR[5]             ; CLOCK_50            ; 5.163 ; 5.395 ; Rise       ; CLOCK_50            ;
;  LEDR[6]             ; CLOCK_50            ; 6.190 ; 6.500 ; Rise       ; CLOCK_50            ;
;  LEDR[7]             ; CLOCK_50            ; 4.764 ; 5.000 ; Rise       ; CLOCK_50            ;
; sdram_wire_addr[*]   ; CLOCK_50            ; 1.819 ; 1.822 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[0]  ; CLOCK_50            ; 1.754 ; 1.757 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[1]  ; CLOCK_50            ; 1.819 ; 1.822 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[2]  ; CLOCK_50            ; 1.754 ; 1.757 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[3]  ; CLOCK_50            ; 1.754 ; 1.757 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[4]  ; CLOCK_50            ; 1.754 ; 1.757 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[5]  ; CLOCK_50            ; 1.789 ; 1.792 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[6]  ; CLOCK_50            ; 1.789 ; 1.792 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[7]  ; CLOCK_50            ; 1.792 ; 1.795 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[8]  ; CLOCK_50            ; 1.782 ; 1.785 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[9]  ; CLOCK_50            ; 1.754 ; 1.757 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[10] ; CLOCK_50            ; 1.769 ; 1.772 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[11] ; CLOCK_50            ; 1.764 ; 1.767 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[12] ; CLOCK_50            ; 1.789 ; 1.792 ; Rise       ; CLOCK_50            ;
; sdram_wire_ba[*]     ; CLOCK_50            ; 1.774 ; 1.777 ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[0]    ; CLOCK_50            ; 1.774 ; 1.777 ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[1]    ; CLOCK_50            ; 1.764 ; 1.767 ; Rise       ; CLOCK_50            ;
; sdram_wire_cas_n     ; CLOCK_50            ; 1.775 ; 1.778 ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.429 ; 0.860 ; Rise       ; CLOCK_50            ;
; sdram_wire_cs_n      ; CLOCK_50            ; 1.750 ; 1.753 ; Rise       ; CLOCK_50            ;
; sdram_wire_dq[*]     ; CLOCK_50            ; 2.674 ; 2.733 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]    ; CLOCK_50            ; 1.778 ; 1.781 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]    ; CLOCK_50            ; 1.800 ; 1.803 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]    ; CLOCK_50            ; 1.783 ; 1.786 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]    ; CLOCK_50            ; 2.654 ; 2.713 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]    ; CLOCK_50            ; 1.750 ; 1.753 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]    ; CLOCK_50            ; 1.754 ; 1.757 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]    ; CLOCK_50            ; 2.674 ; 2.733 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]    ; CLOCK_50            ; 1.750 ; 1.753 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]    ; CLOCK_50            ; 1.771 ; 1.774 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]    ; CLOCK_50            ; 1.750 ; 1.753 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]   ; CLOCK_50            ; 1.815 ; 1.834 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]   ; CLOCK_50            ; 1.789 ; 1.792 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]   ; CLOCK_50            ; 1.775 ; 1.778 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]   ; CLOCK_50            ; 1.765 ; 1.784 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]   ; CLOCK_50            ; 1.778 ; 1.781 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]   ; CLOCK_50            ; 1.767 ; 1.770 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]   ; CLOCK_50            ; 1.701 ; 1.700 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]   ; CLOCK_50            ; 1.796 ; 1.799 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]   ; CLOCK_50            ; 1.769 ; 1.772 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]   ; CLOCK_50            ; 1.772 ; 1.775 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]   ; CLOCK_50            ; 1.808 ; 1.827 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]   ; CLOCK_50            ; 1.759 ; 1.762 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]   ; CLOCK_50            ; 1.750 ; 1.753 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]   ; CLOCK_50            ; 1.792 ; 1.795 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]   ; CLOCK_50            ; 1.765 ; 1.768 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]   ; CLOCK_50            ; 1.783 ; 1.786 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]   ; CLOCK_50            ; 1.785 ; 1.788 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]   ; CLOCK_50            ; 1.796 ; 1.799 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]   ; CLOCK_50            ; 1.691 ; 1.690 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]   ; CLOCK_50            ; 1.761 ; 1.764 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]   ; CLOCK_50            ; 1.744 ; 1.747 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]   ; CLOCK_50            ; 1.767 ; 1.770 ; Rise       ; CLOCK_50            ;
; sdram_wire_dqm[*]    ; CLOCK_50            ; 1.814 ; 1.817 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[0]   ; CLOCK_50            ; 1.764 ; 1.767 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[1]   ; CLOCK_50            ; 1.814 ; 1.817 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[2]   ; CLOCK_50            ; 1.754 ; 1.757 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[3]   ; CLOCK_50            ; 1.814 ; 1.817 ; Rise       ; CLOCK_50            ;
; sdram_wire_ras_n     ; CLOCK_50            ; 1.802 ; 1.805 ; Rise       ; CLOCK_50            ;
; sdram_wire_we_n      ; CLOCK_50            ; 1.792 ; 1.795 ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.429 ; 0.860 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo  ; altera_reserved_tck ; 7.834 ; 8.274 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; HEX4[*]              ; CLOCK_50            ; 3.919 ; 4.024 ; Rise       ; CLOCK_50            ;
;  HEX4[0]             ; CLOCK_50            ; 4.068 ; 4.182 ; Rise       ; CLOCK_50            ;
;  HEX4[1]             ; CLOCK_50            ; 3.919 ; 4.024 ; Rise       ; CLOCK_50            ;
;  HEX4[2]             ; CLOCK_50            ; 4.309 ; 4.488 ; Rise       ; CLOCK_50            ;
;  HEX4[3]             ; CLOCK_50            ; 4.354 ; 4.488 ; Rise       ; CLOCK_50            ;
;  HEX4[4]             ; CLOCK_50            ; 4.375 ; 4.445 ; Rise       ; CLOCK_50            ;
;  HEX4[5]             ; CLOCK_50            ; 4.337 ; 4.465 ; Rise       ; CLOCK_50            ;
;  HEX4[6]             ; CLOCK_50            ; 4.188 ; 4.086 ; Rise       ; CLOCK_50            ;
; HEX5[*]              ; CLOCK_50            ; 4.000 ; 4.084 ; Rise       ; CLOCK_50            ;
;  HEX5[0]             ; CLOCK_50            ; 4.022 ; 4.124 ; Rise       ; CLOCK_50            ;
;  HEX5[1]             ; CLOCK_50            ; 4.000 ; 4.084 ; Rise       ; CLOCK_50            ;
;  HEX5[2]             ; CLOCK_50            ; 4.116 ; 4.251 ; Rise       ; CLOCK_50            ;
;  HEX5[3]             ; CLOCK_50            ; 4.198 ; 4.310 ; Rise       ; CLOCK_50            ;
;  HEX5[4]             ; CLOCK_50            ; 4.226 ; 4.279 ; Rise       ; CLOCK_50            ;
;  HEX5[5]             ; CLOCK_50            ; 4.157 ; 4.265 ; Rise       ; CLOCK_50            ;
;  HEX5[6]             ; CLOCK_50            ; 4.359 ; 4.239 ; Rise       ; CLOCK_50            ;
; HEX6[*]              ; CLOCK_50            ; 3.666 ; 3.687 ; Rise       ; CLOCK_50            ;
;  HEX6[0]             ; CLOCK_50            ; 3.761 ; 3.788 ; Rise       ; CLOCK_50            ;
;  HEX6[1]             ; CLOCK_50            ; 3.666 ; 3.687 ; Rise       ; CLOCK_50            ;
;  HEX6[2]             ; CLOCK_50            ; 3.721 ; 3.784 ; Rise       ; CLOCK_50            ;
;  HEX6[3]             ; CLOCK_50            ; 3.714 ; 3.735 ; Rise       ; CLOCK_50            ;
;  HEX6[4]             ; CLOCK_50            ; 3.974 ; 3.964 ; Rise       ; CLOCK_50            ;
;  HEX6[5]             ; CLOCK_50            ; 3.775 ; 3.808 ; Rise       ; CLOCK_50            ;
;  HEX6[6]             ; CLOCK_50            ; 3.733 ; 3.706 ; Rise       ; CLOCK_50            ;
; HEX7[*]              ; CLOCK_50            ; 3.664 ; 3.691 ; Rise       ; CLOCK_50            ;
;  HEX7[0]             ; CLOCK_50            ; 3.745 ; 3.769 ; Rise       ; CLOCK_50            ;
;  HEX7[1]             ; CLOCK_50            ; 3.804 ; 3.871 ; Rise       ; CLOCK_50            ;
;  HEX7[2]             ; CLOCK_50            ; 4.682 ; 4.768 ; Rise       ; CLOCK_50            ;
;  HEX7[3]             ; CLOCK_50            ; 3.883 ; 3.925 ; Rise       ; CLOCK_50            ;
;  HEX7[4]             ; CLOCK_50            ; 3.664 ; 3.691 ; Rise       ; CLOCK_50            ;
;  HEX7[5]             ; CLOCK_50            ; 3.853 ; 3.895 ; Rise       ; CLOCK_50            ;
;  HEX7[6]             ; CLOCK_50            ; 3.880 ; 3.839 ; Rise       ; CLOCK_50            ;
; LEDG[*]              ; CLOCK_50            ; 4.105 ; 4.147 ; Rise       ; CLOCK_50            ;
;  LEDG[0]             ; CLOCK_50            ; 4.105 ; 4.238 ; Rise       ; CLOCK_50            ;
;  LEDG[1]             ; CLOCK_50            ; 4.190 ; 4.351 ; Rise       ; CLOCK_50            ;
;  LEDG[2]             ; CLOCK_50            ; 4.357 ; 4.511 ; Rise       ; CLOCK_50            ;
;  LEDG[3]             ; CLOCK_50            ; 4.296 ; 4.147 ; Rise       ; CLOCK_50            ;
; LEDR[*]              ; CLOCK_50            ; 4.321 ; 4.508 ; Rise       ; CLOCK_50            ;
;  LEDR[0]             ; CLOCK_50            ; 4.321 ; 4.508 ; Rise       ; CLOCK_50            ;
;  LEDR[1]             ; CLOCK_50            ; 4.867 ; 5.094 ; Rise       ; CLOCK_50            ;
;  LEDR[2]             ; CLOCK_50            ; 4.575 ; 4.750 ; Rise       ; CLOCK_50            ;
;  LEDR[3]             ; CLOCK_50            ; 4.796 ; 5.019 ; Rise       ; CLOCK_50            ;
;  LEDR[4]             ; CLOCK_50            ; 4.658 ; 4.844 ; Rise       ; CLOCK_50            ;
;  LEDR[5]             ; CLOCK_50            ; 4.984 ; 5.206 ; Rise       ; CLOCK_50            ;
;  LEDR[6]             ; CLOCK_50            ; 6.008 ; 6.308 ; Rise       ; CLOCK_50            ;
;  LEDR[7]             ; CLOCK_50            ; 4.601 ; 4.828 ; Rise       ; CLOCK_50            ;
; sdram_wire_addr[*]   ; CLOCK_50            ; 1.498 ; 1.501 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[0]  ; CLOCK_50            ; 1.499 ; 1.502 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[1]  ; CLOCK_50            ; 1.564 ; 1.567 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[2]  ; CLOCK_50            ; 1.499 ; 1.502 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[3]  ; CLOCK_50            ; 1.498 ; 1.501 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[4]  ; CLOCK_50            ; 1.498 ; 1.501 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[5]  ; CLOCK_50            ; 1.534 ; 1.537 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[6]  ; CLOCK_50            ; 1.534 ; 1.537 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[7]  ; CLOCK_50            ; 1.536 ; 1.539 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[8]  ; CLOCK_50            ; 1.526 ; 1.529 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[9]  ; CLOCK_50            ; 1.498 ; 1.501 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[10] ; CLOCK_50            ; 1.514 ; 1.517 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[11] ; CLOCK_50            ; 1.508 ; 1.511 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[12] ; CLOCK_50            ; 1.534 ; 1.537 ; Rise       ; CLOCK_50            ;
; sdram_wire_ba[*]     ; CLOCK_50            ; 1.509 ; 1.512 ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[0]    ; CLOCK_50            ; 1.519 ; 1.522 ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[1]    ; CLOCK_50            ; 1.509 ; 1.512 ; Rise       ; CLOCK_50            ;
; sdram_wire_cas_n     ; CLOCK_50            ; 1.521 ; 1.524 ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.190 ; 0.619 ; Rise       ; CLOCK_50            ;
; sdram_wire_cs_n      ; CLOCK_50            ; 1.495 ; 1.498 ; Rise       ; CLOCK_50            ;
; sdram_wire_dq[*]     ; CLOCK_50            ; 1.438 ; 1.438 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]    ; CLOCK_50            ; 1.523 ; 1.526 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]    ; CLOCK_50            ; 1.545 ; 1.548 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]    ; CLOCK_50            ; 1.528 ; 1.531 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]    ; CLOCK_50            ; 2.400 ; 2.459 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]    ; CLOCK_50            ; 1.495 ; 1.498 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]    ; CLOCK_50            ; 1.499 ; 1.502 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]    ; CLOCK_50            ; 2.419 ; 2.478 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]    ; CLOCK_50            ; 1.495 ; 1.498 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]    ; CLOCK_50            ; 1.516 ; 1.519 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]    ; CLOCK_50            ; 1.495 ; 1.498 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]   ; CLOCK_50            ; 1.562 ; 1.582 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]   ; CLOCK_50            ; 1.534 ; 1.537 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]   ; CLOCK_50            ; 1.520 ; 1.523 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]   ; CLOCK_50            ; 1.512 ; 1.532 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]   ; CLOCK_50            ; 1.523 ; 1.526 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]   ; CLOCK_50            ; 1.512 ; 1.515 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]   ; CLOCK_50            ; 1.448 ; 1.448 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]   ; CLOCK_50            ; 1.541 ; 1.544 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]   ; CLOCK_50            ; 1.515 ; 1.518 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]   ; CLOCK_50            ; 1.516 ; 1.519 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]   ; CLOCK_50            ; 1.554 ; 1.574 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]   ; CLOCK_50            ; 1.505 ; 1.508 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]   ; CLOCK_50            ; 1.495 ; 1.498 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]   ; CLOCK_50            ; 1.536 ; 1.539 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]   ; CLOCK_50            ; 1.510 ; 1.513 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]   ; CLOCK_50            ; 1.528 ; 1.531 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]   ; CLOCK_50            ; 1.531 ; 1.534 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]   ; CLOCK_50            ; 1.541 ; 1.544 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]   ; CLOCK_50            ; 1.438 ; 1.438 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]   ; CLOCK_50            ; 1.507 ; 1.510 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]   ; CLOCK_50            ; 1.489 ; 1.492 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]   ; CLOCK_50            ; 1.512 ; 1.515 ; Rise       ; CLOCK_50            ;
; sdram_wire_dqm[*]    ; CLOCK_50            ; 1.499 ; 1.502 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[0]   ; CLOCK_50            ; 1.509 ; 1.512 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[1]   ; CLOCK_50            ; 1.559 ; 1.562 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[2]   ; CLOCK_50            ; 1.499 ; 1.502 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[3]   ; CLOCK_50            ; 1.559 ; 1.562 ; Rise       ; CLOCK_50            ;
; sdram_wire_ras_n     ; CLOCK_50            ; 1.547 ; 1.550 ; Rise       ; CLOCK_50            ;
; sdram_wire_we_n      ; CLOCK_50            ; 1.537 ; 1.540 ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.190 ; 0.619 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo  ; altera_reserved_tck ; 6.596 ; 7.038 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 1.653 ; 1.640 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 1.707 ; 1.693 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 1.699 ; 1.685 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 1.692 ; 1.678 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 2.624 ; 2.659 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 1.699 ; 1.685 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 1.703 ; 1.689 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 2.644 ; 2.679 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 1.709 ; 1.695 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 1.710 ; 1.696 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 1.699 ; 1.685 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 1.708 ; 1.707 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 1.698 ; 1.684 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 1.694 ; 1.680 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 1.708 ; 1.707 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 1.707 ; 1.693 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 1.696 ; 1.682 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 1.653 ; 1.640 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 1.705 ; 1.691 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 1.688 ; 1.674 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 1.711 ; 1.697 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 1.701 ; 1.700 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 1.688 ; 1.674 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 1.709 ; 1.695 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 1.711 ; 1.697 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 1.694 ; 1.680 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 1.692 ; 1.678 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 1.694 ; 1.680 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 1.705 ; 1.691 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 1.653 ; 1.640 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 1.690 ; 1.676 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 1.703 ; 1.689 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 1.696 ; 1.682 ; Rise       ; CLOCK_50        ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 1.401 ; 1.388 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 1.453 ; 1.439 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 1.445 ; 1.431 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 1.438 ; 1.424 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 2.371 ; 2.406 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 1.445 ; 1.431 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 1.449 ; 1.435 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 2.390 ; 2.425 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 1.455 ; 1.441 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 1.456 ; 1.442 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 1.445 ; 1.431 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 1.456 ; 1.455 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 1.444 ; 1.430 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 1.440 ; 1.426 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 1.456 ; 1.455 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 1.453 ; 1.439 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 1.442 ; 1.428 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 1.401 ; 1.388 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 1.451 ; 1.437 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 1.435 ; 1.421 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 1.456 ; 1.442 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 1.448 ; 1.447 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 1.435 ; 1.421 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 1.455 ; 1.441 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 1.456 ; 1.442 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 1.440 ; 1.426 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 1.438 ; 1.424 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 1.441 ; 1.427 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 1.451 ; 1.437 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 1.401 ; 1.388 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 1.437 ; 1.423 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 1.449 ; 1.435 ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 1.442 ; 1.428 ; Rise       ; CLOCK_50        ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Output Disable Times                                                                   ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 1.672     ; 1.685     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 1.712     ; 1.726     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 1.704     ; 1.718     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 1.697     ; 1.711     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 2.678     ; 2.643     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 1.704     ; 1.718     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 1.708     ; 1.722     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 2.698     ; 2.663     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 1.714     ; 1.728     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 1.715     ; 1.729     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 1.704     ; 1.718     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 1.739     ; 1.740     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 1.703     ; 1.717     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 1.699     ; 1.713     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 1.739     ; 1.740     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 1.712     ; 1.726     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 1.701     ; 1.715     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 1.672     ; 1.685     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 1.710     ; 1.724     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 1.693     ; 1.707     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 1.716     ; 1.730     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 1.732     ; 1.733     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 1.693     ; 1.707     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 1.714     ; 1.728     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 1.716     ; 1.730     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 1.699     ; 1.713     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 1.697     ; 1.711     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 1.699     ; 1.713     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 1.710     ; 1.724     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 1.672     ; 1.685     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 1.695     ; 1.709     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 1.708     ; 1.722     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 1.701     ; 1.715     ; Rise       ; CLOCK_50        ;
+--------------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                           ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+------------+-----------+-----------+------------+-----------------+
; sdram_wire_dq[*]   ; CLOCK_50   ; 1.419     ; 1.432     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[0]  ; CLOCK_50   ; 1.458     ; 1.472     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[1]  ; CLOCK_50   ; 1.450     ; 1.464     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[2]  ; CLOCK_50   ; 1.443     ; 1.457     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[3]  ; CLOCK_50   ; 2.425     ; 2.390     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[4]  ; CLOCK_50   ; 1.450     ; 1.464     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[5]  ; CLOCK_50   ; 1.454     ; 1.468     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[6]  ; CLOCK_50   ; 2.444     ; 2.409     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[7]  ; CLOCK_50   ; 1.460     ; 1.474     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[8]  ; CLOCK_50   ; 1.461     ; 1.475     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[9]  ; CLOCK_50   ; 1.450     ; 1.464     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[10] ; CLOCK_50   ; 1.486     ; 1.487     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[11] ; CLOCK_50   ; 1.449     ; 1.463     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[12] ; CLOCK_50   ; 1.445     ; 1.459     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[13] ; CLOCK_50   ; 1.486     ; 1.487     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[14] ; CLOCK_50   ; 1.458     ; 1.472     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[15] ; CLOCK_50   ; 1.447     ; 1.461     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[16] ; CLOCK_50   ; 1.419     ; 1.432     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[17] ; CLOCK_50   ; 1.456     ; 1.470     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[18] ; CLOCK_50   ; 1.440     ; 1.454     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[19] ; CLOCK_50   ; 1.461     ; 1.475     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[20] ; CLOCK_50   ; 1.478     ; 1.479     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[21] ; CLOCK_50   ; 1.440     ; 1.454     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[22] ; CLOCK_50   ; 1.460     ; 1.474     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[23] ; CLOCK_50   ; 1.461     ; 1.475     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[24] ; CLOCK_50   ; 1.445     ; 1.459     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[25] ; CLOCK_50   ; 1.443     ; 1.457     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[26] ; CLOCK_50   ; 1.446     ; 1.460     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[27] ; CLOCK_50   ; 1.456     ; 1.470     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[28] ; CLOCK_50   ; 1.419     ; 1.432     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[29] ; CLOCK_50   ; 1.442     ; 1.456     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[30] ; CLOCK_50   ; 1.454     ; 1.468     ; Rise       ; CLOCK_50        ;
;  sdram_wire_dq[31] ; CLOCK_50   ; 1.447     ; 1.461     ; Rise       ; CLOCK_50        ;
+--------------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.623 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.623                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.527       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.096       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.691                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.584       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.107       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.820                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.529       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.291       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 37.341                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.529       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.812       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.484                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.527       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.957       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.556                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.591       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.965       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 37.910                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.526       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.384       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.917                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.526       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.391       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 39.157                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.582       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.575       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 39.159                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.583       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.576       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 39.175                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.592       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.583       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 198.580                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.582       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.998       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 198.694                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.592       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.102       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 9.034  ; 0.154 ; 11.905   ; 0.488   ; 9.357               ;
;  CLOCK_50            ; 9.034  ; 0.154 ; 11.905   ; 2.090   ; 9.357               ;
;  altera_reserved_tck ; 46.089 ; 0.180 ; 47.725   ; 0.488   ; 49.473              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; sdram_wire_dq[*]    ; CLOCK_50            ; 1.392 ; 1.496 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]   ; CLOCK_50            ; 1.265 ; 1.367 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]   ; CLOCK_50            ; 1.301 ; 1.403 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]   ; CLOCK_50            ; 1.298 ; 1.400 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]   ; CLOCK_50            ; 1.240 ; 1.342 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]   ; CLOCK_50            ; 1.251 ; 1.353 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]   ; CLOCK_50            ; 1.248 ; 1.350 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]   ; CLOCK_50            ; 1.221 ; 1.323 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]   ; CLOCK_50            ; 1.232 ; 1.334 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]   ; CLOCK_50            ; 1.251 ; 1.353 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]   ; CLOCK_50            ; 1.251 ; 1.353 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]  ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]  ; CLOCK_50            ; 1.293 ; 1.395 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]  ; CLOCK_50            ; 1.286 ; 1.388 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]  ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]  ; CLOCK_50            ; 1.265 ; 1.367 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]  ; CLOCK_50            ; 1.274 ; 1.376 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]  ; CLOCK_50            ; 1.324 ; 1.428 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]  ; CLOCK_50            ; 1.286 ; 1.388 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]  ; CLOCK_50            ; 1.292 ; 1.394 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]  ; CLOCK_50            ; 1.250 ; 1.352 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]  ; CLOCK_50            ; 1.392 ; 1.496 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]  ; CLOCK_50            ; 1.282 ; 1.384 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]  ; CLOCK_50            ; 1.232 ; 1.334 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]  ; CLOCK_50            ; 1.270 ; 1.372 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]  ; CLOCK_50            ; 1.276 ; 1.378 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]  ; CLOCK_50            ; 1.298 ; 1.400 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]  ; CLOCK_50            ; 1.296 ; 1.398 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]  ; CLOCK_50            ; 1.286 ; 1.388 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]  ; CLOCK_50            ; 1.314 ; 1.418 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]  ; CLOCK_50            ; 1.280 ; 1.382 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]  ; CLOCK_50            ; 1.238 ; 1.340 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]  ; CLOCK_50            ; 1.274 ; 1.376 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.790 ; 4.045 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.259 ; 7.282 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; sdram_wire_dq[*]    ; CLOCK_50            ; -0.285 ; -0.566 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]   ; CLOCK_50            ; -0.328 ; -0.610 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]   ; CLOCK_50            ; -0.366 ; -0.647 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]   ; CLOCK_50            ; -0.363 ; -0.644 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]   ; CLOCK_50            ; -0.305 ; -0.586 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]   ; CLOCK_50            ; -0.316 ; -0.597 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]   ; CLOCK_50            ; -0.312 ; -0.593 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]   ; CLOCK_50            ; -0.285 ; -0.566 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]   ; CLOCK_50            ; -0.296 ; -0.577 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]   ; CLOCK_50            ; -0.315 ; -0.596 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]   ; CLOCK_50            ; -0.316 ; -0.597 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]  ; CLOCK_50            ; -0.428 ; -0.727 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]  ; CLOCK_50            ; -0.357 ; -0.638 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]  ; CLOCK_50            ; -0.351 ; -0.632 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]  ; CLOCK_50            ; -0.378 ; -0.677 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]  ; CLOCK_50            ; -0.328 ; -0.610 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]  ; CLOCK_50            ; -0.339 ; -0.620 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]  ; CLOCK_50            ; -0.368 ; -0.667 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]  ; CLOCK_50            ; -0.350 ; -0.631 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]  ; CLOCK_50            ; -0.357 ; -0.638 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]  ; CLOCK_50            ; -0.314 ; -0.596 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]  ; CLOCK_50            ; -0.435 ; -0.736 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]  ; CLOCK_50            ; -0.347 ; -0.628 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]  ; CLOCK_50            ; -0.296 ; -0.577 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]  ; CLOCK_50            ; -0.334 ; -0.616 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]  ; CLOCK_50            ; -0.341 ; -0.622 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]  ; CLOCK_50            ; -0.363 ; -0.644 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]  ; CLOCK_50            ; -0.361 ; -0.642 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]  ; CLOCK_50            ; -0.350 ; -0.631 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]  ; CLOCK_50            ; -0.358 ; -0.657 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]  ; CLOCK_50            ; -0.345 ; -0.626 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]  ; CLOCK_50            ; -0.302 ; -0.583 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]  ; CLOCK_50            ; -0.339 ; -0.620 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.305 ; -0.444 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.228 ; -0.437 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; HEX4[*]              ; CLOCK_50            ; 9.066  ; 8.950  ; Rise       ; CLOCK_50            ;
;  HEX4[0]             ; CLOCK_50            ; 8.440  ; 8.386  ; Rise       ; CLOCK_50            ;
;  HEX4[1]             ; CLOCK_50            ; 8.135  ; 8.140  ; Rise       ; CLOCK_50            ;
;  HEX4[2]             ; CLOCK_50            ; 8.897  ; 8.805  ; Rise       ; CLOCK_50            ;
;  HEX4[3]             ; CLOCK_50            ; 9.066  ; 8.950  ; Rise       ; CLOCK_50            ;
;  HEX4[4]             ; CLOCK_50            ; 8.983  ; 8.884  ; Rise       ; CLOCK_50            ;
;  HEX4[5]             ; CLOCK_50            ; 9.050  ; 8.933  ; Rise       ; CLOCK_50            ;
;  HEX4[6]             ; CLOCK_50            ; 8.436  ; 8.465  ; Rise       ; CLOCK_50            ;
; HEX5[*]              ; CLOCK_50            ; 8.738  ; 8.838  ; Rise       ; CLOCK_50            ;
;  HEX5[0]             ; CLOCK_50            ; 8.349  ; 8.287  ; Rise       ; CLOCK_50            ;
;  HEX5[1]             ; CLOCK_50            ; 8.266  ; 8.225  ; Rise       ; CLOCK_50            ;
;  HEX5[2]             ; CLOCK_50            ; 8.457  ; 8.453  ; Rise       ; CLOCK_50            ;
;  HEX5[3]             ; CLOCK_50            ; 8.738  ; 8.620  ; Rise       ; CLOCK_50            ;
;  HEX5[4]             ; CLOCK_50            ; 8.708  ; 8.588  ; Rise       ; CLOCK_50            ;
;  HEX5[5]             ; CLOCK_50            ; 8.669  ; 8.597  ; Rise       ; CLOCK_50            ;
;  HEX5[6]             ; CLOCK_50            ; 8.724  ; 8.838  ; Rise       ; CLOCK_50            ;
; HEX6[*]              ; CLOCK_50            ; 8.105  ; 7.992  ; Rise       ; CLOCK_50            ;
;  HEX6[0]             ; CLOCK_50            ; 7.834  ; 7.698  ; Rise       ; CLOCK_50            ;
;  HEX6[1]             ; CLOCK_50            ; 7.589  ; 7.450  ; Rise       ; CLOCK_50            ;
;  HEX6[2]             ; CLOCK_50            ; 7.649  ; 7.507  ; Rise       ; CLOCK_50            ;
;  HEX6[3]             ; CLOCK_50            ; 7.644  ; 7.527  ; Rise       ; CLOCK_50            ;
;  HEX6[4]             ; CLOCK_50            ; 8.105  ; 7.992  ; Rise       ; CLOCK_50            ;
;  HEX6[5]             ; CLOCK_50            ; 7.854  ; 7.731  ; Rise       ; CLOCK_50            ;
;  HEX6[6]             ; CLOCK_50            ; 7.565  ; 7.620  ; Rise       ; CLOCK_50            ;
; HEX7[*]              ; CLOCK_50            ; 9.167  ; 9.128  ; Rise       ; CLOCK_50            ;
;  HEX7[0]             ; CLOCK_50            ; 7.701  ; 7.598  ; Rise       ; CLOCK_50            ;
;  HEX7[1]             ; CLOCK_50            ; 7.805  ; 7.727  ; Rise       ; CLOCK_50            ;
;  HEX7[2]             ; CLOCK_50            ; 9.167  ; 9.128  ; Rise       ; CLOCK_50            ;
;  HEX7[3]             ; CLOCK_50            ; 8.197  ; 8.016  ; Rise       ; CLOCK_50            ;
;  HEX7[4]             ; CLOCK_50            ; 7.616  ; 7.528  ; Rise       ; CLOCK_50            ;
;  HEX7[5]             ; CLOCK_50            ; 8.065  ; 7.914  ; Rise       ; CLOCK_50            ;
;  HEX7[6]             ; CLOCK_50            ; 7.912  ; 8.010  ; Rise       ; CLOCK_50            ;
; LEDG[*]              ; CLOCK_50            ; 8.798  ; 8.736  ; Rise       ; CLOCK_50            ;
;  LEDG[0]             ; CLOCK_50            ; 8.086  ; 8.078  ; Rise       ; CLOCK_50            ;
;  LEDG[1]             ; CLOCK_50            ; 8.276  ; 8.240  ; Rise       ; CLOCK_50            ;
;  LEDG[2]             ; CLOCK_50            ; 8.798  ; 8.736  ; Rise       ; CLOCK_50            ;
;  LEDG[3]             ; CLOCK_50            ; 8.140  ; 8.172  ; Rise       ; CLOCK_50            ;
; LEDR[*]              ; CLOCK_50            ; 11.466 ; 11.497 ; Rise       ; CLOCK_50            ;
;  LEDR[0]             ; CLOCK_50            ; 8.554  ; 8.594  ; Rise       ; CLOCK_50            ;
;  LEDR[1]             ; CLOCK_50            ; 9.788  ; 9.649  ; Rise       ; CLOCK_50            ;
;  LEDR[2]             ; CLOCK_50            ; 9.121  ; 9.005  ; Rise       ; CLOCK_50            ;
;  LEDR[3]             ; CLOCK_50            ; 9.562  ; 9.486  ; Rise       ; CLOCK_50            ;
;  LEDR[4]             ; CLOCK_50            ; 9.271  ; 9.165  ; Rise       ; CLOCK_50            ;
;  LEDR[5]             ; CLOCK_50            ; 9.958  ; 9.830  ; Rise       ; CLOCK_50            ;
;  LEDR[6]             ; CLOCK_50            ; 11.466 ; 11.497 ; Rise       ; CLOCK_50            ;
;  LEDR[7]             ; CLOCK_50            ; 9.116  ; 9.151  ; Rise       ; CLOCK_50            ;
; sdram_wire_addr[*]   ; CLOCK_50            ; 3.336  ; 3.301  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[0]  ; CLOCK_50            ; 3.272  ; 3.237  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[1]  ; CLOCK_50            ; 3.336  ; 3.301  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[2]  ; CLOCK_50            ; 3.272  ; 3.237  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[3]  ; CLOCK_50            ; 3.271  ; 3.236  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[4]  ; CLOCK_50            ; 3.271  ; 3.236  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[5]  ; CLOCK_50            ; 3.306  ; 3.271  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[6]  ; CLOCK_50            ; 3.306  ; 3.271  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[7]  ; CLOCK_50            ; 3.309  ; 3.274  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[8]  ; CLOCK_50            ; 3.299  ; 3.264  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[9]  ; CLOCK_50            ; 3.271  ; 3.236  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[10] ; CLOCK_50            ; 3.286  ; 3.251  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[11] ; CLOCK_50            ; 3.281  ; 3.246  ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[12] ; CLOCK_50            ; 3.306  ; 3.271  ; Rise       ; CLOCK_50            ;
; sdram_wire_ba[*]     ; CLOCK_50            ; 3.292  ; 3.257  ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[0]    ; CLOCK_50            ; 3.292  ; 3.257  ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[1]    ; CLOCK_50            ; 3.282  ; 3.247  ; Rise       ; CLOCK_50            ;
; sdram_wire_cas_n     ; CLOCK_50            ; 3.293  ; 3.258  ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.838  ; 0.951  ; Rise       ; CLOCK_50            ;
; sdram_wire_cs_n      ; CLOCK_50            ; 3.271  ; 3.236  ; Rise       ; CLOCK_50            ;
; sdram_wire_dq[*]     ; CLOCK_50            ; 4.620  ; 4.689  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]    ; CLOCK_50            ; 3.295  ; 3.260  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]    ; CLOCK_50            ; 3.318  ; 3.283  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]    ; CLOCK_50            ; 3.300  ; 3.265  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]    ; CLOCK_50            ; 4.601  ; 4.670  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]    ; CLOCK_50            ; 3.268  ; 3.233  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]    ; CLOCK_50            ; 3.272  ; 3.237  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]    ; CLOCK_50            ; 4.620  ; 4.689  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]    ; CLOCK_50            ; 3.267  ; 3.232  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]    ; CLOCK_50            ; 3.288  ; 3.253  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]    ; CLOCK_50            ; 3.268  ; 3.233  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]   ; CLOCK_50            ; 3.367  ; 3.340  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]   ; CLOCK_50            ; 3.306  ; 3.271  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]   ; CLOCK_50            ; 3.293  ; 3.258  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]   ; CLOCK_50            ; 3.317  ; 3.290  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]   ; CLOCK_50            ; 3.295  ; 3.260  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]   ; CLOCK_50            ; 3.285  ; 3.250  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]   ; CLOCK_50            ; 3.215  ; 3.185  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]   ; CLOCK_50            ; 3.314  ; 3.279  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]   ; CLOCK_50            ; 3.287  ; 3.252  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]   ; CLOCK_50            ; 3.289  ; 3.254  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]   ; CLOCK_50            ; 3.359  ; 3.332  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]   ; CLOCK_50            ; 3.277  ; 3.242  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]   ; CLOCK_50            ; 3.267  ; 3.232  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]   ; CLOCK_50            ; 3.309  ; 3.274  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]   ; CLOCK_50            ; 3.283  ; 3.248  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]   ; CLOCK_50            ; 3.300  ; 3.265  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]   ; CLOCK_50            ; 3.303  ; 3.268  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]   ; CLOCK_50            ; 3.314  ; 3.279  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]   ; CLOCK_50            ; 3.205  ; 3.175  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]   ; CLOCK_50            ; 3.279  ; 3.244  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]   ; CLOCK_50            ; 3.262  ; 3.227  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]   ; CLOCK_50            ; 3.285  ; 3.250  ; Rise       ; CLOCK_50            ;
; sdram_wire_dqm[*]    ; CLOCK_50            ; 3.332  ; 3.297  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[0]   ; CLOCK_50            ; 3.282  ; 3.247  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[1]   ; CLOCK_50            ; 3.332  ; 3.297  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[2]   ; CLOCK_50            ; 3.272  ; 3.237  ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[3]   ; CLOCK_50            ; 3.332  ; 3.297  ; Rise       ; CLOCK_50            ;
; sdram_wire_ras_n     ; CLOCK_50            ; 3.319  ; 3.284  ; Rise       ; CLOCK_50            ;
; sdram_wire_we_n      ; CLOCK_50            ; 3.309  ; 3.274  ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.838  ; 0.951  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo  ; altera_reserved_tck ; 14.803 ; 15.549 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; HEX4[*]              ; CLOCK_50            ; 3.919 ; 4.024 ; Rise       ; CLOCK_50            ;
;  HEX4[0]             ; CLOCK_50            ; 4.068 ; 4.182 ; Rise       ; CLOCK_50            ;
;  HEX4[1]             ; CLOCK_50            ; 3.919 ; 4.024 ; Rise       ; CLOCK_50            ;
;  HEX4[2]             ; CLOCK_50            ; 4.309 ; 4.488 ; Rise       ; CLOCK_50            ;
;  HEX4[3]             ; CLOCK_50            ; 4.354 ; 4.488 ; Rise       ; CLOCK_50            ;
;  HEX4[4]             ; CLOCK_50            ; 4.375 ; 4.445 ; Rise       ; CLOCK_50            ;
;  HEX4[5]             ; CLOCK_50            ; 4.337 ; 4.465 ; Rise       ; CLOCK_50            ;
;  HEX4[6]             ; CLOCK_50            ; 4.188 ; 4.086 ; Rise       ; CLOCK_50            ;
; HEX5[*]              ; CLOCK_50            ; 4.000 ; 4.084 ; Rise       ; CLOCK_50            ;
;  HEX5[0]             ; CLOCK_50            ; 4.022 ; 4.124 ; Rise       ; CLOCK_50            ;
;  HEX5[1]             ; CLOCK_50            ; 4.000 ; 4.084 ; Rise       ; CLOCK_50            ;
;  HEX5[2]             ; CLOCK_50            ; 4.116 ; 4.251 ; Rise       ; CLOCK_50            ;
;  HEX5[3]             ; CLOCK_50            ; 4.198 ; 4.310 ; Rise       ; CLOCK_50            ;
;  HEX5[4]             ; CLOCK_50            ; 4.226 ; 4.279 ; Rise       ; CLOCK_50            ;
;  HEX5[5]             ; CLOCK_50            ; 4.157 ; 4.265 ; Rise       ; CLOCK_50            ;
;  HEX5[6]             ; CLOCK_50            ; 4.359 ; 4.239 ; Rise       ; CLOCK_50            ;
; HEX6[*]              ; CLOCK_50            ; 3.666 ; 3.687 ; Rise       ; CLOCK_50            ;
;  HEX6[0]             ; CLOCK_50            ; 3.761 ; 3.788 ; Rise       ; CLOCK_50            ;
;  HEX6[1]             ; CLOCK_50            ; 3.666 ; 3.687 ; Rise       ; CLOCK_50            ;
;  HEX6[2]             ; CLOCK_50            ; 3.721 ; 3.784 ; Rise       ; CLOCK_50            ;
;  HEX6[3]             ; CLOCK_50            ; 3.714 ; 3.735 ; Rise       ; CLOCK_50            ;
;  HEX6[4]             ; CLOCK_50            ; 3.974 ; 3.964 ; Rise       ; CLOCK_50            ;
;  HEX6[5]             ; CLOCK_50            ; 3.775 ; 3.808 ; Rise       ; CLOCK_50            ;
;  HEX6[6]             ; CLOCK_50            ; 3.733 ; 3.706 ; Rise       ; CLOCK_50            ;
; HEX7[*]              ; CLOCK_50            ; 3.664 ; 3.691 ; Rise       ; CLOCK_50            ;
;  HEX7[0]             ; CLOCK_50            ; 3.745 ; 3.769 ; Rise       ; CLOCK_50            ;
;  HEX7[1]             ; CLOCK_50            ; 3.804 ; 3.871 ; Rise       ; CLOCK_50            ;
;  HEX7[2]             ; CLOCK_50            ; 4.682 ; 4.768 ; Rise       ; CLOCK_50            ;
;  HEX7[3]             ; CLOCK_50            ; 3.883 ; 3.925 ; Rise       ; CLOCK_50            ;
;  HEX7[4]             ; CLOCK_50            ; 3.664 ; 3.691 ; Rise       ; CLOCK_50            ;
;  HEX7[5]             ; CLOCK_50            ; 3.853 ; 3.895 ; Rise       ; CLOCK_50            ;
;  HEX7[6]             ; CLOCK_50            ; 3.880 ; 3.839 ; Rise       ; CLOCK_50            ;
; LEDG[*]              ; CLOCK_50            ; 4.105 ; 4.147 ; Rise       ; CLOCK_50            ;
;  LEDG[0]             ; CLOCK_50            ; 4.105 ; 4.238 ; Rise       ; CLOCK_50            ;
;  LEDG[1]             ; CLOCK_50            ; 4.190 ; 4.351 ; Rise       ; CLOCK_50            ;
;  LEDG[2]             ; CLOCK_50            ; 4.357 ; 4.511 ; Rise       ; CLOCK_50            ;
;  LEDG[3]             ; CLOCK_50            ; 4.296 ; 4.147 ; Rise       ; CLOCK_50            ;
; LEDR[*]              ; CLOCK_50            ; 4.321 ; 4.508 ; Rise       ; CLOCK_50            ;
;  LEDR[0]             ; CLOCK_50            ; 4.321 ; 4.508 ; Rise       ; CLOCK_50            ;
;  LEDR[1]             ; CLOCK_50            ; 4.867 ; 5.094 ; Rise       ; CLOCK_50            ;
;  LEDR[2]             ; CLOCK_50            ; 4.575 ; 4.750 ; Rise       ; CLOCK_50            ;
;  LEDR[3]             ; CLOCK_50            ; 4.796 ; 5.019 ; Rise       ; CLOCK_50            ;
;  LEDR[4]             ; CLOCK_50            ; 4.658 ; 4.844 ; Rise       ; CLOCK_50            ;
;  LEDR[5]             ; CLOCK_50            ; 4.984 ; 5.206 ; Rise       ; CLOCK_50            ;
;  LEDR[6]             ; CLOCK_50            ; 6.008 ; 6.308 ; Rise       ; CLOCK_50            ;
;  LEDR[7]             ; CLOCK_50            ; 4.601 ; 4.828 ; Rise       ; CLOCK_50            ;
; sdram_wire_addr[*]   ; CLOCK_50            ; 1.498 ; 1.501 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[0]  ; CLOCK_50            ; 1.499 ; 1.502 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[1]  ; CLOCK_50            ; 1.564 ; 1.567 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[2]  ; CLOCK_50            ; 1.499 ; 1.502 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[3]  ; CLOCK_50            ; 1.498 ; 1.501 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[4]  ; CLOCK_50            ; 1.498 ; 1.501 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[5]  ; CLOCK_50            ; 1.534 ; 1.537 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[6]  ; CLOCK_50            ; 1.534 ; 1.537 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[7]  ; CLOCK_50            ; 1.536 ; 1.539 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[8]  ; CLOCK_50            ; 1.526 ; 1.529 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[9]  ; CLOCK_50            ; 1.498 ; 1.501 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[10] ; CLOCK_50            ; 1.514 ; 1.517 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[11] ; CLOCK_50            ; 1.508 ; 1.511 ; Rise       ; CLOCK_50            ;
;  sdram_wire_addr[12] ; CLOCK_50            ; 1.534 ; 1.537 ; Rise       ; CLOCK_50            ;
; sdram_wire_ba[*]     ; CLOCK_50            ; 1.509 ; 1.512 ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[0]    ; CLOCK_50            ; 1.519 ; 1.522 ; Rise       ; CLOCK_50            ;
;  sdram_wire_ba[1]    ; CLOCK_50            ; 1.509 ; 1.512 ; Rise       ; CLOCK_50            ;
; sdram_wire_cas_n     ; CLOCK_50            ; 1.521 ; 1.524 ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.190 ; 0.454 ; Rise       ; CLOCK_50            ;
; sdram_wire_cs_n      ; CLOCK_50            ; 1.495 ; 1.498 ; Rise       ; CLOCK_50            ;
; sdram_wire_dq[*]     ; CLOCK_50            ; 1.438 ; 1.438 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[0]    ; CLOCK_50            ; 1.523 ; 1.526 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[1]    ; CLOCK_50            ; 1.545 ; 1.548 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[2]    ; CLOCK_50            ; 1.528 ; 1.531 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[3]    ; CLOCK_50            ; 2.400 ; 2.459 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[4]    ; CLOCK_50            ; 1.495 ; 1.498 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[5]    ; CLOCK_50            ; 1.499 ; 1.502 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[6]    ; CLOCK_50            ; 2.419 ; 2.478 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[7]    ; CLOCK_50            ; 1.495 ; 1.498 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[8]    ; CLOCK_50            ; 1.516 ; 1.519 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[9]    ; CLOCK_50            ; 1.495 ; 1.498 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[10]   ; CLOCK_50            ; 1.562 ; 1.582 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[11]   ; CLOCK_50            ; 1.534 ; 1.537 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[12]   ; CLOCK_50            ; 1.520 ; 1.523 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[13]   ; CLOCK_50            ; 1.512 ; 1.532 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[14]   ; CLOCK_50            ; 1.523 ; 1.526 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[15]   ; CLOCK_50            ; 1.512 ; 1.515 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[16]   ; CLOCK_50            ; 1.448 ; 1.448 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[17]   ; CLOCK_50            ; 1.541 ; 1.544 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[18]   ; CLOCK_50            ; 1.515 ; 1.518 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[19]   ; CLOCK_50            ; 1.516 ; 1.519 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[20]   ; CLOCK_50            ; 1.554 ; 1.574 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[21]   ; CLOCK_50            ; 1.505 ; 1.508 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[22]   ; CLOCK_50            ; 1.495 ; 1.498 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[23]   ; CLOCK_50            ; 1.536 ; 1.539 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[24]   ; CLOCK_50            ; 1.510 ; 1.513 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[25]   ; CLOCK_50            ; 1.528 ; 1.531 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[26]   ; CLOCK_50            ; 1.531 ; 1.534 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[27]   ; CLOCK_50            ; 1.541 ; 1.544 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[28]   ; CLOCK_50            ; 1.438 ; 1.438 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[29]   ; CLOCK_50            ; 1.507 ; 1.510 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[30]   ; CLOCK_50            ; 1.489 ; 1.492 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dq[31]   ; CLOCK_50            ; 1.512 ; 1.515 ; Rise       ; CLOCK_50            ;
; sdram_wire_dqm[*]    ; CLOCK_50            ; 1.499 ; 1.502 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[0]   ; CLOCK_50            ; 1.509 ; 1.512 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[1]   ; CLOCK_50            ; 1.559 ; 1.562 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[2]   ; CLOCK_50            ; 1.499 ; 1.502 ; Rise       ; CLOCK_50            ;
;  sdram_wire_dqm[3]   ; CLOCK_50            ; 1.559 ; 1.562 ; Rise       ; CLOCK_50            ;
; sdram_wire_ras_n     ; CLOCK_50            ; 1.547 ; 1.550 ; Rise       ; CLOCK_50            ;
; sdram_wire_we_n      ; CLOCK_50            ; 1.537 ; 1.540 ; Rise       ; CLOCK_50            ;
; sdram_wire_clk       ; CLOCK_50            ; 0.190 ; 0.454 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo  ; altera_reserved_tck ; 6.596 ; 7.038 ; Fall       ; altera_reserved_tck ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dqm[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dqm[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_wire_dq[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[16]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[17]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[18]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[19]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[20]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[21]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[22]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[23]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[24]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[25]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[26]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[27]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[28]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[29]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[30]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_wire_dq[31]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dqm[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dqm[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dqm[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_wire_dq[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wire_dq[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1737       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 84740      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1737       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 84740      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1242     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1242     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 121   ; 121  ;
; Unconstrained Output Ports      ; 97    ; 97   ;
; Unconstrained Output Port Paths ; 215   ; 215  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Wed Apr 01 00:19:49 2015
Info: Command: quartus_sta lab9 -c lab9
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab9_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab9_soc/synthesis/submodules/lab9_soc_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'lab9.sdc'
Warning (332174): Ignored filter at lab9.sdc(3): NiosII|altpll_0|sd1|pll|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at lab9.sdc(3): NiosII|altpll_0|sd1|pll|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at lab9.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {NiosII|altpll_0|sd1|pll|clk[0]} -source [get_pins {NiosII|altpll_0|sd1|pll|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {CLOCK_50} [get_pins {NiosII|altpll_0|sd1|pll|clk[0]}] 
Warning (332049): Ignored create_generated_clock at lab9.sdc(3): Argument -source is an empty collection
Warning (332174): Ignored filter at lab9.sdc(6): Clk could not be matched with a clock
Warning (332049): Ignored set_input_delay at lab9.sdc(6): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock {Clk} -max 3 [all_inputs]
Warning (332049): Ignored set_input_delay at lab9.sdc(7): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock {Clk} -min 2 [all_inputs]
Warning (332049): Ignored set_output_delay at lab9.sdc(10): Argument -clock is not an object ID
    Info (332050): set_output_delay -clock {Clk} 2 [all_outputs]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.034               0.000 CLOCK_50 
    Info (332119):    46.089               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.363
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.363               0.000 CLOCK_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 11.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.905               0.000 CLOCK_50 
    Info (332119):    47.725               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.002               0.000 altera_reserved_tck 
    Info (332119):     4.120               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.627
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.627               0.000 CLOCK_50 
    Info (332119):    49.634               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.118 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9.879
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.879               0.000 CLOCK_50 
    Info (332119):    46.430               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.621               0.000 CLOCK_50 
    Info (332119):    48.011               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.905               0.000 altera_reserved_tck 
    Info (332119):     3.664               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.646               0.000 CLOCK_50 
    Info (332119):    49.578               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.740 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.305               0.000 CLOCK_50 
    Info (332119):    48.250               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 CLOCK_50 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.511
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.511               0.000 CLOCK_50 
    Info (332119):    49.061               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.488               0.000 altera_reserved_tck 
    Info (332119):     2.090               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.357               0.000 CLOCK_50 
    Info (332119):    49.473               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.623 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 699 megabytes
    Info: Processing ended: Wed Apr 01 00:19:58 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:06


