
motorCONTROL_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ab20  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000ab20  2000ab20  00012b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000580  2000ab28  2000ab28  00012b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000002e0  2000b0a8  2000b0a8  000130a8  2**2
                  ALLOC
  4 .stack        00003000  2000b388  2000b388  000130a8  2**0
                  ALLOC
  5 .comment      00000204  00000000  00000000  000130a8  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000001f8  00000000  00000000  000132ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001917  00000000  00000000  000134a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000c5df  00000000  00000000  00014dbb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000016ea  00000000  00000000  0002139a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003862  00000000  00000000  00022a84  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001f7c  00000000  00000000  000262e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000042dd  00000000  00000000  00028264  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002bd4  00000000  00000000  0002c541  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00048f7b  00000000  00000000  0002f115  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00078090  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000140  00000000  00000000  000780b5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001c39 	.word	0x20001c39
2000006c:	20001c69 	.word	0x20001c69
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	200028c1 	.word	0x200028c1
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	200028f1 	.word	0x200028f1
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20001519 	.word	0x20001519
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20003c05 	.word	0x20003c05
2000021c:	20003c25 	.word	0x20003c25
20000220:	20003c45 	.word	0x20003c45
20000224:	20003c65 	.word	0x20003c65
20000228:	20003c85 	.word	0x20003c85
2000022c:	20003ca5 	.word	0x20003ca5
20000230:	20003cc5 	.word	0x20003cc5
20000234:	20003ce5 	.word	0x20003ce5
20000238:	20003d05 	.word	0x20003d05
2000023c:	20003d25 	.word	0x20003d25
20000240:	20003d45 	.word	0x20003d45
20000244:	20003d65 	.word	0x20003d65
20000248:	20003d85 	.word	0x20003d85
2000024c:	20003da5 	.word	0x20003da5
20000250:	20003dc5 	.word	0x20003dc5
20000254:	20003de5 	.word	0x20003de5
20000258:	20003e05 	.word	0x20003e05
2000025c:	20003e25 	.word	0x20003e25
20000260:	20003e45 	.word	0x20003e45
20000264:	20003e65 	.word	0x20003e65
20000268:	20003e85 	.word	0x20003e85
2000026c:	20003ea5 	.word	0x20003ea5
20000270:	20003ec5 	.word	0x20003ec5
20000274:	20003ee5 	.word	0x20003ee5
20000278:	20003f05 	.word	0x20003f05
2000027c:	20003f25 	.word	0x20003f25
20000280:	20003f45 	.word	0x20003f45
20000284:	20003f65 	.word	0x20003f65
20000288:	20003f85 	.word	0x20003f85
2000028c:	20003fa5 	.word	0x20003fa5
20000290:	20003fc5 	.word	0x20003fc5
20000294:	20003fe5 	.word	0x20003fe5

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>
20000336:	e7fe      	b.n	20000336 <SPI1_IRQHandler+0x2>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	2000348d 	.word	0x2000348d
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000ab28 	.word	0x2000ab28
20000450:	2000ab28 	.word	0x2000ab28
20000454:	2000ab28 	.word	0x2000ab28
20000458:	2000b0a8 	.word	0x2000b0a8
2000045c:	00000000 	.word	0x00000000
20000460:	2000b0a8 	.word	0x2000b0a8
20000464:	2000b388 	.word	0x2000b388
20000468:	20004a11 	.word	0x20004a11
2000046c:	20000f51 	.word	0x20000f51

20000470 <__do_global_dtors_aux>:
20000470:	f24b 03a8 	movw	r3, #45224	; 0xb0a8
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f64a 3028 	movw	r0, #43816	; 0xab28
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <init_ir_control>:
 *      Author: baldeeb
 */

#include "IRcontrol.h"

void init_ir_control(void){
200004a0:	b580      	push	{r7, lr}
200004a2:	b082      	sub	sp, #8
200004a4:	af00      	add	r7, sp, #0
	int i;

	ACE_init();
200004a6:	f002 ff99 	bl	200033dc <ACE_init>

	/* DAC initialization */
	ACE_configure_sdd(
200004aa:	f04f 0001 	mov.w	r0, #1
200004ae:	f04f 0100 	mov.w	r1, #0
200004b2:	f04f 0200 	mov.w	r2, #0
200004b6:	f04f 0300 	mov.w	r3, #0
200004ba:	f002 fccf 	bl	20002e5c <ACE_configure_sdd>
		SDD1_OUT,
		SDD_8_BITS,
		SDD_VOLTAGE_MODE | SDD_RETURN_TO_ZERO,
		INDIVIDUAL_UPDATE
	);
	ACE_enable_sdd(SDD1_OUT);
200004be:	f04f 0001 	mov.w	r0, #1
200004c2:	f002 fd2d 	bl	20002f20 <ACE_enable_sdd>

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
200004c6:	f24a 6044 	movw	r0, #42564	; 0xa644
200004ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004ce:	f002 ff65 	bl	2000339c <ACE_get_channel_handle>
200004d2:	4603      	mov	r3, r0
200004d4:	461a      	mov	r2, r3
200004d6:	f24b 133c 	movw	r3, #45372	; 0xb13c
200004da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004de:	701a      	strb	r2, [r3, #0]
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");
200004e0:	f24a 6058 	movw	r0, #42584	; 0xa658
200004e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004e8:	f002 ff58 	bl	2000339c <ACE_get_channel_handle>
200004ec:	4603      	mov	r3, r0
200004ee:	461a      	mov	r2, r3
200004f0:	f24b 1368 	movw	r3, #45416	; 0xb168
200004f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004f8:	701a      	strb	r2, [r3, #0]

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
200004fa:	f04f 0300 	mov.w	r3, #0
200004fe:	607b      	str	r3, [r7, #4]
20000500:	e015      	b.n	2000052e <init_ir_control+0x8e>
    	ir_front_samples[i] = 0;
20000502:	687a      	ldr	r2, [r7, #4]
20000504:	f24b 1378 	movw	r3, #45432	; 0xb178
20000508:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000050c:	f04f 0100 	mov.w	r1, #0
20000510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    	ir_back_samples[i] = 0;
20000514:	687a      	ldr	r2, [r7, #4]
20000516:	f24b 1340 	movw	r3, #45376	; 0xb140
2000051a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000051e:	f04f 0100 	mov.w	r1, #0
20000522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
20000526:	687b      	ldr	r3, [r7, #4]
20000528:	f103 0301 	add.w	r3, r3, #1
2000052c:	607b      	str	r3, [r7, #4]
2000052e:	687b      	ldr	r3, [r7, #4]
20000530:	2b09      	cmp	r3, #9
20000532:	dde6      	ble.n	20000502 <init_ir_control+0x62>
    	ir_front_samples[i] = 0;
    	ir_back_samples[i] = 0;
    }
    sample_index = 0;
20000534:	f24b 1330 	movw	r3, #45360	; 0xb130
20000538:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000053c:	f04f 0200 	mov.w	r2, #0
20000540:	601a      	str	r2, [r3, #0]
}
20000542:	f107 0708 	add.w	r7, r7, #8
20000546:	46bd      	mov	sp, r7
20000548:	bd80      	pop	{r7, pc}
2000054a:	bf00      	nop

2000054c <ir_process_data>:

//update ir_samples and average result
void ir_process_data( void ){
2000054c:	b580      	push	{r7, lr}
2000054e:	b084      	sub	sp, #16
20000550:	af00      	add	r7, sp, #0

	int i;
	int temp_f, temp_b;
    uint16_t adc_data_f = 0;
20000552:	f04f 0300 	mov.w	r3, #0
20000556:	81bb      	strh	r3, [r7, #12]
    uint16_t adc_data_b = 0;
20000558:	f04f 0300 	mov.w	r3, #0
2000055c:	81fb      	strh	r3, [r7, #14]

	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
2000055e:	f24b 133c 	movw	r3, #45372	; 0xb13c
20000562:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000566:	781b      	ldrb	r3, [r3, #0]
20000568:	4618      	mov	r0, r3
2000056a:	f002 ff01 	bl	20003370 <ACE_get_ppe_sample>
2000056e:	4603      	mov	r3, r0
20000570:	461a      	mov	r2, r3
20000572:	f248 531f 	movw	r3, #34079	; 0x851f
20000576:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
2000057a:	fba3 1302 	umull	r1, r3, r3, r2
2000057e:	ea4f 1353 	mov.w	r3, r3, lsr #5
20000582:	81bb      	strh	r3, [r7, #12]
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;
20000584:	f24b 1368 	movw	r3, #45416	; 0xb168
20000588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000058c:	781b      	ldrb	r3, [r3, #0]
2000058e:	4618      	mov	r0, r3
20000590:	f002 feee 	bl	20003370 <ACE_get_ppe_sample>
20000594:	4603      	mov	r3, r0
20000596:	461a      	mov	r2, r3
20000598:	f248 531f 	movw	r3, #34079	; 0x851f
2000059c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
200005a0:	fba3 1302 	umull	r1, r3, r3, r2
200005a4:	ea4f 1353 	mov.w	r3, r3, lsr #5
200005a8:	81fb      	strh	r3, [r7, #14]

//	printf("adc_data_f: %i\r\n", adc_data_f);
//	printf("adc_data_b: %i\r\n\n", adc_data_b);

	ir_front_sum -= ir_front_samples[sample_index];
200005aa:	f24b 1338 	movw	r3, #45368	; 0xb138
200005ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005b2:	681a      	ldr	r2, [r3, #0]
200005b4:	f24b 1330 	movw	r3, #45360	; 0xb130
200005b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005bc:	6819      	ldr	r1, [r3, #0]
200005be:	f24b 1378 	movw	r3, #45432	; 0xb178
200005c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005c6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200005ca:	ebc3 0202 	rsb	r2, r3, r2
200005ce:	f24b 1338 	movw	r3, #45368	; 0xb138
200005d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005d6:	601a      	str	r2, [r3, #0]
	ir_back_sum -= ir_back_samples[sample_index];
200005d8:	f24b 13a0 	movw	r3, #45472	; 0xb1a0
200005dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005e0:	681a      	ldr	r2, [r3, #0]
200005e2:	f24b 1330 	movw	r3, #45360	; 0xb130
200005e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005ea:	6819      	ldr	r1, [r3, #0]
200005ec:	f24b 1340 	movw	r3, #45376	; 0xb140
200005f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200005f8:	ebc3 0202 	rsb	r2, r3, r2
200005fc:	f24b 13a0 	movw	r3, #45472	; 0xb1a0
20000600:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000604:	601a      	str	r2, [r3, #0]

	ir_front_samples[sample_index] = adc_data_f;
20000606:	f24b 1330 	movw	r3, #45360	; 0xb130
2000060a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000060e:	681a      	ldr	r2, [r3, #0]
20000610:	89b9      	ldrh	r1, [r7, #12]
20000612:	f24b 1378 	movw	r3, #45432	; 0xb178
20000616:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000061a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	ir_back_samples[sample_index] = adc_data_b;
2000061e:	f24b 1330 	movw	r3, #45360	; 0xb130
20000622:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000626:	681a      	ldr	r2, [r3, #0]
20000628:	89f9      	ldrh	r1, [r7, #14]
2000062a:	f24b 1340 	movw	r3, #45376	; 0xb140
2000062e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000632:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	ir_front_sum += ir_front_samples[sample_index];
20000636:	f24b 1330 	movw	r3, #45360	; 0xb130
2000063a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000063e:	681a      	ldr	r2, [r3, #0]
20000640:	f24b 1378 	movw	r3, #45432	; 0xb178
20000644:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000648:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
2000064c:	f24b 1338 	movw	r3, #45368	; 0xb138
20000650:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000654:	681b      	ldr	r3, [r3, #0]
20000656:	441a      	add	r2, r3
20000658:	f24b 1338 	movw	r3, #45368	; 0xb138
2000065c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000660:	601a      	str	r2, [r3, #0]
	ir_back_sum += ir_back_samples[sample_index];
20000662:	f24b 1330 	movw	r3, #45360	; 0xb130
20000666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000066a:	681a      	ldr	r2, [r3, #0]
2000066c:	f24b 1340 	movw	r3, #45376	; 0xb140
20000670:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000674:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20000678:	f24b 13a0 	movw	r3, #45472	; 0xb1a0
2000067c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000680:	681b      	ldr	r3, [r3, #0]
20000682:	441a      	add	r2, r3
20000684:	f24b 13a0 	movw	r3, #45472	; 0xb1a0
20000688:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000068c:	601a      	str	r2, [r3, #0]
	++sample_index;
2000068e:	f24b 1330 	movw	r3, #45360	; 0xb130
20000692:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000696:	681b      	ldr	r3, [r3, #0]
20000698:	f103 0201 	add.w	r2, r3, #1
2000069c:	f24b 1330 	movw	r3, #45360	; 0xb130
200006a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a4:	601a      	str	r2, [r3, #0]
	if(sample_index == IR_SAMPLE_COUNT)
200006a6:	f24b 1330 	movw	r3, #45360	; 0xb130
200006aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ae:	681b      	ldr	r3, [r3, #0]
200006b0:	2b0a      	cmp	r3, #10
200006b2:	d106      	bne.n	200006c2 <ir_process_data+0x176>
	{
		sample_index = 0;
200006b4:	f24b 1330 	movw	r3, #45360	; 0xb130
200006b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006bc:	f04f 0200 	mov.w	r2, #0
200006c0:	601a      	str	r2, [r3, #0]
	}

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
200006c2:	f24b 1338 	movw	r3, #45368	; 0xb138
200006c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ca:	681a      	ldr	r2, [r3, #0]
200006cc:	f246 6367 	movw	r3, #26215	; 0x6667
200006d0:	f2c6 6366 	movt	r3, #26214	; 0x6666
200006d4:	fb83 1302 	smull	r1, r3, r3, r2
200006d8:	ea4f 01a3 	mov.w	r1, r3, asr #2
200006dc:	ea4f 73e2 	mov.w	r3, r2, asr #31
200006e0:	ebc3 0201 	rsb	r2, r3, r1
200006e4:	f24b 1318 	movw	r3, #45336	; 0xb118
200006e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ec:	601a      	str	r2, [r3, #0]
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
200006ee:	f24b 13a0 	movw	r3, #45472	; 0xb1a0
200006f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006f6:	681a      	ldr	r2, [r3, #0]
200006f8:	f246 6367 	movw	r3, #26215	; 0x6667
200006fc:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000700:	fb83 1302 	smull	r1, r3, r3, r2
20000704:	ea4f 01a3 	mov.w	r1, r3, asr #2
20000708:	ea4f 73e2 	mov.w	r3, r2, asr #31
2000070c:	ebc3 0201 	rsb	r2, r3, r1
20000710:	f24b 1334 	movw	r3, #45364	; 0xb134
20000714:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000718:	601a      	str	r2, [r3, #0]



//	printf("adc_data_f: %i\r\n", ir_front_ave);
//	printf("adc_data_b: %i\r\n\n", ir_back_ave);
}
2000071a:	f107 0710 	add.w	r7, r7, #16
2000071e:	46bd      	mov	sp, r7
20000720:	bd80      	pop	{r7, pc}
20000722:	bf00      	nop

20000724 <ir_read>:


//check IR sensor and test if the master bot is turing. Find the turning direction and difference in the reading of 2 IR_sensors
int ir_read(int * dir)
{
20000724:	b580      	push	{r7, lr}
20000726:	b084      	sub	sp, #16
20000728:	af00      	add	r7, sp, #0
2000072a:	6078      	str	r0, [r7, #4]
	ir_process_data();
2000072c:	f7ff ff0e 	bl	2000054c <ir_process_data>
	int temp_error;
	if(ir_front_ave < IR_LOWER_LIMIT || ir_back_ave < IR_LOWER_LIMIT){
20000730:	f24b 1318 	movw	r3, #45336	; 0xb118
20000734:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000738:	681b      	ldr	r3, [r3, #0]
2000073a:	2b0e      	cmp	r3, #14
2000073c:	dd06      	ble.n	2000074c <ir_read+0x28>
2000073e:	f24b 1334 	movw	r3, #45364	; 0xb134
20000742:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000746:	681b      	ldr	r3, [r3, #0]
20000748:	2b0e      	cmp	r3, #14
2000074a:	dc06      	bgt.n	2000075a <ir_read+0x36>
		*dir = 0;
2000074c:	687b      	ldr	r3, [r7, #4]
2000074e:	f04f 0200 	mov.w	r2, #0
20000752:	601a      	str	r2, [r3, #0]
	    return 0;
20000754:	f04f 0300 	mov.w	r3, #0
20000758:	e127      	b.n	200009aa <ir_read+0x286>
	}

	//turning right, dir = 2
	if((ir_front_ave > ir_back_ave) && ((ir_front_ave - ir_back_ave) > IR_TOLERANCE))
2000075a:	f24b 1318 	movw	r3, #45336	; 0xb118
2000075e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000762:	681a      	ldr	r2, [r3, #0]
20000764:	f24b 1334 	movw	r3, #45364	; 0xb134
20000768:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000076c:	681b      	ldr	r3, [r3, #0]
2000076e:	429a      	cmp	r2, r3
20000770:	f340 8084 	ble.w	2000087c <ir_read+0x158>
20000774:	f24b 1318 	movw	r3, #45336	; 0xb118
20000778:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000077c:	681a      	ldr	r2, [r3, #0]
2000077e:	f24b 1334 	movw	r3, #45364	; 0xb134
20000782:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000786:	681b      	ldr	r3, [r3, #0]
20000788:	ebc3 0302 	rsb	r3, r3, r2
2000078c:	2b02      	cmp	r3, #2
2000078e:	dd75      	ble.n	2000087c <ir_read+0x158>
	{
		*dir = 2;
20000790:	687b      	ldr	r3, [r7, #4]
20000792:	f04f 0202 	mov.w	r2, #2
20000796:	601a      	str	r2, [r3, #0]
		temp_error = ir_front_ave - ir_back_ave;
20000798:	f24b 1318 	movw	r3, #45336	; 0xb118
2000079c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007a0:	681a      	ldr	r2, [r3, #0]
200007a2:	f24b 1334 	movw	r3, #45364	; 0xb134
200007a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007aa:	681b      	ldr	r3, [r3, #0]
200007ac:	ebc3 0302 	rsb	r3, r3, r2
200007b0:	60fb      	str	r3, [r7, #12]
		ir_error_sum -= ir_error_samples[ir_error_index];
200007b2:	f24b 136c 	movw	r3, #45420	; 0xb16c
200007b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ba:	681a      	ldr	r2, [r3, #0]
200007bc:	f24b 1370 	movw	r3, #45424	; 0xb170
200007c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c4:	6819      	ldr	r1, [r3, #0]
200007c6:	f24b 131c 	movw	r3, #45340	; 0xb11c
200007ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200007d2:	ebc3 0202 	rsb	r2, r3, r2
200007d6:	f24b 136c 	movw	r3, #45420	; 0xb16c
200007da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007de:	601a      	str	r2, [r3, #0]
		ir_error_samples[ir_error_index] = temp_error;
200007e0:	f24b 1370 	movw	r3, #45424	; 0xb170
200007e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e8:	681a      	ldr	r2, [r3, #0]
200007ea:	f24b 131c 	movw	r3, #45340	; 0xb11c
200007ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f2:	68f9      	ldr	r1, [r7, #12]
200007f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ir_error_sum += temp_error;
200007f8:	f24b 136c 	movw	r3, #45420	; 0xb16c
200007fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000800:	681a      	ldr	r2, [r3, #0]
20000802:	68fb      	ldr	r3, [r7, #12]
20000804:	441a      	add	r2, r3
20000806:	f24b 136c 	movw	r3, #45420	; 0xb16c
2000080a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000080e:	601a      	str	r2, [r3, #0]
		ir_error = ir_error_sum / IR_ERROR_SAMPLE_COUNT;
20000810:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000814:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000818:	681a      	ldr	r2, [r3, #0]
2000081a:	f246 6367 	movw	r3, #26215	; 0x6667
2000081e:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000822:	fb83 1302 	smull	r1, r3, r3, r2
20000826:	ea4f 0163 	mov.w	r1, r3, asr #1
2000082a:	ea4f 73e2 	mov.w	r3, r2, asr #31
2000082e:	ebc3 0201 	rsb	r2, r3, r1
20000832:	f24b 1314 	movw	r3, #45332	; 0xb114
20000836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083a:	601a      	str	r2, [r3, #0]
		++ir_error_index;
2000083c:	f24b 1370 	movw	r3, #45424	; 0xb170
20000840:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000844:	681b      	ldr	r3, [r3, #0]
20000846:	f103 0201 	add.w	r2, r3, #1
2000084a:	f24b 1370 	movw	r3, #45424	; 0xb170
2000084e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000852:	601a      	str	r2, [r3, #0]
		if(ir_error_index == IR_ERROR_SAMPLE_COUNT)
20000854:	f24b 1370 	movw	r3, #45424	; 0xb170
20000858:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000085c:	681b      	ldr	r3, [r3, #0]
2000085e:	2b05      	cmp	r3, #5
20000860:	d106      	bne.n	20000870 <ir_read+0x14c>
		{
			ir_error_index = 0;
20000862:	f24b 1370 	movw	r3, #45424	; 0xb170
20000866:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000086a:	f04f 0200 	mov.w	r2, #0
2000086e:	601a      	str	r2, [r3, #0]
		}
		return ir_error;
20000870:	f24b 1314 	movw	r3, #45332	; 0xb114
20000874:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000878:	681b      	ldr	r3, [r3, #0]
2000087a:	e096      	b.n	200009aa <ir_read+0x286>
	}
	//turning left, dir = 1
	else if((ir_front_ave < ir_back_ave) && ((ir_back_ave - ir_front_ave) > IR_TOLERANCE))
2000087c:	f24b 1318 	movw	r3, #45336	; 0xb118
20000880:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000884:	681a      	ldr	r2, [r3, #0]
20000886:	f24b 1334 	movw	r3, #45364	; 0xb134
2000088a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000088e:	681b      	ldr	r3, [r3, #0]
20000890:	429a      	cmp	r2, r3
20000892:	f280 8084 	bge.w	2000099e <ir_read+0x27a>
20000896:	f24b 1334 	movw	r3, #45364	; 0xb134
2000089a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000089e:	681a      	ldr	r2, [r3, #0]
200008a0:	f24b 1318 	movw	r3, #45336	; 0xb118
200008a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008a8:	681b      	ldr	r3, [r3, #0]
200008aa:	ebc3 0302 	rsb	r3, r3, r2
200008ae:	2b02      	cmp	r3, #2
200008b0:	dd75      	ble.n	2000099e <ir_read+0x27a>
	{
		*dir = 1;
200008b2:	687b      	ldr	r3, [r7, #4]
200008b4:	f04f 0201 	mov.w	r2, #1
200008b8:	601a      	str	r2, [r3, #0]
		temp_error = ir_back_ave - ir_front_ave;
200008ba:	f24b 1334 	movw	r3, #45364	; 0xb134
200008be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c2:	681a      	ldr	r2, [r3, #0]
200008c4:	f24b 1318 	movw	r3, #45336	; 0xb118
200008c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008cc:	681b      	ldr	r3, [r3, #0]
200008ce:	ebc3 0302 	rsb	r3, r3, r2
200008d2:	60fb      	str	r3, [r7, #12]
		ir_error_sum -= ir_error_samples[ir_error_index];
200008d4:	f24b 136c 	movw	r3, #45420	; 0xb16c
200008d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008dc:	681a      	ldr	r2, [r3, #0]
200008de:	f24b 1370 	movw	r3, #45424	; 0xb170
200008e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e6:	6819      	ldr	r1, [r3, #0]
200008e8:	f24b 131c 	movw	r3, #45340	; 0xb11c
200008ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200008f4:	ebc3 0202 	rsb	r2, r3, r2
200008f8:	f24b 136c 	movw	r3, #45420	; 0xb16c
200008fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000900:	601a      	str	r2, [r3, #0]
		ir_error_samples[ir_error_index] = temp_error;
20000902:	f24b 1370 	movw	r3, #45424	; 0xb170
20000906:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000090a:	681a      	ldr	r2, [r3, #0]
2000090c:	f24b 131c 	movw	r3, #45340	; 0xb11c
20000910:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000914:	68f9      	ldr	r1, [r7, #12]
20000916:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ir_error_sum += temp_error;
2000091a:	f24b 136c 	movw	r3, #45420	; 0xb16c
2000091e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000922:	681a      	ldr	r2, [r3, #0]
20000924:	68fb      	ldr	r3, [r7, #12]
20000926:	441a      	add	r2, r3
20000928:	f24b 136c 	movw	r3, #45420	; 0xb16c
2000092c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000930:	601a      	str	r2, [r3, #0]
		ir_error = ir_error_sum / IR_ERROR_SAMPLE_COUNT;
20000932:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000936:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000093a:	681a      	ldr	r2, [r3, #0]
2000093c:	f246 6367 	movw	r3, #26215	; 0x6667
20000940:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000944:	fb83 1302 	smull	r1, r3, r3, r2
20000948:	ea4f 0163 	mov.w	r1, r3, asr #1
2000094c:	ea4f 73e2 	mov.w	r3, r2, asr #31
20000950:	ebc3 0201 	rsb	r2, r3, r1
20000954:	f24b 1314 	movw	r3, #45332	; 0xb114
20000958:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000095c:	601a      	str	r2, [r3, #0]
		++ir_error_index;
2000095e:	f24b 1370 	movw	r3, #45424	; 0xb170
20000962:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000966:	681b      	ldr	r3, [r3, #0]
20000968:	f103 0201 	add.w	r2, r3, #1
2000096c:	f24b 1370 	movw	r3, #45424	; 0xb170
20000970:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000974:	601a      	str	r2, [r3, #0]
		if(ir_error_index == IR_ERROR_SAMPLE_COUNT)
20000976:	f24b 1370 	movw	r3, #45424	; 0xb170
2000097a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000097e:	681b      	ldr	r3, [r3, #0]
20000980:	2b05      	cmp	r3, #5
20000982:	d106      	bne.n	20000992 <ir_read+0x26e>
		{
			ir_error_index = 0;
20000984:	f24b 1370 	movw	r3, #45424	; 0xb170
20000988:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000098c:	f04f 0200 	mov.w	r2, #0
20000990:	601a      	str	r2, [r3, #0]
		}
		return ir_error;
20000992:	f24b 1314 	movw	r3, #45332	; 0xb114
20000996:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000099a:	681b      	ldr	r3, [r3, #0]
2000099c:	e005      	b.n	200009aa <ir_read+0x286>
	}
	//return 0 if it's not turning
	*dir = 0;
2000099e:	687b      	ldr	r3, [r7, #4]
200009a0:	f04f 0200 	mov.w	r2, #0
200009a4:	601a      	str	r2, [r3, #0]
    return 0;
200009a6:	f04f 0300 	mov.w	r3, #0
}
200009aa:	4618      	mov	r0, r3
200009ac:	f107 0710 	add.w	r7, r7, #16
200009b0:	46bd      	mov	sp, r7
200009b2:	bd80      	pop	{r7, pc}

200009b4 <uart1_rx_handler>:
	left_wheel_direction = rx_buff[4];
	mode = rx_buff[5];
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
200009b4:	b580      	push	{r7, lr}
200009b6:	b086      	sub	sp, #24
200009b8:	af00      	add	r7, sp, #0
200009ba:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
200009bc:	f24a 636c 	movw	r3, #42604	; 0xa66c
200009c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009c4:	f107 020c 	add.w	r2, r7, #12
200009c8:	e893 0003 	ldmia.w	r3, {r0, r1}
200009cc:	e882 0003 	stmia.w	r2, {r0, r1}
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
200009d0:	f107 030c 	add.w	r3, r7, #12
200009d4:	6878      	ldr	r0, [r7, #4]
200009d6:	4619      	mov	r1, r3
200009d8:	f04f 0208 	mov.w	r2, #8
200009dc:	f000 ff80 	bl	200018e0 <MSS_UART_get_rx>
200009e0:	4603      	mov	r3, r0
200009e2:	75fb      	strb	r3, [r7, #23]
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
200009e4:	f24b 03b8 	movw	r3, #45240	; 0xb0b8
200009e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ec:	681a      	ldr	r2, [r3, #0]
200009ee:	f24b 03bc 	movw	r3, #45244	; 0xb0bc
200009f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009f6:	601a      	str	r2, [r3, #0]
	prev_left_duty_cycle = left_duty_cycle;
200009f8:	f24b 03b4 	movw	r3, #45236	; 0xb0b4
200009fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a00:	681a      	ldr	r2, [r3, #0]
20000a02:	f24b 03c0 	movw	r3, #45248	; 0xb0c0
20000a06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a0a:	601a      	str	r2, [r3, #0]

	right_duty_cycle = rx_buff[1];
20000a0c:	7b7b      	ldrb	r3, [r7, #13]
20000a0e:	4618      	mov	r0, r3
20000a10:	f003 ffa0 	bl	20004954 <__aeabi_ui2f>
20000a14:	4602      	mov	r2, r0
20000a16:	f24b 03b8 	movw	r3, #45240	; 0xb0b8
20000a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a1e:	601a      	str	r2, [r3, #0]
	right_wheel_direction = rx_buff[2];
20000a20:	7bbb      	ldrb	r3, [r7, #14]
20000a22:	461a      	mov	r2, r3
20000a24:	f24b 03ac 	movw	r3, #45228	; 0xb0ac
20000a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a2c:	601a      	str	r2, [r3, #0]
	left_duty_cycle = rx_buff[3];
20000a2e:	7bfb      	ldrb	r3, [r7, #15]
20000a30:	4618      	mov	r0, r3
20000a32:	f003 ff8f 	bl	20004954 <__aeabi_ui2f>
20000a36:	4602      	mov	r2, r0
20000a38:	f24b 03b4 	movw	r3, #45236	; 0xb0b4
20000a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a40:	601a      	str	r2, [r3, #0]
	left_wheel_direction = rx_buff[4];
20000a42:	7c3b      	ldrb	r3, [r7, #16]
20000a44:	461a      	mov	r2, r3
20000a46:	f24b 03b0 	movw	r3, #45232	; 0xb0b0
20000a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a4e:	601a      	str	r2, [r3, #0]
	mode = rx_buff[5];
20000a50:	7c7b      	ldrb	r3, [r7, #17]
20000a52:	461a      	mov	r2, r3
20000a54:	f64a 3338 	movw	r3, #43832	; 0xab38
20000a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a5c:	601a      	str	r2, [r3, #0]
}
20000a5e:	f107 0718 	add.w	r7, r7, #24
20000a62:	46bd      	mov	sp, r7
20000a64:	bd80      	pop	{r7, pc}
20000a66:	bf00      	nop

20000a68 <get_motor_command>:


#define IR_PWM_CONTRIBUTION 0.15
#define PIXY_PWM_CONTRIBUTION 0.04
#define LEFT_MOTOR_CORRECTION 0.9
void get_motor_command(int * rpwm, int * lpwm, int * dir){
20000a68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
20000a6c:	b08a      	sub	sp, #40	; 0x28
20000a6e:	af00      	add	r7, sp, #0
20000a70:	60f8      	str	r0, [r7, #12]
20000a72:	60b9      	str	r1, [r7, #8]
20000a74:	607a      	str	r2, [r7, #4]

	int ir_dir = 0, ir_value = 0;
20000a76:	f04f 0300 	mov.w	r3, #0
20000a7a:	61fb      	str	r3, [r7, #28]
20000a7c:	f04f 0300 	mov.w	r3, #0
20000a80:	623b      	str	r3, [r7, #32]
	unsigned int pixy_mag, pixy_dir;
	int pixy_pwm = 0 ;
20000a82:	f04f 0300 	mov.w	r3, #0
20000a86:	627b      	str	r3, [r7, #36]	; 0x24

	//return if data is none existant
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }
20000a88:	f107 0218 	add.w	r2, r7, #24
20000a8c:	f107 0314 	add.w	r3, r7, #20
20000a90:	4610      	mov	r0, r2
20000a92:	4619      	mov	r1, r3
20000a94:	f000 fcbc 	bl	20001410 <pixy_x_err>
20000a98:	4603      	mov	r3, r0
20000a9a:	2b00      	cmp	r3, #0
20000a9c:	f000 823f 	beq.w	20000f1e <get_motor_command+0x4b6>

	//printf("%x, %x\n\r", pixy_mag, pixy_dir);
	pixy_mag /= 3; // scale error
20000aa0:	69ba      	ldr	r2, [r7, #24]
20000aa2:	f64a 23ab 	movw	r3, #43691	; 0xaaab
20000aa6:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
20000aaa:	fba3 1302 	umull	r1, r3, r3, r2
20000aae:	ea4f 0353 	mov.w	r3, r3, lsr #1
20000ab2:	61bb      	str	r3, [r7, #24]
	if(pixy_mag > 10)pixy_mag = 10;
20000ab4:	69bb      	ldr	r3, [r7, #24]
20000ab6:	2b0a      	cmp	r3, #10
20000ab8:	d902      	bls.n	20000ac0 <get_motor_command+0x58>
20000aba:	f04f 030a 	mov.w	r3, #10
20000abe:	61bb      	str	r3, [r7, #24]

	pixy_pwm = 500000 * PIXY_PWM_CONTRIBUTION * pixy_mag;
20000ac0:	69bb      	ldr	r3, [r7, #24]
20000ac2:	4618      	mov	r0, r3
20000ac4:	f003 fbe0 	bl	20004288 <__aeabi_ui2d>
20000ac8:	4602      	mov	r2, r0
20000aca:	460b      	mov	r3, r1
20000acc:	4610      	mov	r0, r2
20000ace:	4619      	mov	r1, r3
20000ad0:	f20f 435c 	addw	r3, pc, #1116	; 0x45c
20000ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
20000ad8:	f003 fc4c 	bl	20004374 <__aeabi_dmul>
20000adc:	4602      	mov	r2, r0
20000ade:	460b      	mov	r3, r1
20000ae0:	4610      	mov	r0, r2
20000ae2:	4619      	mov	r1, r3
20000ae4:	f003 fe58 	bl	20004798 <__aeabi_d2iz>
20000ae8:	4603      	mov	r3, r0
20000aea:	627b      	str	r3, [r7, #36]	; 0x24
	dir[0] = pixy_dir;
20000aec:	697b      	ldr	r3, [r7, #20]
20000aee:	461a      	mov	r2, r3
20000af0:	687b      	ldr	r3, [r7, #4]
20000af2:	601a      	str	r2, [r3, #0]
//
//			break;
//	}


	ir_value = ir_read(&ir_dir);
20000af4:	f107 031c 	add.w	r3, r7, #28
20000af8:	4618      	mov	r0, r3
20000afa:	f7ff fe13 	bl	20000724 <ir_read>
20000afe:	4603      	mov	r3, r0
20000b00:	623b      	str	r3, [r7, #32]


	if(pixy_dir == 1){
20000b02:	697b      	ldr	r3, [r7, #20]
20000b04:	2b01      	cmp	r3, #1
20000b06:	f040 80e8 	bne.w	20000cda <get_motor_command+0x272>
		//if turning left
		if(ir_dir == 1)	{
20000b0a:	69fb      	ldr	r3, [r7, #28]
20000b0c:	2b01      	cmp	r3, #1
20000b0e:	d164      	bne.n	20000bda <get_motor_command+0x172>
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
20000b10:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000b12:	f003 fbc9 	bl	200042a8 <__aeabi_i2d>
20000b16:	4604      	mov	r4, r0
20000b18:	460d      	mov	r5, r1
20000b1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000b1c:	f003 fbc4 	bl	200042a8 <__aeabi_i2d>
20000b20:	4602      	mov	r2, r0
20000b22:	460b      	mov	r3, r1
20000b24:	4610      	mov	r0, r2
20000b26:	4619      	mov	r1, r3
20000b28:	f20f 430c 	addw	r3, pc, #1036	; 0x40c
20000b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b30:	f003 fc20 	bl	20004374 <__aeabi_dmul>
20000b34:	4602      	mov	r2, r0
20000b36:	460b      	mov	r3, r1
20000b38:	4690      	mov	r8, r2
20000b3a:	4699      	mov	r9, r3
20000b3c:	6a38      	ldr	r0, [r7, #32]
20000b3e:	f003 fbb3 	bl	200042a8 <__aeabi_i2d>
20000b42:	4602      	mov	r2, r0
20000b44:	460b      	mov	r3, r1
20000b46:	4640      	mov	r0, r8
20000b48:	4649      	mov	r1, r9
20000b4a:	f003 fc13 	bl	20004374 <__aeabi_dmul>
20000b4e:	4602      	mov	r2, r0
20000b50:	460b      	mov	r3, r1
20000b52:	4620      	mov	r0, r4
20000b54:	4629      	mov	r1, r5
20000b56:	f003 fa5b 	bl	20004010 <__adddf3>
20000b5a:	4602      	mov	r2, r0
20000b5c:	460b      	mov	r3, r1
20000b5e:	4610      	mov	r0, r2
20000b60:	4619      	mov	r1, r3
20000b62:	a3f7      	add	r3, pc, #988	; (adr r3, 20000f40 <get_motor_command+0x4d8>)
20000b64:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b68:	f003 fc04 	bl	20004374 <__aeabi_dmul>
20000b6c:	4602      	mov	r2, r0
20000b6e:	460b      	mov	r3, r1
20000b70:	4610      	mov	r0, r2
20000b72:	4619      	mov	r1, r3
20000b74:	f003 fe10 	bl	20004798 <__aeabi_d2iz>
20000b78:	4602      	mov	r2, r0
20000b7a:	68bb      	ldr	r3, [r7, #8]
20000b7c:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
20000b7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000b80:	f003 fb92 	bl	200042a8 <__aeabi_i2d>
20000b84:	4604      	mov	r4, r0
20000b86:	460d      	mov	r5, r1
20000b88:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000b8a:	f003 fb8d 	bl	200042a8 <__aeabi_i2d>
20000b8e:	4602      	mov	r2, r0
20000b90:	460b      	mov	r3, r1
20000b92:	4610      	mov	r0, r2
20000b94:	4619      	mov	r1, r3
20000b96:	a3ec      	add	r3, pc, #944	; (adr r3, 20000f48 <get_motor_command+0x4e0>)
20000b98:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b9c:	f003 fbea 	bl	20004374 <__aeabi_dmul>
20000ba0:	4602      	mov	r2, r0
20000ba2:	460b      	mov	r3, r1
20000ba4:	4690      	mov	r8, r2
20000ba6:	4699      	mov	r9, r3
20000ba8:	6a38      	ldr	r0, [r7, #32]
20000baa:	f003 fb7d 	bl	200042a8 <__aeabi_i2d>
20000bae:	4602      	mov	r2, r0
20000bb0:	460b      	mov	r3, r1
20000bb2:	4640      	mov	r0, r8
20000bb4:	4649      	mov	r1, r9
20000bb6:	f003 fbdd 	bl	20004374 <__aeabi_dmul>
20000bba:	4602      	mov	r2, r0
20000bbc:	460b      	mov	r3, r1
20000bbe:	4620      	mov	r0, r4
20000bc0:	4629      	mov	r1, r5
20000bc2:	f003 fa25 	bl	20004010 <__adddf3>
20000bc6:	4602      	mov	r2, r0
20000bc8:	460b      	mov	r3, r1
20000bca:	4610      	mov	r0, r2
20000bcc:	4619      	mov	r1, r3
20000bce:	f003 fde3 	bl	20004798 <__aeabi_d2iz>
20000bd2:	4602      	mov	r2, r0
20000bd4:	68fb      	ldr	r3, [r7, #12]
20000bd6:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000bd8:	e172      	b.n	20000ec0 <get_motor_command+0x458>
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
		}
		//if turning right
		else if(ir_dir == 2) {
20000bda:	69fb      	ldr	r3, [r7, #28]
20000bdc:	2b02      	cmp	r3, #2
20000bde:	d163      	bne.n	20000ca8 <get_motor_command+0x240>
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
20000be0:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000be2:	f003 fb61 	bl	200042a8 <__aeabi_i2d>
20000be6:	4604      	mov	r4, r0
20000be8:	460d      	mov	r5, r1
20000bea:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000bec:	f003 fb5c 	bl	200042a8 <__aeabi_i2d>
20000bf0:	4602      	mov	r2, r0
20000bf2:	460b      	mov	r3, r1
20000bf4:	4610      	mov	r0, r2
20000bf6:	4619      	mov	r1, r3
20000bf8:	a3cf      	add	r3, pc, #828	; (adr r3, 20000f38 <get_motor_command+0x4d0>)
20000bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
20000bfe:	f003 fbb9 	bl	20004374 <__aeabi_dmul>
20000c02:	4602      	mov	r2, r0
20000c04:	460b      	mov	r3, r1
20000c06:	4690      	mov	r8, r2
20000c08:	4699      	mov	r9, r3
20000c0a:	6a38      	ldr	r0, [r7, #32]
20000c0c:	f003 fb4c 	bl	200042a8 <__aeabi_i2d>
20000c10:	4602      	mov	r2, r0
20000c12:	460b      	mov	r3, r1
20000c14:	4640      	mov	r0, r8
20000c16:	4649      	mov	r1, r9
20000c18:	f003 fbac 	bl	20004374 <__aeabi_dmul>
20000c1c:	4602      	mov	r2, r0
20000c1e:	460b      	mov	r3, r1
20000c20:	4620      	mov	r0, r4
20000c22:	4629      	mov	r1, r5
20000c24:	f003 f9f4 	bl	20004010 <__adddf3>
20000c28:	4602      	mov	r2, r0
20000c2a:	460b      	mov	r3, r1
20000c2c:	4610      	mov	r0, r2
20000c2e:	4619      	mov	r1, r3
20000c30:	f003 fdb2 	bl	20004798 <__aeabi_d2iz>
20000c34:	4602      	mov	r2, r0
20000c36:	68fb      	ldr	r3, [r7, #12]
20000c38:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
20000c3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000c3c:	f003 fb34 	bl	200042a8 <__aeabi_i2d>
20000c40:	4604      	mov	r4, r0
20000c42:	460d      	mov	r5, r1
20000c44:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000c46:	f003 fb2f 	bl	200042a8 <__aeabi_i2d>
20000c4a:	4602      	mov	r2, r0
20000c4c:	460b      	mov	r3, r1
20000c4e:	4610      	mov	r0, r2
20000c50:	4619      	mov	r1, r3
20000c52:	a3bd      	add	r3, pc, #756	; (adr r3, 20000f48 <get_motor_command+0x4e0>)
20000c54:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c58:	f003 fb8c 	bl	20004374 <__aeabi_dmul>
20000c5c:	4602      	mov	r2, r0
20000c5e:	460b      	mov	r3, r1
20000c60:	4690      	mov	r8, r2
20000c62:	4699      	mov	r9, r3
20000c64:	6a38      	ldr	r0, [r7, #32]
20000c66:	f003 fb1f 	bl	200042a8 <__aeabi_i2d>
20000c6a:	4602      	mov	r2, r0
20000c6c:	460b      	mov	r3, r1
20000c6e:	4640      	mov	r0, r8
20000c70:	4649      	mov	r1, r9
20000c72:	f003 fb7f 	bl	20004374 <__aeabi_dmul>
20000c76:	4602      	mov	r2, r0
20000c78:	460b      	mov	r3, r1
20000c7a:	4620      	mov	r0, r4
20000c7c:	4629      	mov	r1, r5
20000c7e:	f003 f9c7 	bl	20004010 <__adddf3>
20000c82:	4602      	mov	r2, r0
20000c84:	460b      	mov	r3, r1
20000c86:	4610      	mov	r0, r2
20000c88:	4619      	mov	r1, r3
20000c8a:	a3ad      	add	r3, pc, #692	; (adr r3, 20000f40 <get_motor_command+0x4d8>)
20000c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c90:	f003 fb70 	bl	20004374 <__aeabi_dmul>
20000c94:	4602      	mov	r2, r0
20000c96:	460b      	mov	r3, r1
20000c98:	4610      	mov	r0, r2
20000c9a:	4619      	mov	r1, r3
20000c9c:	f003 fd7c 	bl	20004798 <__aeabi_d2iz>
20000ca0:	4602      	mov	r2, r0
20000ca2:	68bb      	ldr	r3, [r7, #8]
20000ca4:	601a      	str	r2, [r3, #0]
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000ca6:	e10b      	b.n	20000ec0 <get_motor_command+0x458>
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
		}
		else{
			*rpwm = pixy_pwm;//temp;
20000ca8:	68fb      	ldr	r3, [r7, #12]
20000caa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20000cac:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000cae:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000cb0:	f003 fafa 	bl	200042a8 <__aeabi_i2d>
20000cb4:	4602      	mov	r2, r0
20000cb6:	460b      	mov	r3, r1
20000cb8:	4610      	mov	r0, r2
20000cba:	4619      	mov	r1, r3
20000cbc:	a3a0      	add	r3, pc, #640	; (adr r3, 20000f40 <get_motor_command+0x4d8>)
20000cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
20000cc2:	f003 fb57 	bl	20004374 <__aeabi_dmul>
20000cc6:	4602      	mov	r2, r0
20000cc8:	460b      	mov	r3, r1
20000cca:	4610      	mov	r0, r2
20000ccc:	4619      	mov	r1, r3
20000cce:	f003 fd63 	bl	20004798 <__aeabi_d2iz>
20000cd2:	4602      	mov	r2, r0
20000cd4:	68bb      	ldr	r3, [r7, #8]
20000cd6:	601a      	str	r2, [r3, #0]
20000cd8:	e0f2      	b.n	20000ec0 <get_motor_command+0x458>
		}
	}
	else if(pixy_dir == 2){
20000cda:	697b      	ldr	r3, [r7, #20]
20000cdc:	2b02      	cmp	r3, #2
20000cde:	f040 80e7 	bne.w	20000eb0 <get_motor_command+0x448>
		//if turning left
		if(ir_dir == 1)	{
20000ce2:	69fb      	ldr	r3, [r7, #28]
20000ce4:	2b01      	cmp	r3, #1
20000ce6:	d163      	bne.n	20000db0 <get_motor_command+0x348>
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
20000ce8:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000cea:	f003 fadd 	bl	200042a8 <__aeabi_i2d>
20000cee:	4604      	mov	r4, r0
20000cf0:	460d      	mov	r5, r1
20000cf2:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000cf4:	f003 fad8 	bl	200042a8 <__aeabi_i2d>
20000cf8:	4602      	mov	r2, r0
20000cfa:	460b      	mov	r3, r1
20000cfc:	4610      	mov	r0, r2
20000cfe:	4619      	mov	r1, r3
20000d00:	a391      	add	r3, pc, #580	; (adr r3, 20000f48 <get_motor_command+0x4e0>)
20000d02:	e9d3 2300 	ldrd	r2, r3, [r3]
20000d06:	f003 fb35 	bl	20004374 <__aeabi_dmul>
20000d0a:	4602      	mov	r2, r0
20000d0c:	460b      	mov	r3, r1
20000d0e:	4690      	mov	r8, r2
20000d10:	4699      	mov	r9, r3
20000d12:	6a38      	ldr	r0, [r7, #32]
20000d14:	f003 fac8 	bl	200042a8 <__aeabi_i2d>
20000d18:	4602      	mov	r2, r0
20000d1a:	460b      	mov	r3, r1
20000d1c:	4640      	mov	r0, r8
20000d1e:	4649      	mov	r1, r9
20000d20:	f003 fb28 	bl	20004374 <__aeabi_dmul>
20000d24:	4602      	mov	r2, r0
20000d26:	460b      	mov	r3, r1
20000d28:	4620      	mov	r0, r4
20000d2a:	4629      	mov	r1, r5
20000d2c:	f003 f970 	bl	20004010 <__adddf3>
20000d30:	4602      	mov	r2, r0
20000d32:	460b      	mov	r3, r1
20000d34:	4610      	mov	r0, r2
20000d36:	4619      	mov	r1, r3
20000d38:	a381      	add	r3, pc, #516	; (adr r3, 20000f40 <get_motor_command+0x4d8>)
20000d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
20000d3e:	f003 fb19 	bl	20004374 <__aeabi_dmul>
20000d42:	4602      	mov	r2, r0
20000d44:	460b      	mov	r3, r1
20000d46:	4610      	mov	r0, r2
20000d48:	4619      	mov	r1, r3
20000d4a:	f003 fd25 	bl	20004798 <__aeabi_d2iz>
20000d4e:	4602      	mov	r2, r0
20000d50:	68bb      	ldr	r3, [r7, #8]
20000d52:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
20000d54:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000d56:	f003 faa7 	bl	200042a8 <__aeabi_i2d>
20000d5a:	4604      	mov	r4, r0
20000d5c:	460d      	mov	r5, r1
20000d5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000d60:	f003 faa2 	bl	200042a8 <__aeabi_i2d>
20000d64:	4602      	mov	r2, r0
20000d66:	460b      	mov	r3, r1
20000d68:	4610      	mov	r0, r2
20000d6a:	4619      	mov	r1, r3
20000d6c:	a372      	add	r3, pc, #456	; (adr r3, 20000f38 <get_motor_command+0x4d0>)
20000d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000d72:	f003 faff 	bl	20004374 <__aeabi_dmul>
20000d76:	4602      	mov	r2, r0
20000d78:	460b      	mov	r3, r1
20000d7a:	4690      	mov	r8, r2
20000d7c:	4699      	mov	r9, r3
20000d7e:	6a38      	ldr	r0, [r7, #32]
20000d80:	f003 fa92 	bl	200042a8 <__aeabi_i2d>
20000d84:	4602      	mov	r2, r0
20000d86:	460b      	mov	r3, r1
20000d88:	4640      	mov	r0, r8
20000d8a:	4649      	mov	r1, r9
20000d8c:	f003 faf2 	bl	20004374 <__aeabi_dmul>
20000d90:	4602      	mov	r2, r0
20000d92:	460b      	mov	r3, r1
20000d94:	4620      	mov	r0, r4
20000d96:	4629      	mov	r1, r5
20000d98:	f003 f93a 	bl	20004010 <__adddf3>
20000d9c:	4602      	mov	r2, r0
20000d9e:	460b      	mov	r3, r1
20000da0:	4610      	mov	r0, r2
20000da2:	4619      	mov	r1, r3
20000da4:	f003 fcf8 	bl	20004798 <__aeabi_d2iz>
20000da8:	4602      	mov	r2, r0
20000daa:	68fb      	ldr	r3, [r7, #12]
20000dac:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value)) ;
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000dae:	e087      	b.n	20000ec0 <get_motor_command+0x458>
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
		}
		//if turning right
		else if(ir_dir == 2) {
20000db0:	69fb      	ldr	r3, [r7, #28]
20000db2:	2b02      	cmp	r3, #2
20000db4:	d163      	bne.n	20000e7e <get_motor_command+0x416>
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
20000db6:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000db8:	f003 fa76 	bl	200042a8 <__aeabi_i2d>
20000dbc:	4604      	mov	r4, r0
20000dbe:	460d      	mov	r5, r1
20000dc0:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000dc2:	f003 fa71 	bl	200042a8 <__aeabi_i2d>
20000dc6:	4602      	mov	r2, r0
20000dc8:	460b      	mov	r3, r1
20000dca:	4610      	mov	r0, r2
20000dcc:	4619      	mov	r1, r3
20000dce:	a35e      	add	r3, pc, #376	; (adr r3, 20000f48 <get_motor_command+0x4e0>)
20000dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
20000dd4:	f003 face 	bl	20004374 <__aeabi_dmul>
20000dd8:	4602      	mov	r2, r0
20000dda:	460b      	mov	r3, r1
20000ddc:	4690      	mov	r8, r2
20000dde:	4699      	mov	r9, r3
20000de0:	6a38      	ldr	r0, [r7, #32]
20000de2:	f003 fa61 	bl	200042a8 <__aeabi_i2d>
20000de6:	4602      	mov	r2, r0
20000de8:	460b      	mov	r3, r1
20000dea:	4640      	mov	r0, r8
20000dec:	4649      	mov	r1, r9
20000dee:	f003 fac1 	bl	20004374 <__aeabi_dmul>
20000df2:	4602      	mov	r2, r0
20000df4:	460b      	mov	r3, r1
20000df6:	4620      	mov	r0, r4
20000df8:	4629      	mov	r1, r5
20000dfa:	f003 f909 	bl	20004010 <__adddf3>
20000dfe:	4602      	mov	r2, r0
20000e00:	460b      	mov	r3, r1
20000e02:	4610      	mov	r0, r2
20000e04:	4619      	mov	r1, r3
20000e06:	f003 fcc7 	bl	20004798 <__aeabi_d2iz>
20000e0a:	4602      	mov	r2, r0
20000e0c:	68fb      	ldr	r3, [r7, #12]
20000e0e:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value)) ;
20000e10:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000e12:	f003 fa49 	bl	200042a8 <__aeabi_i2d>
20000e16:	4604      	mov	r4, r0
20000e18:	460d      	mov	r5, r1
20000e1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000e1c:	f003 fa44 	bl	200042a8 <__aeabi_i2d>
20000e20:	4602      	mov	r2, r0
20000e22:	460b      	mov	r3, r1
20000e24:	4610      	mov	r0, r2
20000e26:	4619      	mov	r1, r3
20000e28:	a343      	add	r3, pc, #268	; (adr r3, 20000f38 <get_motor_command+0x4d0>)
20000e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
20000e2e:	f003 faa1 	bl	20004374 <__aeabi_dmul>
20000e32:	4602      	mov	r2, r0
20000e34:	460b      	mov	r3, r1
20000e36:	4690      	mov	r8, r2
20000e38:	4699      	mov	r9, r3
20000e3a:	6a38      	ldr	r0, [r7, #32]
20000e3c:	f003 fa34 	bl	200042a8 <__aeabi_i2d>
20000e40:	4602      	mov	r2, r0
20000e42:	460b      	mov	r3, r1
20000e44:	4640      	mov	r0, r8
20000e46:	4649      	mov	r1, r9
20000e48:	f003 fa94 	bl	20004374 <__aeabi_dmul>
20000e4c:	4602      	mov	r2, r0
20000e4e:	460b      	mov	r3, r1
20000e50:	4620      	mov	r0, r4
20000e52:	4629      	mov	r1, r5
20000e54:	f003 f8dc 	bl	20004010 <__adddf3>
20000e58:	4602      	mov	r2, r0
20000e5a:	460b      	mov	r3, r1
20000e5c:	4610      	mov	r0, r2
20000e5e:	4619      	mov	r1, r3
20000e60:	a337      	add	r3, pc, #220	; (adr r3, 20000f40 <get_motor_command+0x4d8>)
20000e62:	e9d3 2300 	ldrd	r2, r3, [r3]
20000e66:	f003 fa85 	bl	20004374 <__aeabi_dmul>
20000e6a:	4602      	mov	r2, r0
20000e6c:	460b      	mov	r3, r1
20000e6e:	4610      	mov	r0, r2
20000e70:	4619      	mov	r1, r3
20000e72:	f003 fc91 	bl	20004798 <__aeabi_d2iz>
20000e76:	4602      	mov	r2, r0
20000e78:	68bb      	ldr	r3, [r7, #8]
20000e7a:	601a      	str	r2, [r3, #0]
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000e7c:	e020      	b.n	20000ec0 <get_motor_command+0x458>
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value)) ;
		}
		else{
			*rpwm = pixy_pwm;//temp;
20000e7e:	68fb      	ldr	r3, [r7, #12]
20000e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20000e82:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000e84:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000e86:	f003 fa0f 	bl	200042a8 <__aeabi_i2d>
20000e8a:	4602      	mov	r2, r0
20000e8c:	460b      	mov	r3, r1
20000e8e:	4610      	mov	r0, r2
20000e90:	4619      	mov	r1, r3
20000e92:	a32b      	add	r3, pc, #172	; (adr r3, 20000f40 <get_motor_command+0x4d8>)
20000e94:	e9d3 2300 	ldrd	r2, r3, [r3]
20000e98:	f003 fa6c 	bl	20004374 <__aeabi_dmul>
20000e9c:	4602      	mov	r2, r0
20000e9e:	460b      	mov	r3, r1
20000ea0:	4610      	mov	r0, r2
20000ea2:	4619      	mov	r1, r3
20000ea4:	f003 fc78 	bl	20004798 <__aeabi_d2iz>
20000ea8:	4602      	mov	r2, r0
20000eaa:	68bb      	ldr	r3, [r7, #8]
20000eac:	601a      	str	r2, [r3, #0]
20000eae:	e007      	b.n	20000ec0 <get_motor_command+0x458>
		}
	}
	else { // no direction, don't move
		*lpwm = 0;
20000eb0:	68bb      	ldr	r3, [r7, #8]
20000eb2:	f04f 0200 	mov.w	r2, #0
20000eb6:	601a      	str	r2, [r3, #0]
		*rpwm  = 0;
20000eb8:	68fb      	ldr	r3, [r7, #12]
20000eba:	f04f 0200 	mov.w	r2, #0
20000ebe:	601a      	str	r2, [r3, #0]
	}


	if (*rpwm > 500000){*rpwm = 500000;}
20000ec0:	68fb      	ldr	r3, [r7, #12]
20000ec2:	681a      	ldr	r2, [r3, #0]
20000ec4:	f24a 1320 	movw	r3, #41248	; 0xa120
20000ec8:	f2c0 0307 	movt	r3, #7
20000ecc:	429a      	cmp	r2, r3
20000ece:	dd06      	ble.n	20000ede <get_motor_command+0x476>
20000ed0:	68fa      	ldr	r2, [r7, #12]
20000ed2:	f24a 1320 	movw	r3, #41248	; 0xa120
20000ed6:	f2c0 0307 	movt	r3, #7
20000eda:	6013      	str	r3, [r2, #0]
20000edc:	e007      	b.n	20000eee <get_motor_command+0x486>
	else if(*rpwm < 0 ){*rpwm = 0;}
20000ede:	68fb      	ldr	r3, [r7, #12]
20000ee0:	681b      	ldr	r3, [r3, #0]
20000ee2:	2b00      	cmp	r3, #0
20000ee4:	da03      	bge.n	20000eee <get_motor_command+0x486>
20000ee6:	68fb      	ldr	r3, [r7, #12]
20000ee8:	f04f 0200 	mov.w	r2, #0
20000eec:	601a      	str	r2, [r3, #0]
	if (*lpwm > 500000){*lpwm = 500000;}
20000eee:	68bb      	ldr	r3, [r7, #8]
20000ef0:	681a      	ldr	r2, [r3, #0]
20000ef2:	f24a 1320 	movw	r3, #41248	; 0xa120
20000ef6:	f2c0 0307 	movt	r3, #7
20000efa:	429a      	cmp	r2, r3
20000efc:	dd06      	ble.n	20000f0c <get_motor_command+0x4a4>
20000efe:	68ba      	ldr	r2, [r7, #8]
20000f00:	f24a 1320 	movw	r3, #41248	; 0xa120
20000f04:	f2c0 0307 	movt	r3, #7
20000f08:	6013      	str	r3, [r2, #0]
20000f0a:	e009      	b.n	20000f20 <get_motor_command+0x4b8>
	else if(*lpwm < 0 ){*lpwm = 0;}
20000f0c:	68bb      	ldr	r3, [r7, #8]
20000f0e:	681b      	ldr	r3, [r3, #0]
20000f10:	2b00      	cmp	r3, #0
20000f12:	da05      	bge.n	20000f20 <get_motor_command+0x4b8>
20000f14:	68bb      	ldr	r3, [r7, #8]
20000f16:	f04f 0200 	mov.w	r2, #0
20000f1a:	601a      	str	r2, [r3, #0]
20000f1c:	e000      	b.n	20000f20 <get_motor_command+0x4b8>
	int ir_dir = 0, ir_value = 0;
	unsigned int pixy_mag, pixy_dir;
	int pixy_pwm = 0 ;

	//return if data is none existant
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }
20000f1e:	bf00      	nop
	else if(*rpwm < 0 ){*rpwm = 0;}
	if (*lpwm > 500000){*lpwm = 500000;}
	else if(*lpwm < 0 ){*lpwm = 0;}


}
20000f20:	f107 0728 	add.w	r7, r7, #40	; 0x28
20000f24:	46bd      	mov	sp, r7
20000f26:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
20000f2a:	bf00      	nop
20000f2c:	f3af 8000 	nop.w
20000f30:	00000000 	.word	0x00000000
20000f34:	40d38800 	.word	0x40d38800
20000f38:	33333333 	.word	0x33333333
20000f3c:	3fc33333 	.word	0x3fc33333
20000f40:	cccccccd 	.word	0xcccccccd
20000f44:	3feccccc 	.word	0x3feccccc
20000f48:	33333333 	.word	0x33333333
20000f4c:	bfc33333 	.word	0xbfc33333

20000f50 <main>:


int main()
{
20000f50:	b580      	push	{r7, lr}
20000f52:	b084      	sub	sp, #16
20000f54:	af00      	add	r7, sp, #0
//
//	int begin = 1;



	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
20000f56:	f24b 2048 	movw	r0, #45640	; 0xb248
20000f5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f5e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
20000f62:	f04f 0203 	mov.w	r2, #3
20000f66:	f000 ffef 	bl	20001f48 <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES );
20000f6a:	f24b 2048 	movw	r0, #45640	; 0xb248
20000f6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f72:	f640 11b5 	movw	r1, #2485	; 0x9b5
20000f76:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000f7a:	f04f 0280 	mov.w	r2, #128	; 0x80
20000f7e:	f000 fded 	bl	20001b5c <MSS_UART_set_rx_handler>


	//pixy variables
	//unsigned int pixy_mag, pixy_dir;
	int rmotor_pwm = 0;
20000f82:	f04f 0300 	mov.w	r3, #0
20000f86:	60fb      	str	r3, [r7, #12]
	int lmotor_pwm = 0;
20000f88:	f04f 0300 	mov.w	r3, #0
20000f8c:	60bb      	str	r3, [r7, #8]
	int motor_dir = 0;
20000f8e:	f04f 0300 	mov.w	r3, #0
20000f92:	607b      	str	r3, [r7, #4]

	//pixy init functions
	MSS_I2C_init(&g_mss_i2c1 , PIXY_I2C_DEFAULT_ADDR, MSS_I2C_PCLK_DIV_256 );
20000f94:	f24b 300c 	movw	r0, #45836	; 0xb30c
20000f98:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f9c:	f04f 0154 	mov.w	r1, #84	; 0x54
20000fa0:	f04f 0200 	mov.w	r2, #0
20000fa4:	f001 feae 	bl	20002d04 <MSS_I2C_init>
	start_hardware_cont_timer();
20000fa8:	f000 faa4 	bl	200014f4 <start_hardware_cont_timer>
	init_ideal_pixy_dots();
20000fac:	f000 f9fa 	bl	200013a4 <init_ideal_pixy_dots>


	//init IR sensors
	init_ir_control();
20000fb0:	f7ff fa76 	bl	200004a0 <init_ir_control>
				right_duty_cycle = 0.0;
			if(left_duty_cycle < 0.2)
				right_duty_cycle = 0.0;*/


		process_pixy_i2c();
20000fb4:	f000 f9ca 	bl	2000134c <process_pixy_i2c>
		get_motor_command(&rmotor_pwm, &lmotor_pwm, &motor_dir);
20000fb8:	f107 010c 	add.w	r1, r7, #12
20000fbc:	f107 0208 	add.w	r2, r7, #8
20000fc0:	f107 0304 	add.w	r3, r7, #4
20000fc4:	4608      	mov	r0, r1
20000fc6:	4611      	mov	r1, r2
20000fc8:	461a      	mov	r2, r3
20000fca:	f7ff fd4d 	bl	20000a68 <get_motor_command>


		// pixy cam bypass controller

					//direction 0x5->forward  | 0xa->backward | 0x0->none
					switch(motor_dir){
20000fce:	687b      	ldr	r3, [r7, #4]
20000fd0:	2b01      	cmp	r3, #1
20000fd2:	d002      	beq.n	20000fda <main+0x8a>
20000fd4:	2b02      	cmp	r3, #2
20000fd6:	d009      	beq.n	20000fec <main+0x9c>
20000fd8:	e011      	b.n	20000ffe <main+0xae>
					case 1:
						*MOTOR_INPUTS = 0xa;
20000fda:	f64a 332c 	movw	r3, #43820	; 0xab2c
20000fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fe2:	681b      	ldr	r3, [r3, #0]
20000fe4:	f04f 020a 	mov.w	r2, #10
20000fe8:	601a      	str	r2, [r3, #0]
						break;
20000fea:	e010      	b.n	2000100e <main+0xbe>
					case 2:
						*MOTOR_INPUTS = 0x5;
20000fec:	f64a 332c 	movw	r3, #43820	; 0xab2c
20000ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff4:	681b      	ldr	r3, [r3, #0]
20000ff6:	f04f 0205 	mov.w	r2, #5
20000ffa:	601a      	str	r2, [r3, #0]
						break;
20000ffc:	e007      	b.n	2000100e <main+0xbe>
					case 0:
					default:
						*MOTOR_INPUTS = 0x0;
20000ffe:	f64a 332c 	movw	r3, #43820	; 0xab2c
20001002:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001006:	681b      	ldr	r3, [r3, #0]
20001008:	f04f 0200 	mov.w	r2, #0
2000100c:	601a      	str	r2, [r3, #0]
						break;
					}

					//printf("l: %x, r: %x\n\r", pixy_lmotor_pwm, pixy_rmotor_pwm);

					*RIGHT_MOTOR = rmotor_pwm;//speed 0 - 500000
2000100e:	f64a 3334 	movw	r3, #43828	; 0xab34
20001012:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001016:	681b      	ldr	r3, [r3, #0]
20001018:	68fa      	ldr	r2, [r7, #12]
2000101a:	601a      	str	r2, [r3, #0]
					*LEFT_MOTOR = lmotor_pwm;//speed 0 - 500000
2000101c:	f64a 3330 	movw	r3, #43824	; 0xab30
20001020:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001024:	681b      	ldr	r3, [r3, #0]
20001026:	68ba      	ldr	r2, [r7, #8]
20001028:	601a      	str	r2, [r3, #0]
//			}
//		}
//		else if (mode == 0)
//		{}

	}
2000102a:	e7c3      	b.n	20000fb4 <main+0x64>

2000102c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000102c:	b480      	push	{r7}
2000102e:	b083      	sub	sp, #12
20001030:	af00      	add	r7, sp, #0
20001032:	4603      	mov	r3, r0
20001034:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001036:	f24e 1300 	movw	r3, #57600	; 0xe100
2000103a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000103e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001042:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001046:	88f9      	ldrh	r1, [r7, #6]
20001048:	f001 011f 	and.w	r1, r1, #31
2000104c:	f04f 0001 	mov.w	r0, #1
20001050:	fa00 f101 	lsl.w	r1, r0, r1
20001054:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001058:	f107 070c 	add.w	r7, r7, #12
2000105c:	46bd      	mov	sp, r7
2000105e:	bc80      	pop	{r7}
20001060:	4770      	bx	lr
20001062:	bf00      	nop

20001064 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001064:	b480      	push	{r7}
20001066:	b083      	sub	sp, #12
20001068:	af00      	add	r7, sp, #0
2000106a:	4603      	mov	r3, r0
2000106c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000106e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001072:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001076:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000107a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000107e:	88f9      	ldrh	r1, [r7, #6]
20001080:	f001 011f 	and.w	r1, r1, #31
20001084:	f04f 0001 	mov.w	r0, #1
20001088:	fa00 f101 	lsl.w	r1, r0, r1
2000108c:	f102 0220 	add.w	r2, r2, #32
20001090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001094:	f107 070c 	add.w	r7, r7, #12
20001098:	46bd      	mov	sp, r7
2000109a:	bc80      	pop	{r7}
2000109c:	4770      	bx	lr
2000109e:	bf00      	nop

200010a0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200010a0:	b480      	push	{r7}
200010a2:	b083      	sub	sp, #12
200010a4:	af00      	add	r7, sp, #0
200010a6:	4603      	mov	r3, r0
200010a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200010aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200010ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200010b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200010b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200010ba:	88f9      	ldrh	r1, [r7, #6]
200010bc:	f001 011f 	and.w	r1, r1, #31
200010c0:	f04f 0001 	mov.w	r0, #1
200010c4:	fa00 f101 	lsl.w	r1, r0, r1
200010c8:	f102 0260 	add.w	r2, r2, #96	; 0x60
200010cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200010d0:	f107 070c 	add.w	r7, r7, #12
200010d4:	46bd      	mov	sp, r7
200010d6:	bc80      	pop	{r7}
200010d8:	4770      	bx	lr
200010da:	bf00      	nop

200010dc <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
200010dc:	b580      	push	{r7, lr}
200010de:	b082      	sub	sp, #8
200010e0:	af00      	add	r7, sp, #0
200010e2:	4603      	mov	r3, r0
200010e4:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
200010e6:	f04f 0014 	mov.w	r0, #20
200010ea:	f7ff ffbb 	bl	20001064 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
200010ee:	f242 0300 	movw	r3, #8192	; 0x2000
200010f2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200010f6:	f242 0200 	movw	r2, #8192	; 0x2000
200010fa:	f2ce 0204 	movt	r2, #57348	; 0xe004
200010fe:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001100:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20001104:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001106:	f245 0300 	movw	r3, #20480	; 0x5000
2000110a:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000110e:	f04f 0200 	mov.w	r2, #0
20001112:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20001114:	f240 0300 	movw	r3, #0
20001118:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000111c:	f04f 0200 	mov.w	r2, #0
20001120:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20001124:	f240 0300 	movw	r3, #0
20001128:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000112c:	f04f 0200 	mov.w	r2, #0
20001130:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001134:	f240 0300 	movw	r3, #0
20001138:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000113c:	79fa      	ldrb	r2, [r7, #7]
2000113e:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20001142:	f245 0300 	movw	r3, #20480	; 0x5000
20001146:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000114a:	f04f 0201 	mov.w	r2, #1
2000114e:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
20001150:	f04f 0014 	mov.w	r0, #20
20001154:	f7ff ffa4 	bl	200010a0 <NVIC_ClearPendingIRQ>
}
20001158:	f107 0708 	add.w	r7, r7, #8
2000115c:	46bd      	mov	sp, r7
2000115e:	bd80      	pop	{r7, pc}

20001160 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20001160:	b480      	push	{r7}
20001162:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20001164:	f240 0300 	movw	r3, #0
20001168:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000116c:	f04f 0201 	mov.w	r2, #1
20001170:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20001174:	46bd      	mov	sp, r7
20001176:	bc80      	pop	{r7}
20001178:	4770      	bx	lr
2000117a:	bf00      	nop

2000117c <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
2000117c:	b480      	push	{r7}
2000117e:	b083      	sub	sp, #12
20001180:	af00      	add	r7, sp, #0
20001182:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
20001184:	f245 0300 	movw	r3, #20480	; 0x5000
20001188:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000118c:	687a      	ldr	r2, [r7, #4]
2000118e:	609a      	str	r2, [r3, #8]
}
20001190:	f107 070c 	add.w	r7, r7, #12
20001194:	46bd      	mov	sp, r7
20001196:	bc80      	pop	{r7}
20001198:	4770      	bx	lr
2000119a:	bf00      	nop

2000119c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
2000119c:	b580      	push	{r7, lr}
2000119e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
200011a0:	f240 0300 	movw	r3, #0
200011a4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200011a8:	f04f 0201 	mov.w	r2, #1
200011ac:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
200011b0:	f04f 0014 	mov.w	r0, #20
200011b4:	f7ff ff3a 	bl	2000102c <NVIC_EnableIRQ>
}
200011b8:	bd80      	pop	{r7, pc}
200011ba:	bf00      	nop

200011bc <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
200011bc:	b480      	push	{r7}
200011be:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
200011c0:	f245 0300 	movw	r3, #20480	; 0x5000
200011c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
200011c8:	f04f 0201 	mov.w	r2, #1
200011cc:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
200011ce:	f3bf 8f4f 	dsb	sy
}
200011d2:	46bd      	mov	sp, r7
200011d4:	bc80      	pop	{r7}
200011d6:	4770      	bx	lr

200011d8 <shift_recieve_union>:

/* *
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
200011d8:	b480      	push	{r7}
200011da:	b083      	sub	sp, #12
200011dc:	af00      	add	r7, sp, #0
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
200011de:	f04f 0300 	mov.w	r3, #0
200011e2:	607b      	str	r3, [r7, #4]
200011e4:	e011      	b.n	2000120a <shift_recieve_union+0x32>
		receive_buf.u8[i] = receive_buf.u8[i+1];
200011e6:	687a      	ldr	r2, [r7, #4]
200011e8:	687b      	ldr	r3, [r7, #4]
200011ea:	f103 0101 	add.w	r1, r3, #1
200011ee:	f24b 13e4 	movw	r3, #45540	; 0xb1e4
200011f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f6:	5c59      	ldrb	r1, [r3, r1]
200011f8:	f24b 13e4 	movw	r3, #45540	; 0xb1e4
200011fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001200:	5499      	strb	r1, [r3, r2]
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
20001202:	687b      	ldr	r3, [r7, #4]
20001204:	f103 0301 	add.w	r3, r3, #1
20001208:	607b      	str	r3, [r7, #4]
2000120a:	687b      	ldr	r3, [r7, #4]
2000120c:	2b62      	cmp	r3, #98	; 0x62
2000120e:	d9ea      	bls.n	200011e6 <shift_recieve_union+0xe>
		receive_buf.u8[i] = receive_buf.u8[i+1];
	}
}
20001210:	f107 070c 	add.w	r7, r7, #12
20001214:	46bd      	mov	sp, r7
20001216:	bc80      	pop	{r7}
20001218:	4770      	bx	lr
2000121a:	bf00      	nop

2000121c <pixy_read_multiple>:

/* *
 * used to properly assign the data read into the i2c buffer to
 * the globally accessible pixy-data data structure
 * */
void pixy_read_multiple( void ){
2000121c:	b580      	push	{r7, lr}
2000121e:	b084      	sub	sp, #16
20001220:	af00      	add	r7, sp, #0
	int obj_index, buff_index;
	int i;


	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
20001222:	f04f 0300 	mov.w	r3, #0
20001226:	60fb      	str	r3, [r7, #12]
20001228:	e00c      	b.n	20001244 <pixy_read_multiple+0x28>
		if (receive_buf.u16[i] != 0){
2000122a:	68fa      	ldr	r2, [r7, #12]
2000122c:	f24b 13e4 	movw	r3, #45540	; 0xb1e4
20001230:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001234:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20001238:	2b00      	cmp	r3, #0
2000123a:	d107      	bne.n	2000124c <pixy_read_multiple+0x30>
	int obj_index, buff_index;
	int i;


	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
2000123c:	68fb      	ldr	r3, [r7, #12]
2000123e:	f103 0301 	add.w	r3, r3, #1
20001242:	60fb      	str	r3, [r7, #12]
20001244:	68fb      	ldr	r3, [r7, #12]
20001246:	2b31      	cmp	r3, #49	; 0x31
20001248:	ddef      	ble.n	2000122a <pixy_read_multiple+0xe>
2000124a:	e000      	b.n	2000124e <pixy_read_multiple+0x32>
		if (receive_buf.u16[i] != 0){
			break;
2000124c:	bf00      	nop
		}
	}

	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }
2000124e:	f24b 13e4 	movw	r3, #45540	; 0xb1e4
20001252:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001256:	781b      	ldrb	r3, [r3, #0]
20001258:	2b00      	cmp	r3, #0
2000125a:	d101      	bne.n	20001260 <pixy_read_multiple+0x44>
2000125c:	f7ff ffbc 	bl	200011d8 <shift_recieve_union>

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
20001260:	f24b 13e4 	movw	r3, #45540	; 0xb1e4
20001264:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001268:	881a      	ldrh	r2, [r3, #0]
2000126a:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000126e:	429a      	cmp	r2, r3
20001270:	d108      	bne.n	20001284 <pixy_read_multiple+0x68>
20001272:	f24b 13e4 	movw	r3, #45540	; 0xb1e4
20001276:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000127a:	885a      	ldrh	r2, [r3, #2]
2000127c:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001280:	429a      	cmp	r2, r3
20001282:	d002      	beq.n	2000128a <pixy_read_multiple+0x6e>
20001284:	68fb      	ldr	r3, [r7, #12]
20001286:	2b31      	cmp	r3, #49	; 0x31
20001288:	dd5a      	ble.n	20001340 <pixy_read_multiple+0x124>
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
2000128a:	f04f 0300 	mov.w	r3, #0
2000128e:	607b      	str	r3, [r7, #4]
20001290:	e04b      	b.n	2000132a <pixy_read_multiple+0x10e>
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
20001292:	f04f 0300 	mov.w	r3, #0
20001296:	60bb      	str	r3, [r7, #8]
20001298:	e02b      	b.n	200012f2 <pixy_read_multiple+0xd6>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
2000129a:	6879      	ldr	r1, [r7, #4]
2000129c:	f8d7 c008 	ldr.w	ip, [r7, #8]
200012a0:	687a      	ldr	r2, [r7, #4]
200012a2:	4613      	mov	r3, r2
200012a4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200012a8:	ebc2 0303 	rsb	r3, r2, r3
200012ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
200012b0:	ea4f 72d3 	mov.w	r2, r3, lsr #31
200012b4:	4413      	add	r3, r2
200012b6:	ea4f 0363 	mov.w	r3, r3, asr #1
200012ba:	461a      	mov	r2, r3
200012bc:	68bb      	ldr	r3, [r7, #8]
200012be:	4413      	add	r3, r2
200012c0:	f103 0201 	add.w	r2, r3, #1
200012c4:	f24b 13e4 	movw	r3, #45540	; 0xb1e4
200012c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012cc:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
200012d0:	f24b 12b8 	movw	r2, #45496	; 0xb1b8
200012d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200012d8:	460b      	mov	r3, r1
200012da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200012de:	ebc1 0303 	rsb	r3, r1, r3
200012e2:	4463      	add	r3, ip
200012e4:	4601      	mov	r1, r0
200012e6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
200012ea:	68bb      	ldr	r3, [r7, #8]
200012ec:	f103 0301 	add.w	r3, r3, #1
200012f0:	60bb      	str	r3, [r7, #8]
200012f2:	68bb      	ldr	r3, [r7, #8]
200012f4:	2b06      	cmp	r3, #6
200012f6:	ddd0      	ble.n	2000129a <pixy_read_multiple+0x7e>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
		}
		printf("id: %x\n\r",pixy_data[obj_index].o.id );
200012f8:	6879      	ldr	r1, [r7, #4]
200012fa:	f24b 12b8 	movw	r2, #45496	; 0xb1b8
200012fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001302:	460b      	mov	r3, r1
20001304:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001308:	ebc1 0303 	rsb	r3, r1, r3
2000130c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001310:	4413      	add	r3, r2
20001312:	889b      	ldrh	r3, [r3, #4]
20001314:	f24a 60b4 	movw	r0, #42676	; 0xa6b4
20001318:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000131c:	4619      	mov	r1, r3
2000131e:	f003 fc09 	bl	20004b34 <printf>
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
20001322:	687b      	ldr	r3, [r7, #4]
20001324:	f103 0301 	add.w	r3, r3, #1
20001328:	607b      	str	r3, [r7, #4]
2000132a:	687b      	ldr	r3, [r7, #4]
2000132c:	2b02      	cmp	r3, #2
2000132e:	ddb0      	ble.n	20001292 <pixy_read_multiple+0x76>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
		}
		printf("id: %x\n\r",pixy_data[obj_index].o.id );
	}

	update_pixy_data_flag = 0;
20001330:	f24b 13a4 	movw	r3, #45476	; 0xb1a4
20001334:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001338:	f04f 0200 	mov.w	r2, #0
2000133c:	601a      	str	r2, [r3, #0]
2000133e:	e000      	b.n	20001342 <pixy_read_multiple+0x126>
	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
20001340:	bf00      	nop
		}
		printf("id: %x\n\r",pixy_data[obj_index].o.id );
	}

	update_pixy_data_flag = 0;
}
20001342:	f107 0710 	add.w	r7, r7, #16
20001346:	46bd      	mov	sp, r7
20001348:	bd80      	pop	{r7, pc}
2000134a:	bf00      	nop

2000134c <process_pixy_i2c>:


/* *
 * update the global union holding the pixy data
 * */
void process_pixy_i2c( void ){
2000134c:	b580      	push	{r7, lr}
2000134e:	af00      	add	r7, sp, #0
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
20001350:	f24b 300c 	movw	r0, #45836	; 0xb30c
20001354:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001358:	f000 fe9e 	bl	20002098 <MSS_I2C_get_status>
2000135c:	4603      	mov	r3, r0
2000135e:	2b00      	cmp	r3, #0
20001360:	d002      	beq.n	20001368 <process_pixy_i2c+0x1c>
20001362:	2b01      	cmp	r3, #1
20001364:	d019      	beq.n	2000139a <process_pixy_i2c+0x4e>
20001366:	e009      	b.n	2000137c <process_pixy_i2c+0x30>
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
20001368:	f24b 13a4 	movw	r3, #45476	; 0xb1a4
2000136c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001370:	681b      	ldr	r3, [r3, #0]
20001372:	2b00      	cmp	r3, #0
20001374:	d013      	beq.n	2000139e <process_pixy_i2c+0x52>
				pixy_read_multiple();
20001376:	f7ff ff51 	bl	2000121c <pixy_read_multiple>
			}
			break;
2000137a:	e011      	b.n	200013a0 <process_pixy_i2c+0x54>
		case MSS_I2C_IN_PROGRESS:
			break;
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
2000137c:	f24b 300c 	movw	r0, #45836	; 0xb30c
20001380:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001384:	f000 fe88 	bl	20002098 <MSS_I2C_get_status>
20001388:	4603      	mov	r3, r0
2000138a:	f24a 60c0 	movw	r0, #42688	; 0xa6c0
2000138e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001392:	4619      	mov	r1, r3
20001394:	f003 fbce 	bl	20004b34 <printf>
20001398:	e002      	b.n	200013a0 <process_pixy_i2c+0x54>
			if (update_pixy_data_flag){
				pixy_read_multiple();
			}
			break;
		case MSS_I2C_IN_PROGRESS:
			break;
2000139a:	bf00      	nop
2000139c:	e000      	b.n	200013a0 <process_pixy_i2c+0x54>
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
				pixy_read_multiple();
			}
			break;
2000139e:	bf00      	nop
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
	}//switch
}
200013a0:	bd80      	pop	{r7, pc}
200013a2:	bf00      	nop

200013a4 <init_ideal_pixy_dots>:

/* *
 * The desired follower bot's relative x-coordinate
 * */
void init_ideal_pixy_dots( void ){
200013a4:	b480      	push	{r7}
200013a6:	af00      	add	r7, sp, #0
	pixy_ideal_green.o.sync = 0;
200013a8:	f24b 13a8 	movw	r3, #45480	; 0xb1a8
200013ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b0:	f04f 0200 	mov.w	r2, #0
200013b4:	801a      	strh	r2, [r3, #0]
	pixy_ideal_green.o.crc = 0;
200013b6:	f24b 13a8 	movw	r3, #45480	; 0xb1a8
200013ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013be:	f04f 0200 	mov.w	r2, #0
200013c2:	805a      	strh	r2, [r3, #2]

	pixy_ideal_green.o.id = 2;
200013c4:	f24b 13a8 	movw	r3, #45480	; 0xb1a8
200013c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013cc:	f04f 0202 	mov.w	r2, #2
200013d0:	809a      	strh	r2, [r3, #4]

	pixy_ideal_green.o.x = 200;
200013d2:	f24b 13a8 	movw	r3, #45480	; 0xb1a8
200013d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013da:	f04f 02c8 	mov.w	r2, #200	; 0xc8
200013de:	80da      	strh	r2, [r3, #6]
	pixy_ideal_green.o.y = 67;
200013e0:	f24b 13a8 	movw	r3, #45480	; 0xb1a8
200013e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013e8:	f04f 0243 	mov.w	r2, #67	; 0x43
200013ec:	811a      	strh	r2, [r3, #8]

	pixy_ideal_green.o.width = 25;
200013ee:	f24b 13a8 	movw	r3, #45480	; 0xb1a8
200013f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013f6:	f04f 0219 	mov.w	r2, #25
200013fa:	815a      	strh	r2, [r3, #10]
	pixy_ideal_green.o.height = 24;
200013fc:	f24b 13a8 	movw	r3, #45480	; 0xb1a8
20001400:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001404:	f04f 0218 	mov.w	r2, #24
20001408:	819a      	strh	r2, [r3, #12]
}
2000140a:	46bd      	mov	sp, r7
2000140c:	bc80      	pop	{r7}
2000140e:	4770      	bx	lr

20001410 <pixy_x_err>:

/* *
 * returns the magnitude and direction of the follower
 * bot's x-coordinate offset
 * */
int pixy_x_err( unsigned int *mag, unsigned int *dir){
20001410:	b480      	push	{r7}
20001412:	b085      	sub	sp, #20
20001414:	af00      	add	r7, sp, #0
20001416:	6078      	str	r0, [r7, #4]
20001418:	6039      	str	r1, [r7, #0]
	int obj_index;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
2000141a:	f04f 0300 	mov.w	r3, #0
2000141e:	60bb      	str	r3, [r7, #8]
20001420:	e013      	b.n	2000144a <pixy_x_err+0x3a>
		if (pixy_data[obj_index].o.id == 2){
20001422:	68b9      	ldr	r1, [r7, #8]
20001424:	f24b 12b8 	movw	r2, #45496	; 0xb1b8
20001428:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000142c:	460b      	mov	r3, r1
2000142e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001432:	ebc1 0303 	rsb	r3, r1, r3
20001436:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000143a:	4413      	add	r3, r2
2000143c:	889b      	ldrh	r3, [r3, #4]
2000143e:	2b02      	cmp	r3, #2
20001440:	d007      	beq.n	20001452 <pixy_x_err+0x42>
 * */
int pixy_x_err( unsigned int *mag, unsigned int *dir){
	int obj_index;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
20001442:	68bb      	ldr	r3, [r7, #8]
20001444:	f103 0301 	add.w	r3, r3, #1
20001448:	60bb      	str	r3, [r7, #8]
2000144a:	68bb      	ldr	r3, [r7, #8]
2000144c:	2b02      	cmp	r3, #2
2000144e:	dde8      	ble.n	20001422 <pixy_x_err+0x12>
20001450:	e000      	b.n	20001454 <pixy_x_err+0x44>
		if (pixy_data[obj_index].o.id == 2){
			break;
20001452:	bf00      	nop
		}
	}
//	printf("obj_index: %x\n\r",obj_index);
	//return if no object was found
	if(obj_index == PIXY_OBJECT_COUNT){
20001454:	68bb      	ldr	r3, [r7, #8]
20001456:	2b03      	cmp	r3, #3
20001458:	d10a      	bne.n	20001470 <pixy_x_err+0x60>
		*mag = 0;
2000145a:	687b      	ldr	r3, [r7, #4]
2000145c:	f04f 0200 	mov.w	r2, #0
20001460:	601a      	str	r2, [r3, #0]
		*dir = 0;
20001462:	683b      	ldr	r3, [r7, #0]
20001464:	f04f 0200 	mov.w	r2, #0
20001468:	601a      	str	r2, [r3, #0]
		return 1;
2000146a:	f04f 0301 	mov.w	r3, #1
2000146e:	e03a      	b.n	200014e6 <pixy_x_err+0xd6>
	}

	int err = pixy_ideal_green.o.x - pixy_data[obj_index].o.x;
20001470:	f24b 13a8 	movw	r3, #45480	; 0xb1a8
20001474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001478:	88db      	ldrh	r3, [r3, #6]
2000147a:	4618      	mov	r0, r3
2000147c:	68b9      	ldr	r1, [r7, #8]
2000147e:	f24b 12b8 	movw	r2, #45496	; 0xb1b8
20001482:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001486:	460b      	mov	r3, r1
20001488:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000148c:	ebc1 0303 	rsb	r3, r1, r3
20001490:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001494:	4413      	add	r3, r2
20001496:	88db      	ldrh	r3, [r3, #6]
20001498:	ebc3 0300 	rsb	r3, r3, r0
2000149c:	60fb      	str	r3, [r7, #12]

	if(err < -5){
2000149e:	68fb      	ldr	r3, [r7, #12]
200014a0:	f113 0f05 	cmn.w	r3, #5
200014a4:	da0a      	bge.n	200014bc <pixy_x_err+0xac>
		*mag = -err;
200014a6:	68fb      	ldr	r3, [r7, #12]
200014a8:	f1c3 0300 	rsb	r3, r3, #0
200014ac:	461a      	mov	r2, r3
200014ae:	687b      	ldr	r3, [r7, #4]
200014b0:	601a      	str	r2, [r3, #0]
		*dir = 2;
200014b2:	683b      	ldr	r3, [r7, #0]
200014b4:	f04f 0202 	mov.w	r2, #2
200014b8:	601a      	str	r2, [r3, #0]
200014ba:	e012      	b.n	200014e2 <pixy_x_err+0xd2>
	}
	else if (err > 5){
200014bc:	68fb      	ldr	r3, [r7, #12]
200014be:	2b05      	cmp	r3, #5
200014c0:	dd07      	ble.n	200014d2 <pixy_x_err+0xc2>
		*mag = err;
200014c2:	68fa      	ldr	r2, [r7, #12]
200014c4:	687b      	ldr	r3, [r7, #4]
200014c6:	601a      	str	r2, [r3, #0]
		*dir = 1;
200014c8:	683b      	ldr	r3, [r7, #0]
200014ca:	f04f 0201 	mov.w	r2, #1
200014ce:	601a      	str	r2, [r3, #0]
200014d0:	e007      	b.n	200014e2 <pixy_x_err+0xd2>
	}
	else{
		*dir = 0;
200014d2:	683b      	ldr	r3, [r7, #0]
200014d4:	f04f 0200 	mov.w	r2, #0
200014d8:	601a      	str	r2, [r3, #0]
		*mag = 0;
200014da:	687b      	ldr	r3, [r7, #4]
200014dc:	f04f 0200 	mov.w	r2, #0
200014e0:	601a      	str	r2, [r3, #0]
	}
	return 1;
200014e2:	f04f 0301 	mov.w	r3, #1
}
200014e6:	4618      	mov	r0, r3
200014e8:	f107 0714 	add.w	r7, r7, #20
200014ec:	46bd      	mov	sp, r7
200014ee:	bc80      	pop	{r7}
200014f0:	4770      	bx	lr
200014f2:	bf00      	nop

200014f4 <start_hardware_cont_timer>:

/* *
 * setup a continuous hardware timer with interrupt that reads
 * */
void start_hardware_cont_timer( void ){
200014f4:	b580      	push	{r7, lr}
200014f6:	af00      	add	r7, sp, #0
	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
200014f8:	f04f 0000 	mov.w	r0, #0
200014fc:	f7ff fdee 	bl	200010dc <MSS_TIM1_init>
	MSS_TIM1_load_background(PIXY_READ_PERIOD);
20001500:	f248 4080 	movw	r0, #33920	; 0x8480
20001504:	f2c0 001e 	movt	r0, #30
20001508:	f7ff fe38 	bl	2000117c <MSS_TIM1_load_background>
	MSS_TIM1_start();
2000150c:	f7ff fe28 	bl	20001160 <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
20001510:	f7ff fe44 	bl	2000119c <MSS_TIM1_enable_irq>
}
20001514:	bd80      	pop	{r7, pc}
20001516:	bf00      	nop

20001518 <Timer1_IRQHandler>:

/* *
 * hardware timer down counting at 100MHz
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
20001518:	b580      	push	{r7, lr}
2000151a:	b082      	sub	sp, #8
2000151c:	af02      	add	r7, sp, #8
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
2000151e:	f04f 0300 	mov.w	r3, #0
20001522:	9300      	str	r3, [sp, #0]
20001524:	f24b 300c 	movw	r0, #45836	; 0xb30c
20001528:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000152c:	f04f 0154 	mov.w	r1, #84	; 0x54
20001530:	f24b 12e4 	movw	r2, #45540	; 0xb1e4
20001534:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001538:	f04f 033a 	mov.w	r3, #58	; 0x3a
2000153c:	f001 fb04 	bl	20002b48 <MSS_I2C_read>
	MSS_TIM1_clear_irq();
20001540:	f7ff fe3c 	bl	200011bc <MSS_TIM1_clear_irq>
	update_pixy_data_flag = 1;
20001544:	f24b 13a4 	movw	r3, #45476	; 0xb1a4
20001548:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000154c:	f04f 0201 	mov.w	r2, #1
20001550:	601a      	str	r2, [r3, #0]
}
20001552:	46bd      	mov	sp, r7
20001554:	bd80      	pop	{r7, pc}
20001556:	bf00      	nop

20001558 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
20001558:	f04f 30ff 	mov.w	r0, #4294967295
2000155c:	4770      	bx	lr
2000155e:	bf00      	nop

20001560 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
20001560:	e7fe      	b.n	20001560 <_exit>
20001562:	bf00      	nop

20001564 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001564:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20001568:	604b      	str	r3, [r1, #4]
    return 0;
}
2000156a:	f04f 0000 	mov.w	r0, #0
2000156e:	4770      	bx	lr

20001570 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
20001570:	f04f 0001 	mov.w	r0, #1
20001574:	4770      	bx	lr
20001576:	bf00      	nop

20001578 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
20001578:	f04f 0001 	mov.w	r0, #1
2000157c:	4770      	bx	lr
2000157e:	bf00      	nop

20001580 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
20001580:	f04f 0000 	mov.w	r0, #0
20001584:	4770      	bx	lr
20001586:	bf00      	nop

20001588 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
20001588:	f04f 30ff 	mov.w	r0, #4294967295
2000158c:	4770      	bx	lr
2000158e:	bf00      	nop

20001590 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
20001590:	f04f 0000 	mov.w	r0, #0
20001594:	4770      	bx	lr
20001596:	bf00      	nop

20001598 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001598:	f44f 5300 	mov.w	r3, #8192	; 0x2000
2000159c:	604b      	str	r3, [r1, #4]
    return 0;
}
2000159e:	f04f 0000 	mov.w	r0, #0
200015a2:	4770      	bx	lr

200015a4 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
200015a4:	f04f 30ff 	mov.w	r0, #4294967295
200015a8:	4770      	bx	lr
200015aa:	bf00      	nop

200015ac <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
200015ac:	b508      	push	{r3, lr}
    errno = ECHILD;
200015ae:	f003 fa29 	bl	20004a04 <__errno>
200015b2:	f04f 030a 	mov.w	r3, #10
200015b6:	6003      	str	r3, [r0, #0]
    return -1;
}
200015b8:	f04f 30ff 	mov.w	r0, #4294967295
200015bc:	bd08      	pop	{r3, pc}
200015be:	bf00      	nop

200015c0 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
200015c0:	b508      	push	{r3, lr}
    errno = ENOENT;
200015c2:	f003 fa1f 	bl	20004a04 <__errno>
200015c6:	f04f 0302 	mov.w	r3, #2
200015ca:	6003      	str	r3, [r0, #0]
    return -1;
}
200015cc:	f04f 30ff 	mov.w	r0, #4294967295
200015d0:	bd08      	pop	{r3, pc}
200015d2:	bf00      	nop

200015d4 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
200015d4:	b508      	push	{r3, lr}
    errno = EMLINK;
200015d6:	f003 fa15 	bl	20004a04 <__errno>
200015da:	f04f 031f 	mov.w	r3, #31
200015de:	6003      	str	r3, [r0, #0]
    return -1;
}
200015e0:	f04f 30ff 	mov.w	r0, #4294967295
200015e4:	bd08      	pop	{r3, pc}
200015e6:	bf00      	nop

200015e8 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
200015e8:	b508      	push	{r3, lr}
    errno = EINVAL;
200015ea:	f003 fa0b 	bl	20004a04 <__errno>
200015ee:	f04f 0316 	mov.w	r3, #22
200015f2:	6003      	str	r3, [r0, #0]
    return -1;
}
200015f4:	f04f 30ff 	mov.w	r0, #4294967295
200015f8:	bd08      	pop	{r3, pc}
200015fa:	bf00      	nop

200015fc <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
200015fc:	b508      	push	{r3, lr}
    errno = EAGAIN;
200015fe:	f003 fa01 	bl	20004a04 <__errno>
20001602:	f04f 030b 	mov.w	r3, #11
20001606:	6003      	str	r3, [r0, #0]
    return -1;
}
20001608:	f04f 30ff 	mov.w	r0, #4294967295
2000160c:	bd08      	pop	{r3, pc}
2000160e:	bf00      	nop

20001610 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
20001610:	b508      	push	{r3, lr}
    errno = ENOMEM;
20001612:	f003 f9f7 	bl	20004a04 <__errno>
20001616:	f04f 030c 	mov.w	r3, #12
2000161a:	6003      	str	r3, [r0, #0]
    return -1;
}
2000161c:	f04f 30ff 	mov.w	r0, #4294967295
20001620:	bd08      	pop	{r3, pc}
20001622:	bf00      	nop

20001624 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001624:	b538      	push	{r3, r4, r5, lr}
20001626:	4615      	mov	r5, r2
20001628:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000162a:	f24b 03c4 	movw	r3, #45252	; 0xb0c4
2000162e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001632:	681b      	ldr	r3, [r3, #0]
20001634:	b983      	cbnz	r3, 20001658 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001636:	f24b 2070 	movw	r0, #45680	; 0xb270
2000163a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000163e:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001642:	f04f 0203 	mov.w	r2, #3
20001646:	f000 fc7f 	bl	20001f48 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
2000164a:	f24b 03c4 	movw	r3, #45252	; 0xb0c4
2000164e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001652:	f04f 0201 	mov.w	r2, #1
20001656:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001658:	f24b 2070 	movw	r0, #45680	; 0xb270
2000165c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001660:	4629      	mov	r1, r5
20001662:	4622      	mov	r2, r4
20001664:	f000 f834 	bl	200016d0 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001668:	4620      	mov	r0, r4
2000166a:	bd38      	pop	{r3, r4, r5, pc}

2000166c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
2000166c:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
2000166e:	f24b 03c4 	movw	r3, #45252	; 0xb0c4
20001672:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001676:	685b      	ldr	r3, [r3, #4]
20001678:	b943      	cbnz	r3, 2000168c <_sbrk+0x20>
    {
      heap_end = &_end;
2000167a:	f24b 03c4 	movw	r3, #45252	; 0xb0c4
2000167e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001682:	f24b 3288 	movw	r2, #45960	; 0xb388
20001686:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000168a:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
2000168c:	f24b 03c4 	movw	r3, #45252	; 0xb0c4
20001690:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001694:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001696:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
2000169a:	4410      	add	r0, r2
2000169c:	4283      	cmp	r3, r0
2000169e:	d20f      	bcs.n	200016c0 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200016a0:	f04f 0000 	mov.w	r0, #0
200016a4:	f04f 0101 	mov.w	r1, #1
200016a8:	f24a 62e0 	movw	r2, #42720	; 0xa6e0
200016ac:	f2c2 0200 	movt	r2, #8192	; 0x2000
200016b0:	f04f 0319 	mov.w	r3, #25
200016b4:	f7ff ffb6 	bl	20001624 <_write_r>
      _exit (1);
200016b8:	f04f 0001 	mov.w	r0, #1
200016bc:	f7ff ff50 	bl	20001560 <_exit>
    }
  
    heap_end += incr;
200016c0:	f24b 03c4 	movw	r3, #45252	; 0xb0c4
200016c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016c8:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
200016ca:	4610      	mov	r0, r2
200016cc:	bd08      	pop	{r3, pc}
200016ce:	bf00      	nop

200016d0 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200016d0:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200016d4:	f24b 2370 	movw	r3, #45680	; 0xb270
200016d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016dc:	4298      	cmp	r0, r3
200016de:	d006      	beq.n	200016ee <MSS_UART_polled_tx+0x1e>
200016e0:	f24b 2348 	movw	r3, #45640	; 0xb248
200016e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016e8:	4298      	cmp	r0, r3
200016ea:	d000      	beq.n	200016ee <MSS_UART_polled_tx+0x1e>
200016ec:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
200016ee:	b901      	cbnz	r1, 200016f2 <MSS_UART_polled_tx+0x22>
200016f0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200016f2:	b902      	cbnz	r2, 200016f6 <MSS_UART_polled_tx+0x26>
200016f4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200016f6:	f24b 2370 	movw	r3, #45680	; 0xb270
200016fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016fe:	4298      	cmp	r0, r3
20001700:	d005      	beq.n	2000170e <MSS_UART_polled_tx+0x3e>
20001702:	f24b 2348 	movw	r3, #45640	; 0xb248
20001706:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000170a:	4298      	cmp	r0, r3
2000170c:	d133      	bne.n	20001776 <MSS_UART_polled_tx+0xa6>
2000170e:	1e13      	subs	r3, r2, #0
20001710:	bf18      	it	ne
20001712:	2301      	movne	r3, #1
20001714:	2900      	cmp	r1, #0
20001716:	bf0c      	ite	eq
20001718:	2300      	moveq	r3, #0
2000171a:	f003 0301 	andne.w	r3, r3, #1
2000171e:	2b00      	cmp	r3, #0
20001720:	d029      	beq.n	20001776 <MSS_UART_polled_tx+0xa6>
20001722:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001726:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001728:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
2000172c:	6803      	ldr	r3, [r0, #0]
2000172e:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
20001730:	f890 c00a 	ldrb.w	ip, [r0, #10]
20001734:	ea43 0c0c 	orr.w	ip, r3, ip
20001738:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
2000173c:	f013 0f20 	tst.w	r3, #32
20001740:	d017      	beq.n	20001772 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001742:	2a0f      	cmp	r2, #15
20001744:	d904      	bls.n	20001750 <MSS_UART_polled_tx+0x80>
20001746:	4656      	mov	r6, sl
20001748:	46bc      	mov	ip, r7
2000174a:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000174c:	440f      	add	r7, r1
2000174e:	e004      	b.n	2000175a <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001750:	b90a      	cbnz	r2, 20001756 <MSS_UART_polled_tx+0x86>
20001752:	4643      	mov	r3, r8
20001754:	e00b      	b.n	2000176e <MSS_UART_polled_tx+0x9e>
20001756:	4616      	mov	r6, r2
20001758:	e7f6      	b.n	20001748 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000175a:	6804      	ldr	r4, [r0, #0]
2000175c:	5cfd      	ldrb	r5, [r7, r3]
2000175e:	7025      	strb	r5, [r4, #0]
20001760:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001764:	f103 0301 	add.w	r3, r3, #1
20001768:	429e      	cmp	r6, r3
2000176a:	d8f6      	bhi.n	2000175a <MSS_UART_polled_tx+0x8a>
2000176c:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
2000176e:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
20001772:	2a00      	cmp	r2, #0
20001774:	d1da      	bne.n	2000172c <MSS_UART_polled_tx+0x5c>
    }
}
20001776:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
2000177a:	4770      	bx	lr

2000177c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
2000177c:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000177e:	f24b 2370 	movw	r3, #45680	; 0xb270
20001782:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001786:	4298      	cmp	r0, r3
20001788:	d006      	beq.n	20001798 <MSS_UART_polled_tx_string+0x1c>
2000178a:	f24b 2348 	movw	r3, #45640	; 0xb248
2000178e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001792:	4298      	cmp	r0, r3
20001794:	d000      	beq.n	20001798 <MSS_UART_polled_tx_string+0x1c>
20001796:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20001798:	b901      	cbnz	r1, 2000179c <MSS_UART_polled_tx_string+0x20>
2000179a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000179c:	f24b 2370 	movw	r3, #45680	; 0xb270
200017a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017a4:	4298      	cmp	r0, r3
200017a6:	d005      	beq.n	200017b4 <MSS_UART_polled_tx_string+0x38>
200017a8:	f24b 2348 	movw	r3, #45640	; 0xb248
200017ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017b0:	4298      	cmp	r0, r3
200017b2:	d128      	bne.n	20001806 <MSS_UART_polled_tx_string+0x8a>
200017b4:	b339      	cbz	r1, 20001806 <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
200017b6:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200017b8:	b32d      	cbz	r5, 20001806 <MSS_UART_polled_tx_string+0x8a>
200017ba:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200017be:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
200017c0:	6804      	ldr	r4, [r0, #0]
200017c2:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
200017c4:	7a82      	ldrb	r2, [r0, #10]
200017c6:	ea43 0202 	orr.w	r2, r3, r2
200017ca:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
200017cc:	f013 0f20 	tst.w	r3, #32
200017d0:	d0f7      	beq.n	200017c2 <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200017d2:	b1c5      	cbz	r5, 20001806 <MSS_UART_polled_tx_string+0x8a>
200017d4:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
200017d6:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
200017da:	6802      	ldr	r2, [r0, #0]
200017dc:	b2ed      	uxtb	r5, r5
200017de:	7015      	strb	r5, [r2, #0]
                ++fill_size;
200017e0:	f103 0301 	add.w	r3, r3, #1
200017e4:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
200017e8:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200017ea:	2b0f      	cmp	r3, #15
200017ec:	bf8c      	ite	hi
200017ee:	2200      	movhi	r2, #0
200017f0:	2201      	movls	r2, #1
200017f2:	2d00      	cmp	r5, #0
200017f4:	bf0c      	ite	eq
200017f6:	2200      	moveq	r2, #0
200017f8:	f002 0201 	andne.w	r2, r2, #1
200017fc:	2a00      	cmp	r2, #0
200017fe:	d1ec      	bne.n	200017da <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001800:	b10d      	cbz	r5, 20001806 <MSS_UART_polled_tx_string+0x8a>
20001802:	46a4      	mov	ip, r4
20001804:	e7dc      	b.n	200017c0 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20001806:	bcf0      	pop	{r4, r5, r6, r7}
20001808:	4770      	bx	lr
2000180a:	bf00      	nop

2000180c <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
2000180c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000180e:	f24b 2370 	movw	r3, #45680	; 0xb270
20001812:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001816:	4298      	cmp	r0, r3
20001818:	d006      	beq.n	20001828 <MSS_UART_irq_tx+0x1c>
2000181a:	f24b 2348 	movw	r3, #45640	; 0xb248
2000181e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001822:	4298      	cmp	r0, r3
20001824:	d000      	beq.n	20001828 <MSS_UART_irq_tx+0x1c>
20001826:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
20001828:	b901      	cbnz	r1, 2000182c <MSS_UART_irq_tx+0x20>
2000182a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
2000182c:	b90a      	cbnz	r2, 20001832 <MSS_UART_irq_tx+0x26>
2000182e:	be00      	bkpt	0x0000
20001830:	e036      	b.n	200018a0 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
20001832:	2900      	cmp	r1, #0
20001834:	d034      	beq.n	200018a0 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
20001836:	f24b 2370 	movw	r3, #45680	; 0xb270
2000183a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000183e:	4298      	cmp	r0, r3
20001840:	d005      	beq.n	2000184e <MSS_UART_irq_tx+0x42>
20001842:	f24b 2348 	movw	r3, #45640	; 0xb248
20001846:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000184a:	4298      	cmp	r0, r3
2000184c:	d128      	bne.n	200018a0 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
2000184e:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
20001850:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
20001852:	f04f 0300 	mov.w	r3, #0
20001856:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001858:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000185a:	b219      	sxth	r1, r3
2000185c:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001860:	f003 031f 	and.w	r3, r3, #31
20001864:	f04f 0201 	mov.w	r2, #1
20001868:	fa02 f403 	lsl.w	r4, r2, r3
2000186c:	f24e 1300 	movw	r3, #57600	; 0xe100
20001870:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001874:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001878:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
2000187c:	f641 21b5 	movw	r1, #6837	; 0x1ab5
20001880:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001884:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
20001886:	6841      	ldr	r1, [r0, #4]
20001888:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000188c:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000188e:	b208      	sxth	r0, r1
20001890:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001894:	f001 011f 	and.w	r1, r1, #31
20001898:	fa02 f201 	lsl.w	r2, r2, r1
2000189c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200018a0:	bc10      	pop	{r4}
200018a2:	4770      	bx	lr

200018a4 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200018a4:	f24b 2370 	movw	r3, #45680	; 0xb270
200018a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018ac:	4298      	cmp	r0, r3
200018ae:	d009      	beq.n	200018c4 <MSS_UART_tx_complete+0x20>
200018b0:	f24b 2348 	movw	r3, #45640	; 0xb248
200018b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018b8:	4298      	cmp	r0, r3
200018ba:	d003      	beq.n	200018c4 <MSS_UART_tx_complete+0x20>
200018bc:	be00      	bkpt	0x0000
200018be:	f04f 0000 	mov.w	r0, #0
200018c2:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200018c4:	6803      	ldr	r3, [r0, #0]
200018c6:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
200018c8:	7a82      	ldrb	r2, [r0, #10]
200018ca:	ea43 0202 	orr.w	r2, r3, r2
200018ce:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
200018d0:	6902      	ldr	r2, [r0, #16]
200018d2:	b112      	cbz	r2, 200018da <MSS_UART_tx_complete+0x36>
200018d4:	f04f 0000 	mov.w	r0, #0
200018d8:	4770      	bx	lr
200018da:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
200018de:	4770      	bx	lr

200018e0 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
200018e0:	b410      	push	{r4}
200018e2:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200018e4:	f24b 2070 	movw	r0, #45680	; 0xb270
200018e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018ec:	4283      	cmp	r3, r0
200018ee:	d006      	beq.n	200018fe <MSS_UART_get_rx+0x1e>
200018f0:	f24b 2048 	movw	r0, #45640	; 0xb248
200018f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018f8:	4283      	cmp	r3, r0
200018fa:	d000      	beq.n	200018fe <MSS_UART_get_rx+0x1e>
200018fc:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
200018fe:	b901      	cbnz	r1, 20001902 <MSS_UART_get_rx+0x22>
20001900:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20001902:	b902      	cbnz	r2, 20001906 <MSS_UART_get_rx+0x26>
20001904:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001906:	f24b 2070 	movw	r0, #45680	; 0xb270
2000190a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000190e:	4283      	cmp	r3, r0
20001910:	d005      	beq.n	2000191e <MSS_UART_get_rx+0x3e>
20001912:	f24b 2048 	movw	r0, #45640	; 0xb248
20001916:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000191a:	4283      	cmp	r3, r0
2000191c:	d12a      	bne.n	20001974 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
2000191e:	1e10      	subs	r0, r2, #0
20001920:	bf18      	it	ne
20001922:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001924:	2900      	cmp	r1, #0
20001926:	bf0c      	ite	eq
20001928:	2400      	moveq	r4, #0
2000192a:	f000 0401 	andne.w	r4, r0, #1
2000192e:	b30c      	cbz	r4, 20001974 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20001930:	681c      	ldr	r4, [r3, #0]
20001932:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20001936:	7a9c      	ldrb	r4, [r3, #10]
20001938:	ea4c 0404 	orr.w	r4, ip, r4
2000193c:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
2000193e:	ea1c 0f00 	tst.w	ip, r0
20001942:	d017      	beq.n	20001974 <MSS_UART_get_rx+0x94>
20001944:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001948:	681c      	ldr	r4, [r3, #0]
2000194a:	f894 c000 	ldrb.w	ip, [r4]
2000194e:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
20001952:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
20001956:	681c      	ldr	r4, [r3, #0]
20001958:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
2000195c:	7a9c      	ldrb	r4, [r3, #10]
2000195e:	ea4c 0404 	orr.w	r4, ip, r4
20001962:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001964:	4282      	cmp	r2, r0
20001966:	bf94      	ite	ls
20001968:	2400      	movls	r4, #0
2000196a:	f00c 0401 	andhi.w	r4, ip, #1
2000196e:	2c00      	cmp	r4, #0
20001970:	d1ea      	bne.n	20001948 <MSS_UART_get_rx+0x68>
20001972:	e001      	b.n	20001978 <MSS_UART_get_rx+0x98>
20001974:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
20001978:	bc10      	pop	{r4}
2000197a:	4770      	bx	lr

2000197c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
2000197c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000197e:	f24b 2370 	movw	r3, #45680	; 0xb270
20001982:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001986:	4298      	cmp	r0, r3
20001988:	d007      	beq.n	2000199a <MSS_UART_enable_irq+0x1e>
2000198a:	f24b 2348 	movw	r3, #45640	; 0xb248
2000198e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001992:	4298      	cmp	r0, r3
20001994:	d001      	beq.n	2000199a <MSS_UART_enable_irq+0x1e>
20001996:	be00      	bkpt	0x0000
20001998:	e022      	b.n	200019e0 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000199a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000199c:	fa0f fc83 	sxth.w	ip, r3
200019a0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
200019a4:	f003 031f 	and.w	r3, r3, #31
200019a8:	f04f 0201 	mov.w	r2, #1
200019ac:	fa02 f403 	lsl.w	r4, r2, r3
200019b0:	f24e 1300 	movw	r3, #57600	; 0xe100
200019b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
200019b8:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
200019bc:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
200019c0:	6804      	ldr	r4, [r0, #0]
200019c2:	f894 c004 	ldrb.w	ip, [r4, #4]
200019c6:	ea41 010c 	orr.w	r1, r1, ip
200019ca:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200019cc:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200019ce:	b208      	sxth	r0, r1
200019d0:	ea4f 1050 	mov.w	r0, r0, lsr #5
200019d4:	f001 011f 	and.w	r1, r1, #31
200019d8:	fa02 f201 	lsl.w	r2, r2, r1
200019dc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200019e0:	bc10      	pop	{r4}
200019e2:	4770      	bx	lr

200019e4 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200019e4:	f24b 2370 	movw	r3, #45680	; 0xb270
200019e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019ec:	4298      	cmp	r0, r3
200019ee:	d007      	beq.n	20001a00 <MSS_UART_disable_irq+0x1c>
200019f0:	f24b 2348 	movw	r3, #45640	; 0xb248
200019f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019f8:	4298      	cmp	r0, r3
200019fa:	d001      	beq.n	20001a00 <MSS_UART_disable_irq+0x1c>
200019fc:	be00      	bkpt	0x0000
200019fe:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
20001a00:	6803      	ldr	r3, [r0, #0]
20001a02:	791a      	ldrb	r2, [r3, #4]
20001a04:	ea22 0201 	bic.w	r2, r2, r1
20001a08:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001a0a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001a0c:	b218      	sxth	r0, r3
20001a0e:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001a12:	f003 031f 	and.w	r3, r3, #31
20001a16:	f04f 0201 	mov.w	r2, #1
20001a1a:	fa02 f203 	lsl.w	r2, r2, r3
20001a1e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001a22:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001a26:	f100 0c60 	add.w	ip, r0, #96	; 0x60
20001a2a:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
20001a2e:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001a30:	bf01      	itttt	eq
20001a32:	f24e 1300 	movweq	r3, #57600	; 0xe100
20001a36:	f2ce 0300 	movteq	r3, #57344	; 0xe000
20001a3a:	3020      	addeq	r0, #32
20001a3c:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
20001a40:	4770      	bx	lr
20001a42:	bf00      	nop

20001a44 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001a44:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a46:	f24b 2370 	movw	r3, #45680	; 0xb270
20001a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a4e:	4298      	cmp	r0, r3
20001a50:	d007      	beq.n	20001a62 <MSS_UART_isr+0x1e>
20001a52:	f24b 2348 	movw	r3, #45640	; 0xb248
20001a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a5a:	4298      	cmp	r0, r3
20001a5c:	d001      	beq.n	20001a62 <MSS_UART_isr+0x1e>
20001a5e:	be00      	bkpt	0x0000
20001a60:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001a62:	6803      	ldr	r3, [r0, #0]
20001a64:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
20001a66:	f003 030f 	and.w	r3, r3, #15
20001a6a:	2b0c      	cmp	r3, #12
20001a6c:	d820      	bhi.n	20001ab0 <MSS_UART_isr+0x6c>
20001a6e:	e8df f003 	tbb	[pc, r3]
20001a72:	1f07      	.short	0x1f07
20001a74:	1f131f0d 	.word	0x1f131f0d
20001a78:	1f1f1f19 	.word	0x1f1f1f19
20001a7c:	1f1f      	.short	0x1f1f
20001a7e:	13          	.byte	0x13
20001a7f:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001a80:	6a43      	ldr	r3, [r0, #36]	; 0x24
20001a82:	b90b      	cbnz	r3, 20001a88 <MSS_UART_isr+0x44>
20001a84:	be00      	bkpt	0x0000
20001a86:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001a88:	4798      	blx	r3
20001a8a:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001a8c:	6a03      	ldr	r3, [r0, #32]
20001a8e:	b90b      	cbnz	r3, 20001a94 <MSS_UART_isr+0x50>
20001a90:	be00      	bkpt	0x0000
20001a92:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
20001a94:	4798      	blx	r3
20001a96:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001a98:	69c3      	ldr	r3, [r0, #28]
20001a9a:	b90b      	cbnz	r3, 20001aa0 <MSS_UART_isr+0x5c>
20001a9c:	be00      	bkpt	0x0000
20001a9e:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
20001aa0:	4798      	blx	r3
20001aa2:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001aa4:	6983      	ldr	r3, [r0, #24]
20001aa6:	b90b      	cbnz	r3, 20001aac <MSS_UART_isr+0x68>
20001aa8:	be00      	bkpt	0x0000
20001aaa:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
20001aac:	4798      	blx	r3
20001aae:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001ab0:	be00      	bkpt	0x0000
20001ab2:	bd08      	pop	{r3, pc}

20001ab4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001ab4:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001ab6:	f24b 2370 	movw	r3, #45680	; 0xb270
20001aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001abe:	4298      	cmp	r0, r3
20001ac0:	d006      	beq.n	20001ad0 <default_tx_handler+0x1c>
20001ac2:	f24b 2348 	movw	r3, #45640	; 0xb248
20001ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aca:	4298      	cmp	r0, r3
20001acc:	d000      	beq.n	20001ad0 <default_tx_handler+0x1c>
20001ace:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001ad0:	68c2      	ldr	r2, [r0, #12]
20001ad2:	b902      	cbnz	r2, 20001ad6 <default_tx_handler+0x22>
20001ad4:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001ad6:	6901      	ldr	r1, [r0, #16]
20001ad8:	b901      	cbnz	r1, 20001adc <default_tx_handler+0x28>
20001ada:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001adc:	f24b 2370 	movw	r3, #45680	; 0xb270
20001ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ae4:	4298      	cmp	r0, r3
20001ae6:	d005      	beq.n	20001af4 <default_tx_handler+0x40>
20001ae8:	f24b 2348 	movw	r3, #45640	; 0xb248
20001aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001af0:	4298      	cmp	r0, r3
20001af2:	d130      	bne.n	20001b56 <default_tx_handler+0xa2>
20001af4:	2a00      	cmp	r2, #0
20001af6:	d02e      	beq.n	20001b56 <default_tx_handler+0xa2>
20001af8:	2900      	cmp	r1, #0
20001afa:	d02c      	beq.n	20001b56 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001afc:	6803      	ldr	r3, [r0, #0]
20001afe:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001b00:	7a82      	ldrb	r2, [r0, #10]
20001b02:	ea43 0202 	orr.w	r2, r3, r2
20001b06:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001b08:	f013 0f20 	tst.w	r3, #32
20001b0c:	d01a      	beq.n	20001b44 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001b0e:	6902      	ldr	r2, [r0, #16]
20001b10:	6943      	ldr	r3, [r0, #20]
20001b12:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001b16:	2b0f      	cmp	r3, #15
20001b18:	d904      	bls.n	20001b24 <default_tx_handler+0x70>
20001b1a:	f04f 0c10 	mov.w	ip, #16
20001b1e:	f04f 0300 	mov.w	r3, #0
20001b22:	e002      	b.n	20001b2a <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001b24:	b173      	cbz	r3, 20001b44 <default_tx_handler+0x90>
20001b26:	469c      	mov	ip, r3
20001b28:	e7f9      	b.n	20001b1e <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001b2a:	6802      	ldr	r2, [r0, #0]
20001b2c:	68c4      	ldr	r4, [r0, #12]
20001b2e:	6941      	ldr	r1, [r0, #20]
20001b30:	5c61      	ldrb	r1, [r4, r1]
20001b32:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
20001b34:	6942      	ldr	r2, [r0, #20]
20001b36:	f102 0201 	add.w	r2, r2, #1
20001b3a:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001b3c:	f103 0301 	add.w	r3, r3, #1
20001b40:	4563      	cmp	r3, ip
20001b42:	d3f2      	bcc.n	20001b2a <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001b44:	6942      	ldr	r2, [r0, #20]
20001b46:	6903      	ldr	r3, [r0, #16]
20001b48:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001b4a:	bf01      	itttt	eq
20001b4c:	2300      	moveq	r3, #0
20001b4e:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001b50:	6842      	ldreq	r2, [r0, #4]
20001b52:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
20001b56:	bc10      	pop	{r4}
20001b58:	4770      	bx	lr
20001b5a:	bf00      	nop

20001b5c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001b5c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b5e:	f24b 2370 	movw	r3, #45680	; 0xb270
20001b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b66:	4298      	cmp	r0, r3
20001b68:	d006      	beq.n	20001b78 <MSS_UART_set_rx_handler+0x1c>
20001b6a:	f24b 2348 	movw	r3, #45640	; 0xb248
20001b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b72:	4298      	cmp	r0, r3
20001b74:	d000      	beq.n	20001b78 <MSS_UART_set_rx_handler+0x1c>
20001b76:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001b78:	b901      	cbnz	r1, 20001b7c <MSS_UART_set_rx_handler+0x20>
20001b7a:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20001b7c:	2ac0      	cmp	r2, #192	; 0xc0
20001b7e:	d900      	bls.n	20001b82 <MSS_UART_set_rx_handler+0x26>
20001b80:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001b82:	f24b 2370 	movw	r3, #45680	; 0xb270
20001b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b8a:	4298      	cmp	r0, r3
20001b8c:	d005      	beq.n	20001b9a <MSS_UART_set_rx_handler+0x3e>
20001b8e:	f24b 2348 	movw	r3, #45640	; 0xb248
20001b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b96:	4298      	cmp	r0, r3
20001b98:	d12f      	bne.n	20001bfa <MSS_UART_set_rx_handler+0x9e>
20001b9a:	2ac0      	cmp	r2, #192	; 0xc0
20001b9c:	bf8c      	ite	hi
20001b9e:	2300      	movhi	r3, #0
20001ba0:	2301      	movls	r3, #1
20001ba2:	2900      	cmp	r1, #0
20001ba4:	bf0c      	ite	eq
20001ba6:	2300      	moveq	r3, #0
20001ba8:	f003 0301 	andne.w	r3, r3, #1
20001bac:	b32b      	cbz	r3, 20001bfa <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20001bae:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20001bb0:	6803      	ldr	r3, [r0, #0]
20001bb2:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
20001bb6:	f042 020a 	orr.w	r2, r2, #10
20001bba:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001bbc:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001bbe:	b219      	sxth	r1, r3
20001bc0:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001bc4:	f003 031f 	and.w	r3, r3, #31
20001bc8:	f04f 0201 	mov.w	r2, #1
20001bcc:	fa02 f403 	lsl.w	r4, r2, r3
20001bd0:	f24e 1300 	movw	r3, #57600	; 0xe100
20001bd4:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001bd8:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001bdc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20001be0:	6841      	ldr	r1, [r0, #4]
20001be2:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001be6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001be8:	b208      	sxth	r0, r1
20001bea:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001bee:	f001 011f 	and.w	r1, r1, #31
20001bf2:	fa02 f201 	lsl.w	r2, r2, r1
20001bf6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001bfa:	bc10      	pop	{r4}
20001bfc:	4770      	bx	lr
20001bfe:	bf00      	nop

20001c00 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001c00:	f24b 2370 	movw	r3, #45680	; 0xb270
20001c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c08:	4298      	cmp	r0, r3
20001c0a:	d007      	beq.n	20001c1c <MSS_UART_set_loopback+0x1c>
20001c0c:	f24b 2348 	movw	r3, #45640	; 0xb248
20001c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c14:	4298      	cmp	r0, r3
20001c16:	d001      	beq.n	20001c1c <MSS_UART_set_loopback+0x1c>
20001c18:	be00      	bkpt	0x0000
20001c1a:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
20001c1c:	b929      	cbnz	r1, 20001c2a <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
20001c1e:	6843      	ldr	r3, [r0, #4]
20001c20:	f04f 0200 	mov.w	r2, #0
20001c24:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001c28:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
20001c2a:	6843      	ldr	r3, [r0, #4]
20001c2c:	f04f 0201 	mov.w	r2, #1
20001c30:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001c34:	4770      	bx	lr
20001c36:	bf00      	nop

20001c38 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001c38:	4668      	mov	r0, sp
20001c3a:	f020 0107 	bic.w	r1, r0, #7
20001c3e:	468d      	mov	sp, r1
20001c40:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
20001c42:	f24b 2070 	movw	r0, #45680	; 0xb270
20001c46:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c4a:	f7ff fefb 	bl	20001a44 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001c4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c56:	f44f 6280 	mov.w	r2, #1024	; 0x400
20001c5a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
20001c5e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001c62:	4685      	mov	sp, r0
20001c64:	4770      	bx	lr
20001c66:	bf00      	nop

20001c68 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001c68:	4668      	mov	r0, sp
20001c6a:	f020 0107 	bic.w	r1, r0, #7
20001c6e:	468d      	mov	sp, r1
20001c70:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
20001c72:	f24b 2048 	movw	r0, #45640	; 0xb248
20001c76:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c7a:	f7ff fee3 	bl	20001a44 <MSS_UART_isr>
20001c7e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c82:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c86:	f44f 6200 	mov.w	r2, #2048	; 0x800
20001c8a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
20001c8e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001c92:	4685      	mov	sp, r0
20001c94:	4770      	bx	lr
20001c96:	bf00      	nop

20001c98 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001c98:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001c9a:	f24b 2370 	movw	r3, #45680	; 0xb270
20001c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ca2:	4298      	cmp	r0, r3
20001ca4:	d006      	beq.n	20001cb4 <MSS_UART_set_rxstatus_handler+0x1c>
20001ca6:	f24b 2348 	movw	r3, #45640	; 0xb248
20001caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cae:	4298      	cmp	r0, r3
20001cb0:	d000      	beq.n	20001cb4 <MSS_UART_set_rxstatus_handler+0x1c>
20001cb2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001cb4:	b901      	cbnz	r1, 20001cb8 <MSS_UART_set_rxstatus_handler+0x20>
20001cb6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001cb8:	f24b 2370 	movw	r3, #45680	; 0xb270
20001cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cc0:	4298      	cmp	r0, r3
20001cc2:	d005      	beq.n	20001cd0 <MSS_UART_set_rxstatus_handler+0x38>
20001cc4:	f24b 2348 	movw	r3, #45640	; 0xb248
20001cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ccc:	4298      	cmp	r0, r3
20001cce:	d120      	bne.n	20001d12 <MSS_UART_set_rxstatus_handler+0x7a>
20001cd0:	b1f9      	cbz	r1, 20001d12 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
20001cd2:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001cd4:	8903      	ldrh	r3, [r0, #8]
20001cd6:	b219      	sxth	r1, r3
20001cd8:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001cdc:	f003 031f 	and.w	r3, r3, #31
20001ce0:	f04f 0201 	mov.w	r2, #1
20001ce4:	fa02 f403 	lsl.w	r4, r2, r3
20001ce8:	f24e 1300 	movw	r3, #57600	; 0xe100
20001cec:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001cf0:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001cf4:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
20001cf8:	6841      	ldr	r1, [r0, #4]
20001cfa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001cfe:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001d00:	b208      	sxth	r0, r1
20001d02:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001d06:	f001 011f 	and.w	r1, r1, #31
20001d0a:	fa02 f201 	lsl.w	r2, r2, r1
20001d0e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001d12:	bc10      	pop	{r4}
20001d14:	4770      	bx	lr
20001d16:	bf00      	nop

20001d18 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001d18:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001d1a:	f24b 2370 	movw	r3, #45680	; 0xb270
20001d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d22:	4298      	cmp	r0, r3
20001d24:	d006      	beq.n	20001d34 <MSS_UART_set_tx_handler+0x1c>
20001d26:	f24b 2348 	movw	r3, #45640	; 0xb248
20001d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d2e:	4298      	cmp	r0, r3
20001d30:	d000      	beq.n	20001d34 <MSS_UART_set_tx_handler+0x1c>
20001d32:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001d34:	b901      	cbnz	r1, 20001d38 <MSS_UART_set_tx_handler+0x20>
20001d36:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001d38:	f24b 2370 	movw	r3, #45680	; 0xb270
20001d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d40:	4298      	cmp	r0, r3
20001d42:	d005      	beq.n	20001d50 <MSS_UART_set_tx_handler+0x38>
20001d44:	f24b 2348 	movw	r3, #45640	; 0xb248
20001d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d4c:	4298      	cmp	r0, r3
20001d4e:	d124      	bne.n	20001d9a <MSS_UART_set_tx_handler+0x82>
20001d50:	b319      	cbz	r1, 20001d9a <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
20001d52:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
20001d54:	f04f 0300 	mov.w	r3, #0
20001d58:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
20001d5a:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001d5c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001d5e:	b219      	sxth	r1, r3
20001d60:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001d64:	f003 031f 	and.w	r3, r3, #31
20001d68:	f04f 0201 	mov.w	r2, #1
20001d6c:	fa02 f403 	lsl.w	r4, r2, r3
20001d70:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d74:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d78:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001d7c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
20001d80:	6841      	ldr	r1, [r0, #4]
20001d82:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001d86:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001d88:	b208      	sxth	r0, r1
20001d8a:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001d8e:	f001 011f 	and.w	r1, r1, #31
20001d92:	fa02 f201 	lsl.w	r2, r2, r1
20001d96:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001d9a:	bc10      	pop	{r4}
20001d9c:	4770      	bx	lr
20001d9e:	bf00      	nop

20001da0 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001da0:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001da2:	f24b 2370 	movw	r3, #45680	; 0xb270
20001da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001daa:	4298      	cmp	r0, r3
20001dac:	d006      	beq.n	20001dbc <MSS_UART_set_modemstatus_handler+0x1c>
20001dae:	f24b 2348 	movw	r3, #45640	; 0xb248
20001db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001db6:	4298      	cmp	r0, r3
20001db8:	d000      	beq.n	20001dbc <MSS_UART_set_modemstatus_handler+0x1c>
20001dba:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001dbc:	b901      	cbnz	r1, 20001dc0 <MSS_UART_set_modemstatus_handler+0x20>
20001dbe:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001dc0:	f24b 2370 	movw	r3, #45680	; 0xb270
20001dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dc8:	4298      	cmp	r0, r3
20001dca:	d005      	beq.n	20001dd8 <MSS_UART_set_modemstatus_handler+0x38>
20001dcc:	f24b 2348 	movw	r3, #45640	; 0xb248
20001dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dd4:	4298      	cmp	r0, r3
20001dd6:	d120      	bne.n	20001e1a <MSS_UART_set_modemstatus_handler+0x7a>
20001dd8:	b1f9      	cbz	r1, 20001e1a <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
20001dda:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001ddc:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001dde:	b219      	sxth	r1, r3
20001de0:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001de4:	f003 031f 	and.w	r3, r3, #31
20001de8:	f04f 0201 	mov.w	r2, #1
20001dec:	fa02 f403 	lsl.w	r4, r2, r3
20001df0:	f24e 1300 	movw	r3, #57600	; 0xe100
20001df4:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001df8:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001dfc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
20001e00:	6841      	ldr	r1, [r0, #4]
20001e02:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001e06:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001e08:	b208      	sxth	r0, r1
20001e0a:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001e0e:	f001 011f 	and.w	r1, r1, #31
20001e12:	fa02 f201 	lsl.w	r2, r2, r1
20001e16:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001e1a:	bc10      	pop	{r4}
20001e1c:	4770      	bx	lr
20001e1e:	bf00      	nop

20001e20 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001e20:	b410      	push	{r4}
20001e22:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001e24:	f24b 2070 	movw	r0, #45680	; 0xb270
20001e28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e2c:	4283      	cmp	r3, r0
20001e2e:	d006      	beq.n	20001e3e <MSS_UART_fill_tx_fifo+0x1e>
20001e30:	f24b 2048 	movw	r0, #45640	; 0xb248
20001e34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e38:	4283      	cmp	r3, r0
20001e3a:	d000      	beq.n	20001e3e <MSS_UART_fill_tx_fifo+0x1e>
20001e3c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
20001e3e:	b901      	cbnz	r1, 20001e42 <MSS_UART_fill_tx_fifo+0x22>
20001e40:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
20001e42:	b902      	cbnz	r2, 20001e46 <MSS_UART_fill_tx_fifo+0x26>
20001e44:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001e46:	f24b 2070 	movw	r0, #45680	; 0xb270
20001e4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e4e:	4283      	cmp	r3, r0
20001e50:	d005      	beq.n	20001e5e <MSS_UART_fill_tx_fifo+0x3e>
20001e52:	f24b 2048 	movw	r0, #45640	; 0xb248
20001e56:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e5a:	4283      	cmp	r3, r0
20001e5c:	d126      	bne.n	20001eac <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
20001e5e:	1e10      	subs	r0, r2, #0
20001e60:	bf18      	it	ne
20001e62:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001e64:	2900      	cmp	r1, #0
20001e66:	bf0c      	ite	eq
20001e68:	2400      	moveq	r4, #0
20001e6a:	f000 0401 	andne.w	r4, r0, #1
20001e6e:	b1ec      	cbz	r4, 20001eac <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
20001e70:	681c      	ldr	r4, [r3, #0]
20001e72:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20001e76:	7a9c      	ldrb	r4, [r3, #10]
20001e78:	ea4c 0404 	orr.w	r4, ip, r4
20001e7c:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
20001e7e:	f01c 0f20 	tst.w	ip, #32
20001e82:	d013      	beq.n	20001eac <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
20001e84:	2a0f      	cmp	r2, #15
20001e86:	d904      	bls.n	20001e92 <MSS_UART_fill_tx_fifo+0x72>
20001e88:	f04f 0410 	mov.w	r4, #16
20001e8c:	f04f 0000 	mov.w	r0, #0
20001e90:	e002      	b.n	20001e98 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001e92:	b158      	cbz	r0, 20001eac <MSS_UART_fill_tx_fifo+0x8c>
20001e94:	4614      	mov	r4, r2
20001e96:	e7f9      	b.n	20001e8c <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
20001e98:	681a      	ldr	r2, [r3, #0]
20001e9a:	f811 c000 	ldrb.w	ip, [r1, r0]
20001e9e:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001ea2:	f100 0001 	add.w	r0, r0, #1
20001ea6:	42a0      	cmp	r0, r4
20001ea8:	d3f6      	bcc.n	20001e98 <MSS_UART_fill_tx_fifo+0x78>
20001eaa:	e001      	b.n	20001eb0 <MSS_UART_fill_tx_fifo+0x90>
20001eac:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
20001eb0:	bc10      	pop	{r4}
20001eb2:	4770      	bx	lr

20001eb4 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
20001eb4:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001eb6:	f24b 2370 	movw	r3, #45680	; 0xb270
20001eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ebe:	4298      	cmp	r0, r3
20001ec0:	d009      	beq.n	20001ed6 <MSS_UART_get_rx_status+0x22>
20001ec2:	f24b 2348 	movw	r3, #45640	; 0xb248
20001ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001eca:	4298      	cmp	r0, r3
20001ecc:	d003      	beq.n	20001ed6 <MSS_UART_get_rx_status+0x22>
20001ece:	be00      	bkpt	0x0000
20001ed0:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001ed4:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
20001ed6:	6813      	ldr	r3, [r2, #0]
20001ed8:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
20001eda:	7a93      	ldrb	r3, [r2, #10]
20001edc:	ea40 0003 	orr.w	r0, r0, r3
20001ee0:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
20001ee4:	f04f 0300 	mov.w	r3, #0
20001ee8:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
20001eea:	4770      	bx	lr

20001eec <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001eec:	f24b 2370 	movw	r3, #45680	; 0xb270
20001ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ef4:	4298      	cmp	r0, r3
20001ef6:	d009      	beq.n	20001f0c <MSS_UART_get_modem_status+0x20>
20001ef8:	f24b 2348 	movw	r3, #45640	; 0xb248
20001efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f00:	4298      	cmp	r0, r3
20001f02:	d003      	beq.n	20001f0c <MSS_UART_get_modem_status+0x20>
20001f04:	be00      	bkpt	0x0000
20001f06:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001f0a:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
20001f0c:	6803      	ldr	r3, [r0, #0]
20001f0e:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
20001f10:	4770      	bx	lr
20001f12:	bf00      	nop

20001f14 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001f14:	f24b 2370 	movw	r3, #45680	; 0xb270
20001f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f1c:	4298      	cmp	r0, r3
20001f1e:	d009      	beq.n	20001f34 <MSS_UART_get_tx_status+0x20>
20001f20:	f24b 2348 	movw	r3, #45640	; 0xb248
20001f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f28:	4298      	cmp	r0, r3
20001f2a:	d003      	beq.n	20001f34 <MSS_UART_get_tx_status+0x20>
20001f2c:	be00      	bkpt	0x0000
20001f2e:	f04f 0000 	mov.w	r0, #0
20001f32:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001f34:	6803      	ldr	r3, [r0, #0]
20001f36:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001f38:	7a82      	ldrb	r2, [r0, #10]
20001f3a:	ea43 0202 	orr.w	r2, r3, r2
20001f3e:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
20001f40:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
20001f44:	4770      	bx	lr
20001f46:	bf00      	nop

20001f48 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001f48:	b570      	push	{r4, r5, r6, lr}
20001f4a:	4604      	mov	r4, r0
20001f4c:	460d      	mov	r5, r1
20001f4e:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001f50:	f24b 2370 	movw	r3, #45680	; 0xb270
20001f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f58:	4298      	cmp	r0, r3
20001f5a:	d006      	beq.n	20001f6a <MSS_UART_init+0x22>
20001f5c:	f24b 2348 	movw	r3, #45640	; 0xb248
20001f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f64:	4298      	cmp	r0, r3
20001f66:	d000      	beq.n	20001f6a <MSS_UART_init+0x22>
20001f68:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001f6a:	b905      	cbnz	r5, 20001f6e <MSS_UART_init+0x26>
20001f6c:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001f6e:	f001 fa8f 	bl	20003490 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001f72:	f24b 2370 	movw	r3, #45680	; 0xb270
20001f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f7a:	429c      	cmp	r4, r3
20001f7c:	d126      	bne.n	20001fcc <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
20001f7e:	f24b 2370 	movw	r3, #45680	; 0xb270
20001f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001f8a:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001f8c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001f90:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001f92:	f04f 020a 	mov.w	r2, #10
20001f96:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001f98:	f64a 3340 	movw	r3, #43840	; 0xab40
20001f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fa0:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001fa2:	f242 0300 	movw	r3, #8192	; 0x2000
20001fa6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001faa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001fac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001fb0:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001fb2:	f24e 1200 	movw	r2, #57600	; 0xe100
20001fb6:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001fba:	f44f 6180 	mov.w	r1, #1024	; 0x400
20001fbe:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001fc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001fc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001fc8:	631a      	str	r2, [r3, #48]	; 0x30
20001fca:	e025      	b.n	20002018 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001fcc:	f240 0300 	movw	r3, #0
20001fd0:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001fd4:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001fd6:	f240 0300 	movw	r3, #0
20001fda:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001fde:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20001fe0:	f04f 030b 	mov.w	r3, #11
20001fe4:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
20001fe6:	f64a 3344 	movw	r3, #43844	; 0xab44
20001fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fee:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001ff0:	f242 0300 	movw	r3, #8192	; 0x2000
20001ff4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001ff8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001ffa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001ffe:	631a      	str	r2, [r3, #48]	; 0x30
20002000:	f24e 1200 	movw	r2, #57600	; 0xe100
20002004:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002008:	f44f 6100 	mov.w	r1, #2048	; 0x800
2000200c:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20002010:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002012:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20002016:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20002018:	6823      	ldr	r3, [r4, #0]
2000201a:	f04f 0200 	mov.w	r2, #0
2000201e:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20002020:	b915      	cbnz	r5, 20002028 <MSS_UART_init+0xe0>
20002022:	f04f 0501 	mov.w	r5, #1
20002026:	e00f      	b.n	20002048 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20002028:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
2000202c:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20002030:	ea4f 1515 	mov.w	r5, r5, lsr #4
20002034:	bf18      	it	ne
20002036:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20002038:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
2000203c:	bf38      	it	cc
2000203e:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20002040:	d302      	bcc.n	20002048 <MSS_UART_init+0x100>
20002042:	be00      	bkpt	0x0000
20002044:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20002048:	6863      	ldr	r3, [r4, #4]
2000204a:	f04f 0201 	mov.w	r2, #1
2000204e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20002052:	6823      	ldr	r3, [r4, #0]
20002054:	ea4f 2215 	mov.w	r2, r5, lsr #8
20002058:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
2000205a:	6823      	ldr	r3, [r4, #0]
2000205c:	b2ed      	uxtb	r5, r5
2000205e:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20002060:	6862      	ldr	r2, [r4, #4]
20002062:	f04f 0300 	mov.w	r3, #0
20002066:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000206a:	6822      	ldr	r2, [r4, #0]
2000206c:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
2000206e:	6822      	ldr	r2, [r4, #0]
20002070:	f04f 010e 	mov.w	r1, #14
20002074:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20002076:	6862      	ldr	r2, [r4, #4]
20002078:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
2000207c:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
2000207e:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
20002080:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20002082:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
20002084:	f641 22b5 	movw	r2, #6837	; 0x1ab5
20002088:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000208c:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
2000208e:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20002090:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20002092:	72a3      	strb	r3, [r4, #10]
}
20002094:	bd70      	pop	{r4, r5, r6, pc}
20002096:	bf00      	nop

20002098 <MSS_I2C_get_status>:
    mss_i2c_instance_t * this_i2c
)
{
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002098:	f24b 2398 	movw	r3, #45720	; 0xb298
2000209c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020a0:	4298      	cmp	r0, r3
200020a2:	d006      	beq.n	200020b2 <MSS_I2C_get_status+0x1a>
200020a4:	f24b 330c 	movw	r3, #45836	; 0xb30c
200020a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020ac:	4298      	cmp	r0, r3
200020ae:	d000      	beq.n	200020b2 <MSS_I2C_get_status+0x1a>
200020b0:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
200020b2:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
    return i2c_status;
}
200020b6:	4770      	bx	lr

200020b8 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
200020b8:	4603      	mov	r3, r0
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200020ba:	f24b 2298 	movw	r2, #45720	; 0xb298
200020be:	f2c2 0200 	movt	r2, #8192	; 0x2000
200020c2:	4290      	cmp	r0, r2
200020c4:	d006      	beq.n	200020d4 <MSS_I2C_wait_complete+0x1c>
200020c6:	f24b 320c 	movw	r2, #45836	; 0xb30c
200020ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
200020ce:	4290      	cmp	r0, r2
200020d0:	d000      	beq.n	200020d4 <MSS_I2C_wait_complete+0x1c>
200020d2:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
200020d4:	6419      	str	r1, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
200020d6:	f893 003c 	ldrb.w	r0, [r3, #60]	; 0x3c
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
200020da:	2801      	cmp	r0, #1
200020dc:	d0fb      	beq.n	200020d6 <MSS_I2C_wait_complete+0x1e>

    return i2c_status;
}
200020de:	4770      	bx	lr

200020e0 <MSS_I2C_system_tick>:
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
200020e0:	6c03      	ldr	r3, [r0, #64]	; 0x40
200020e2:	b17b      	cbz	r3, 20002104 <MSS_I2C_system_tick+0x24>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
200020e4:	428b      	cmp	r3, r1
200020e6:	d903      	bls.n	200020f0 <MSS_I2C_system_tick+0x10>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
200020e8:	ebc1 0303 	rsb	r3, r1, r3
200020ec:	6403      	str	r3, [r0, #64]	; 0x40
200020ee:	4770      	bx	lr
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
200020f0:	f04f 0303 	mov.w	r3, #3
200020f4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
200020f8:	f04f 0300 	mov.w	r3, #0
200020fc:	7203      	strb	r3, [r0, #8]
            this_i2c->is_transaction_pending = 0;
200020fe:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
20002102:	6403      	str	r3, [r0, #64]	; 0x40
20002104:	4770      	bx	lr
20002106:	bf00      	nop

20002108 <MSS_I2C_set_slave_mem_offset_length>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002108:	f24b 2398 	movw	r3, #45720	; 0xb298
2000210c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002110:	4298      	cmp	r0, r3
20002112:	d006      	beq.n	20002122 <MSS_I2C_set_slave_mem_offset_length+0x1a>
20002114:	f24b 330c 	movw	r3, #45836	; 0xb30c
20002118:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000211c:	4298      	cmp	r0, r3
2000211e:	d000      	beq.n	20002122 <MSS_I2C_set_slave_mem_offset_length+0x1a>
20002120:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
20002122:	2902      	cmp	r1, #2
20002124:	d904      	bls.n	20002130 <MSS_I2C_set_slave_mem_offset_length+0x28>
20002126:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
20002128:	f04f 0302 	mov.w	r3, #2
2000212c:	6603      	str	r3, [r0, #96]	; 0x60
2000212e:	4770      	bx	lr
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
20002130:	6601      	str	r1, [r0, #96]	; 0x60
20002132:	4770      	bx	lr

20002134 <MSS_I2C_register_write_handler>:
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002134:	f24b 2398 	movw	r3, #45720	; 0xb298
20002138:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000213c:	4298      	cmp	r0, r3
2000213e:	d006      	beq.n	2000214e <MSS_I2C_register_write_handler+0x1a>
20002140:	f24b 330c 	movw	r3, #45836	; 0xb30c
20002144:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002148:	4298      	cmp	r0, r3
2000214a:	d000      	beq.n	2000214e <MSS_I2C_register_write_handler+0x1a>
2000214c:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
2000214e:	6641      	str	r1, [r0, #100]	; 0x64
}
20002150:	4770      	bx	lr
20002152:	bf00      	nop

20002154 <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
20002154:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
20002158:	b11b      	cbz	r3, 20002162 <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
2000215a:	6983      	ldr	r3, [r0, #24]
2000215c:	f04f 0201 	mov.w	r2, #1
20002160:	609a      	str	r2, [r3, #8]
20002162:	4770      	bx	lr

20002164 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20002164:	b530      	push	{r4, r5, lr}
20002166:	b083      	sub	sp, #12
20002168:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000216a:	f24b 2398 	movw	r3, #45720	; 0xb298
2000216e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002172:	4298      	cmp	r0, r3
20002174:	d006      	beq.n	20002184 <mss_i2c_isr+0x20>
20002176:	f24b 330c 	movw	r3, #45836	; 0xb30c
2000217a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000217e:	4298      	cmp	r0, r3
20002180:	d000      	beq.n	20002184 <mss_i2c_isr+0x20>
20002182:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20002184:	6962      	ldr	r2, [r4, #20]
20002186:	7913      	ldrb	r3, [r2, #4]
20002188:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
2000218c:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002190:	f1a3 0308 	sub.w	r3, r3, #8
20002194:	2bd0      	cmp	r3, #208	; 0xd0
20002196:	f200 828e 	bhi.w	200026b6 <mss_i2c_isr+0x552>
2000219a:	e8df f013 	tbh	[pc, r3, lsl #1]
2000219e:	00d1      	.short	0x00d1
200021a0:	028c028c 	.word	0x028c028c
200021a4:	028c028c 	.word	0x028c028c
200021a8:	028c028c 	.word	0x028c028c
200021ac:	00d1028c 	.word	0x00d1028c
200021b0:	028c028c 	.word	0x028c028c
200021b4:	028c028c 	.word	0x028c028c
200021b8:	028c028c 	.word	0x028c028c
200021bc:	0106028c 	.word	0x0106028c
200021c0:	028c028c 	.word	0x028c028c
200021c4:	028c028c 	.word	0x028c028c
200021c8:	028c028c 	.word	0x028c028c
200021cc:	00f7028c 	.word	0x00f7028c
200021d0:	028c028c 	.word	0x028c028c
200021d4:	028c028c 	.word	0x028c028c
200021d8:	028c028c 	.word	0x028c028c
200021dc:	0106028c 	.word	0x0106028c
200021e0:	028c028c 	.word	0x028c028c
200021e4:	028c028c 	.word	0x028c028c
200021e8:	028c028c 	.word	0x028c028c
200021ec:	0144028c 	.word	0x0144028c
200021f0:	028c028c 	.word	0x028c028c
200021f4:	028c028c 	.word	0x028c028c
200021f8:	028c028c 	.word	0x028c028c
200021fc:	00f2028c 	.word	0x00f2028c
20002200:	028c028c 	.word	0x028c028c
20002204:	028c028c 	.word	0x028c028c
20002208:	028c028c 	.word	0x028c028c
2000220c:	0153028c 	.word	0x0153028c
20002210:	028c028c 	.word	0x028c028c
20002214:	028c028c 	.word	0x028c028c
20002218:	028c028c 	.word	0x028c028c
2000221c:	016e028c 	.word	0x016e028c
20002220:	028c028c 	.word	0x028c028c
20002224:	028c028c 	.word	0x028c028c
20002228:	028c028c 	.word	0x028c028c
2000222c:	017d028c 	.word	0x017d028c
20002230:	028c028c 	.word	0x028c028c
20002234:	028c028c 	.word	0x028c028c
20002238:	028c028c 	.word	0x028c028c
2000223c:	018f028c 	.word	0x018f028c
20002240:	028c028c 	.word	0x028c028c
20002244:	028c028c 	.word	0x028c028c
20002248:	028c028c 	.word	0x028c028c
2000224c:	01d0028c 	.word	0x01d0028c
20002250:	028c028c 	.word	0x028c028c
20002254:	028c028c 	.word	0x028c028c
20002258:	028c028c 	.word	0x028c028c
2000225c:	01cc028c 	.word	0x01cc028c
20002260:	028c028c 	.word	0x028c028c
20002264:	028c028c 	.word	0x028c028c
20002268:	028c028c 	.word	0x028c028c
2000226c:	01d0028c 	.word	0x01d0028c
20002270:	028c028c 	.word	0x028c028c
20002274:	028c028c 	.word	0x028c028c
20002278:	028c028c 	.word	0x028c028c
2000227c:	01cc028c 	.word	0x01cc028c
20002280:	028c028c 	.word	0x028c028c
20002284:	028c028c 	.word	0x028c028c
20002288:	028c028c 	.word	0x028c028c
2000228c:	01e6028c 	.word	0x01e6028c
20002290:	028c028c 	.word	0x028c028c
20002294:	028c028c 	.word	0x028c028c
20002298:	028c028c 	.word	0x028c028c
2000229c:	01bb028c 	.word	0x01bb028c
200022a0:	028c028c 	.word	0x028c028c
200022a4:	028c028c 	.word	0x028c028c
200022a8:	028c028c 	.word	0x028c028c
200022ac:	01e6028c 	.word	0x01e6028c
200022b0:	028c028c 	.word	0x028c028c
200022b4:	028c028c 	.word	0x028c028c
200022b8:	028c028c 	.word	0x028c028c
200022bc:	01bb028c 	.word	0x01bb028c
200022c0:	028c028c 	.word	0x028c028c
200022c4:	028c028c 	.word	0x028c028c
200022c8:	028c028c 	.word	0x028c028c
200022cc:	01ff028c 	.word	0x01ff028c
200022d0:	028c028c 	.word	0x028c028c
200022d4:	028c028c 	.word	0x028c028c
200022d8:	028c028c 	.word	0x028c028c
200022dc:	0248028c 	.word	0x0248028c
200022e0:	028c028c 	.word	0x028c028c
200022e4:	028c028c 	.word	0x028c028c
200022e8:	028c028c 	.word	0x028c028c
200022ec:	0248028c 	.word	0x0248028c
200022f0:	028c028c 	.word	0x028c028c
200022f4:	028c028c 	.word	0x028c028c
200022f8:	028c028c 	.word	0x028c028c
200022fc:	0248028c 	.word	0x0248028c
20002300:	028c028c 	.word	0x028c028c
20002304:	028c028c 	.word	0x028c028c
20002308:	028c028c 	.word	0x028c028c
2000230c:	027a028c 	.word	0x027a028c
20002310:	028c028c 	.word	0x028c028c
20002314:	028c028c 	.word	0x028c028c
20002318:	028c028c 	.word	0x028c028c
2000231c:	027a028c 	.word	0x027a028c
20002320:	028c028c 	.word	0x028c028c
20002324:	028c028c 	.word	0x028c028c
20002328:	028c028c 	.word	0x028c028c
2000232c:	028c028c 	.word	0x028c028c
20002330:	028c028c 	.word	0x028c028c
20002334:	028c028c 	.word	0x028c028c
20002338:	028c028c 	.word	0x028c028c
2000233c:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20002340:	69a3      	ldr	r3, [r4, #24]
20002342:	f04f 0200 	mov.w	r2, #0
20002346:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
20002348:	6963      	ldr	r3, [r4, #20]
2000234a:	7922      	ldrb	r2, [r4, #4]
2000234c:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
2000234e:	69a3      	ldr	r3, [r4, #24]
20002350:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20002352:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20002356:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
20002358:	b90b      	cbnz	r3, 2000235e <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
2000235a:	62a3      	str	r3, [r4, #40]	; 0x28
2000235c:	e003      	b.n	20002366 <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
2000235e:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
20002360:	bf04      	itt	eq
20002362:	2300      	moveq	r3, #0
20002364:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20002366:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
2000236a:	b11b      	cbz	r3, 20002374 <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
2000236c:	f04f 0300 	mov.w	r3, #0
20002370:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20002374:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
20002378:	7a22      	ldrb	r2, [r4, #8]
2000237a:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
2000237c:	bf18      	it	ne
2000237e:	7223      	strbne	r3, [r4, #8]
20002380:	e1af      	b.n	200026e2 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002382:	69a3      	ldr	r3, [r4, #24]
20002384:	f04f 0201 	mov.w	r2, #1
20002388:	615a      	str	r2, [r3, #20]
            break;
2000238a:	e1aa      	b.n	200026e2 <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000238c:	69a3      	ldr	r3, [r4, #24]
2000238e:	f04f 0201 	mov.w	r2, #1
20002392:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20002394:	f04f 0302 	mov.w	r3, #2
20002398:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
2000239c:	f04f 0300 	mov.w	r3, #0
200023a0:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
200023a2:	4620      	mov	r0, r4
200023a4:	f7ff fed6 	bl	20002154 <enable_slave_if_required>
            break;
200023a8:	e19b      	b.n	200026e2 <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
200023aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
200023ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
200023ae:	428b      	cmp	r3, r1
200023b0:	d206      	bcs.n	200023c0 <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
200023b2:	6a21      	ldr	r1, [r4, #32]
200023b4:	5cc9      	ldrb	r1, [r1, r3]
200023b6:	7211      	strb	r1, [r2, #8]
200023b8:	f103 0301 	add.w	r3, r3, #1
200023bc:	62a3      	str	r3, [r4, #40]	; 0x28
200023be:	e190      	b.n	200026e2 <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
200023c0:	7a23      	ldrb	r3, [r4, #8]
200023c2:	2b03      	cmp	r3, #3
200023c4:	d105      	bne.n	200023d2 <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
200023c6:	f04f 0301 	mov.w	r3, #1
200023ca:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200023cc:	69a2      	ldr	r2, [r4, #24]
200023ce:	6153      	str	r3, [r2, #20]
200023d0:	e187      	b.n	200026e2 <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
200023d2:	f04f 0300 	mov.w	r3, #0
200023d6:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
200023d8:	7c23      	ldrb	r3, [r4, #16]
200023da:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
200023de:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
200023e2:	b93b      	cbnz	r3, 200023f4 <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
200023e4:	69a3      	ldr	r3, [r4, #24]
200023e6:	f04f 0501 	mov.w	r5, #1
200023ea:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
200023ec:	4620      	mov	r0, r4
200023ee:	f7ff feb1 	bl	20002154 <enable_slave_if_required>
200023f2:	e013      	b.n	2000241c <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
200023f4:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200023f6:	b21a      	sxth	r2, r3
200023f8:	ea4f 1252 	mov.w	r2, r2, lsr #5
200023fc:	f003 031f 	and.w	r3, r3, #31
20002400:	f04f 0101 	mov.w	r1, #1
20002404:	fa01 f103 	lsl.w	r1, r1, r3
20002408:	f24e 1300 	movw	r3, #57600	; 0xe100
2000240c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002410:	f102 0220 	add.w	r2, r2, #32
20002414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20002418:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
2000241c:	f04f 0300 	mov.w	r3, #0
20002420:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
20002424:	e15c      	b.n	200026e0 <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002426:	69a3      	ldr	r3, [r4, #24]
20002428:	f04f 0201 	mov.w	r2, #1
2000242c:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
2000242e:	f04f 0302 	mov.w	r3, #2
20002432:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002436:	f04f 0300 	mov.w	r3, #0
2000243a:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
2000243c:	4620      	mov	r0, r4
2000243e:	f7ff fe89 	bl	20002154 <enable_slave_if_required>

            break;
20002442:	e14e      	b.n	200026e2 <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
20002444:	6b63      	ldr	r3, [r4, #52]	; 0x34
20002446:	2b01      	cmp	r3, #1
20002448:	d904      	bls.n	20002454 <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000244a:	69a3      	ldr	r3, [r4, #24]
2000244c:	f04f 0201 	mov.w	r2, #1
20002450:	609a      	str	r2, [r3, #8]
20002452:	e146      	b.n	200026e2 <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
20002454:	2b01      	cmp	r3, #1
20002456:	d104      	bne.n	20002462 <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002458:	69a3      	ldr	r3, [r4, #24]
2000245a:	f04f 0200 	mov.w	r2, #0
2000245e:	609a      	str	r2, [r3, #8]
20002460:	e13f      	b.n	200026e2 <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002462:	69a2      	ldr	r2, [r4, #24]
20002464:	f04f 0301 	mov.w	r3, #1
20002468:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000246a:	69a2      	ldr	r2, [r4, #24]
2000246c:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
2000246e:	f04f 0300 	mov.w	r3, #0
20002472:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
20002476:	7223      	strb	r3, [r4, #8]
20002478:	e133      	b.n	200026e2 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000247a:	69a3      	ldr	r3, [r4, #24]
2000247c:	f04f 0201 	mov.w	r2, #1
20002480:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20002482:	f04f 0302 	mov.w	r3, #2
20002486:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000248a:	f04f 0300 	mov.w	r3, #0
2000248e:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20002490:	4620      	mov	r0, r4
20002492:	f7ff fe5f 	bl	20002154 <enable_slave_if_required>
            break;
20002496:	e124      	b.n	200026e2 <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20002498:	6ba3      	ldr	r3, [r4, #56]	; 0x38
2000249a:	7a11      	ldrb	r1, [r2, #8]
2000249c:	6b22      	ldr	r2, [r4, #48]	; 0x30
2000249e:	54d1      	strb	r1, [r2, r3]
200024a0:	f103 0301 	add.w	r3, r3, #1
200024a4:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
200024a6:	6b62      	ldr	r2, [r4, #52]	; 0x34
200024a8:	f102 32ff 	add.w	r2, r2, #4294967295
200024ac:	4293      	cmp	r3, r2
200024ae:	f0c0 8118 	bcc.w	200026e2 <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
200024b2:	69a3      	ldr	r3, [r4, #24]
200024b4:	f04f 0200 	mov.w	r2, #0
200024b8:	609a      	str	r2, [r3, #8]
200024ba:	e112      	b.n	200026e2 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
200024bc:	7a11      	ldrb	r1, [r2, #8]
200024be:	6b22      	ldr	r2, [r4, #48]	; 0x30
200024c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
200024c2:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
200024c4:	7c23      	ldrb	r3, [r4, #16]
200024c6:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
200024ca:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
200024ce:	b93b      	cbnz	r3, 200024e0 <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
200024d0:	69a3      	ldr	r3, [r4, #24]
200024d2:	f04f 0501 	mov.w	r5, #1
200024d6:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
200024d8:	4620      	mov	r0, r4
200024da:	f7ff fe3b 	bl	20002154 <enable_slave_if_required>
200024de:	e013      	b.n	20002508 <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
200024e0:	8a63      	ldrh	r3, [r4, #18]
200024e2:	b21a      	sxth	r2, r3
200024e4:	ea4f 1252 	mov.w	r2, r2, lsr #5
200024e8:	f003 031f 	and.w	r3, r3, #31
200024ec:	f04f 0101 	mov.w	r1, #1
200024f0:	fa01 f103 	lsl.w	r1, r1, r3
200024f4:	f24e 1300 	movw	r3, #57600	; 0xe100
200024f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200024fc:	f102 0220 	add.w	r2, r2, #32
20002500:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20002504:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002508:	f04f 0300 	mov.w	r3, #0
2000250c:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
2000250e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
20002512:	e0e5      	b.n	200026e0 <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002514:	69a3      	ldr	r3, [r4, #24]
20002516:	f04f 0201 	mov.w	r2, #1
2000251a:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
2000251c:	f04f 0300 	mov.w	r3, #0
20002520:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002522:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002526:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
2000252a:	2b00      	cmp	r3, #0
2000252c:	f000 80d9 	beq.w	200026e2 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002530:	69a3      	ldr	r3, [r4, #24]
20002532:	615a      	str	r2, [r3, #20]
20002534:	e0d5      	b.n	200026e2 <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
20002536:	f04f 0301 	mov.w	r3, #1
2000253a:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
2000253e:	f04f 0304 	mov.w	r3, #4
20002542:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
20002544:	f04f 0300 	mov.w	r3, #0
20002548:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
2000254a:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
2000254c:	69a3      	ldr	r3, [r4, #24]
2000254e:	695a      	ldr	r2, [r3, #20]
20002550:	b132      	cbz	r2, 20002560 <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002552:	f04f 0200 	mov.w	r2, #0
20002556:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
20002558:	f04f 0301 	mov.w	r3, #1
2000255c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002560:	f04f 0301 	mov.w	r3, #1
20002564:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
20002568:	e0bb      	b.n	200026e2 <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
2000256a:	6d21      	ldr	r1, [r4, #80]	; 0x50
2000256c:	b161      	cbz	r1, 20002588 <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
2000256e:	6da3      	ldr	r3, [r4, #88]	; 0x58
20002570:	6d60      	ldr	r0, [r4, #84]	; 0x54
20002572:	4283      	cmp	r3, r0
20002574:	d20d      	bcs.n	20002592 <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
20002576:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
20002578:	54ca      	strb	r2, [r1, r3]
2000257a:	f103 0301 	add.w	r3, r3, #1
2000257e:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20002580:	68e3      	ldr	r3, [r4, #12]
20002582:	eb02 2203 	add.w	r2, r2, r3, lsl #8
20002586:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
20002588:	6da2      	ldr	r2, [r4, #88]	; 0x58
2000258a:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000258c:	429a      	cmp	r2, r3
2000258e:	f0c0 80a8 	bcc.w	200026e2 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
20002592:	69a3      	ldr	r3, [r4, #24]
20002594:	f04f 0200 	mov.w	r2, #0
20002598:	609a      	str	r2, [r3, #8]
2000259a:	e0a2      	b.n	200026e2 <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
2000259c:	7a23      	ldrb	r3, [r4, #8]
2000259e:	2b04      	cmp	r3, #4
200025a0:	d121      	bne.n	200025e6 <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
200025a2:	6da2      	ldr	r2, [r4, #88]	; 0x58
200025a4:	6e23      	ldr	r3, [r4, #96]	; 0x60
200025a6:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
200025a8:	bf04      	itt	eq
200025aa:	68e3      	ldreq	r3, [r4, #12]
200025ac:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
200025ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
200025b0:	b1a3      	cbz	r3, 200025dc <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
200025b2:	4620      	mov	r0, r4
200025b4:	6d21      	ldr	r1, [r4, #80]	; 0x50
200025b6:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
200025ba:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
200025bc:	b938      	cbnz	r0, 200025ce <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
200025be:	4620      	mov	r0, r4
200025c0:	f7ff fdc8 	bl	20002154 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200025c4:	69a3      	ldr	r3, [r4, #24]
200025c6:	f04f 0201 	mov.w	r2, #1
200025ca:	609a      	str	r2, [r3, #8]
200025cc:	e011      	b.n	200025f2 <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
200025ce:	69a2      	ldr	r2, [r4, #24]
200025d0:	f04f 0300 	mov.w	r3, #0
200025d4:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
200025d6:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
200025da:	e00a      	b.n	200025f2 <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200025dc:	69a3      	ldr	r3, [r4, #24]
200025de:	f04f 0201 	mov.w	r2, #1
200025e2:	609a      	str	r2, [r3, #8]
200025e4:	e005      	b.n	200025f2 <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
200025e6:	f04f 0300 	mov.w	r3, #0
200025ea:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
200025ec:	4620      	mov	r0, r4
200025ee:	f7ff fdb1 	bl	20002154 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200025f2:	f04f 0300 	mov.w	r3, #0
200025f6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200025fa:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200025fe:	b11b      	cbz	r3, 20002608 <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002600:	69a3      	ldr	r3, [r4, #24]
20002602:	f04f 0201 	mov.w	r2, #1
20002606:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002608:	f04f 0300 	mov.w	r3, #0
2000260c:	7223      	strb	r3, [r4, #8]
            break;
2000260e:	e068      	b.n	200026e2 <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20002610:	f04f 0300 	mov.w	r3, #0
20002614:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20002616:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002618:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
2000261c:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
2000261e:	bf04      	itt	eq
20002620:	2302      	moveq	r3, #2
20002622:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
20002626:	4620      	mov	r0, r4
20002628:	f7ff fd94 	bl	20002154 <enable_slave_if_required>

            break;
2000262c:	e059      	b.n	200026e2 <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
2000262e:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002632:	2ba8      	cmp	r3, #168	; 0xa8
20002634:	d113      	bne.n	2000265e <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
20002636:	f04f 0305 	mov.w	r3, #5
2000263a:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
2000263c:	f04f 0300 	mov.w	r3, #0
20002640:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002642:	f04f 0301 	mov.w	r3, #1
20002646:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
2000264a:	69a3      	ldr	r3, [r4, #24]
2000264c:	695a      	ldr	r2, [r3, #20]
2000264e:	b132      	cbz	r2, 2000265e <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002650:	f04f 0200 	mov.w	r2, #0
20002654:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
20002656:	f04f 0301 	mov.w	r3, #1
2000265a:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
2000265e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
20002660:	6ca2      	ldr	r2, [r4, #72]	; 0x48
20002662:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
20002664:	bf23      	ittte	cs
20002666:	6963      	ldrcs	r3, [r4, #20]
20002668:	f04f 32ff 	movcs.w	r2, #4294967295
2000266c:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
2000266e:	6962      	ldrcc	r2, [r4, #20]
20002670:	bf3f      	itttt	cc
20002672:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
20002674:	5cc9      	ldrbcc	r1, [r1, r3]
20002676:	7211      	strbcc	r1, [r2, #8]
20002678:	3301      	addcc	r3, #1
2000267a:	bf38      	it	cc
2000267c:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
2000267e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
20002680:	6ca3      	ldr	r3, [r4, #72]	; 0x48
20002682:	429a      	cmp	r2, r3
20002684:	d32d      	bcc.n	200026e2 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002686:	69a2      	ldr	r2, [r4, #24]
20002688:	f04f 0300 	mov.w	r3, #0
2000268c:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
2000268e:	64e3      	str	r3, [r4, #76]	; 0x4c
20002690:	e027      	b.n	200026e2 <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
20002692:	f04f 0300 	mov.w	r3, #0
20002696:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002698:	69a2      	ldr	r2, [r4, #24]
2000269a:	f04f 0101 	mov.w	r1, #1
2000269e:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200026a0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200026a4:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200026a8:	b10b      	cbz	r3, 200026ae <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
200026aa:	69a3      	ldr	r3, [r4, #24]
200026ac:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200026ae:	f04f 0300 	mov.w	r3, #0
200026b2:	7223      	strb	r3, [r4, #8]
            break;
200026b4:	e015      	b.n	200026e2 <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
200026b6:	69a2      	ldr	r2, [r4, #24]
200026b8:	f04f 0300 	mov.w	r3, #0
200026bc:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200026be:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
200026c0:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
200026c2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
200026c6:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
200026c8:	bf04      	itt	eq
200026ca:	2302      	moveq	r3, #2
200026cc:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200026d0:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200026d4:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
200026d6:	bf04      	itt	eq
200026d8:	2302      	moveq	r3, #2
200026da:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
200026de:	e000      	b.n	200026e2 <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
200026e0:	b11d      	cbz	r5, 200026ea <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200026e2:	69a3      	ldr	r3, [r4, #24]
200026e4:	f04f 0200 	mov.w	r2, #0
200026e8:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
200026ea:	6963      	ldr	r3, [r4, #20]
200026ec:	791b      	ldrb	r3, [r3, #4]
200026ee:	f88d 3007 	strb.w	r3, [sp, #7]
}
200026f2:	b003      	add	sp, #12
200026f4:	bd30      	pop	{r4, r5, pc}
200026f6:	bf00      	nop

200026f8 <MSS_I2C_smbus_init>:
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
200026f8:	6943      	ldr	r3, [r0, #20]
200026fa:	7519      	strb	r1, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
200026fc:	6943      	ldr	r3, [r0, #20]
200026fe:	f04f 0254 	mov.w	r2, #84	; 0x54
20002702:	741a      	strb	r2, [r3, #16]
}
20002704:	4770      	bx	lr
20002706:	bf00      	nop

20002708 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
20002708:	b430      	push	{r4, r5}
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000270a:	f24b 2398 	movw	r3, #45720	; 0xb298
2000270e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002712:	4298      	cmp	r0, r3
20002714:	d007      	beq.n	20002726 <MSS_I2C_enable_smbus_irq+0x1e>
20002716:	f24b 330c 	movw	r3, #45836	; 0xb30c
2000271a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000271e:	4298      	cmp	r0, r3
20002720:	d028      	beq.n	20002774 <MSS_I2C_enable_smbus_irq+0x6c>
20002722:	be00      	bkpt	0x0000
20002724:	e026      	b.n	20002774 <MSS_I2C_enable_smbus_irq+0x6c>

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002726:	f011 0f01 	tst.w	r1, #1
2000272a:	d011      	beq.n	20002750 <MSS_I2C_enable_smbus_irq+0x48>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000272c:	f24e 1300 	movw	r3, #57600	; 0xe100
20002730:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002734:	f44f 4400 	mov.w	r4, #32768	; 0x8000
20002738:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
2000273c:	f24b 2298 	movw	r2, #45720	; 0xb298
20002740:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002744:	69d2      	ldr	r2, [r2, #28]
20002746:	f04f 0501 	mov.w	r5, #1
2000274a:	f8c2 5200 	str.w	r5, [r2, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000274e:	601c      	str	r4, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002750:	f011 0f02 	tst.w	r1, #2
20002754:	d030      	beq.n	200027b8 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002756:	f24e 1300 	movw	r3, #57600	; 0xe100
2000275a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000275e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20002762:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
20002766:	69c1      	ldr	r1, [r0, #28]
20002768:	f04f 0001 	mov.w	r0, #1
2000276c:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002770:	601a      	str	r2, [r3, #0]
20002772:	e021      	b.n	200027b8 <MSS_I2C_enable_smbus_irq+0xb0>
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002774:	f011 0f01 	tst.w	r1, #1
20002778:	d00d      	beq.n	20002796 <MSS_I2C_enable_smbus_irq+0x8e>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000277a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000277e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002782:	f44f 2280 	mov.w	r2, #262144	; 0x40000
20002786:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
2000278a:	69c4      	ldr	r4, [r0, #28]
2000278c:	f04f 0501 	mov.w	r5, #1
20002790:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002794:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002796:	f011 0f02 	tst.w	r1, #2
2000279a:	d00d      	beq.n	200027b8 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000279c:	f24e 1300 	movw	r3, #57600	; 0xe100
200027a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
200027a4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
200027a8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
200027ac:	69c1      	ldr	r1, [r0, #28]
200027ae:	f04f 0001 	mov.w	r0, #1
200027b2:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200027b6:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
200027b8:	bc30      	pop	{r4, r5}
200027ba:	4770      	bx	lr

200027bc <MSS_I2C_disable_smbus_irq>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200027bc:	f24b 2398 	movw	r3, #45720	; 0xb298
200027c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027c4:	4298      	cmp	r0, r3
200027c6:	d007      	beq.n	200027d8 <MSS_I2C_disable_smbus_irq+0x1c>
200027c8:	f24b 330c 	movw	r3, #45836	; 0xb30c
200027cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027d0:	4298      	cmp	r0, r3
200027d2:	d026      	beq.n	20002822 <MSS_I2C_disable_smbus_irq+0x66>
200027d4:	be00      	bkpt	0x0000
200027d6:	e024      	b.n	20002822 <MSS_I2C_disable_smbus_irq+0x66>

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
200027d8:	f011 0f01 	tst.w	r1, #1
200027dc:	d010      	beq.n	20002800 <MSS_I2C_disable_smbus_irq+0x44>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
200027de:	f24b 2398 	movw	r3, #45720	; 0xb298
200027e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027e6:	69db      	ldr	r3, [r3, #28]
200027e8:	f04f 0200 	mov.w	r2, #0
200027ec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200027f0:	f24e 1300 	movw	r3, #57600	; 0xe100
200027f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
200027f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
200027fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002800:	f011 0f02 	tst.w	r1, #2
20002804:	d02d      	beq.n	20002862 <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
20002806:	69c3      	ldr	r3, [r0, #28]
20002808:	f04f 0200 	mov.w	r2, #0
2000280c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
20002810:	f24e 1300 	movw	r3, #57600	; 0xe100
20002814:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002818:	f44f 3280 	mov.w	r2, #65536	; 0x10000
2000281c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
20002820:	4770      	bx	lr
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002822:	f011 0f01 	tst.w	r1, #1
20002826:	d00c      	beq.n	20002842 <MSS_I2C_disable_smbus_irq+0x86>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
20002828:	69c3      	ldr	r3, [r0, #28]
2000282a:	f04f 0200 	mov.w	r2, #0
2000282e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
20002832:	f24e 1300 	movw	r3, #57600	; 0xe100
20002836:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000283a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
2000283e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002842:	f011 0f02 	tst.w	r1, #2
20002846:	d00c      	beq.n	20002862 <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
20002848:	69c3      	ldr	r3, [r0, #28]
2000284a:	f04f 0200 	mov.w	r2, #0
2000284e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
20002852:	f24e 1300 	movw	r3, #57600	; 0xe100
20002856:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000285a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
2000285e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
20002862:	4770      	bx	lr

20002864 <MSS_I2C_suspend_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
20002864:	69c3      	ldr	r3, [r0, #28]
20002866:	f04f 0200 	mov.w	r2, #0
2000286a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
2000286e:	4770      	bx	lr

20002870 <MSS_I2C_resume_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
20002870:	69c3      	ldr	r3, [r0, #28]
20002872:	f04f 0201 	mov.w	r2, #1
20002876:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
2000287a:	4770      	bx	lr

2000287c <MSS_I2C_reset_smbus>:
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
2000287c:	69c3      	ldr	r3, [r0, #28]
2000287e:	f04f 0201 	mov.w	r2, #1
20002882:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
20002886:	4770      	bx	lr

20002888 <MSS_I2C_set_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
20002888:	69c3      	ldr	r3, [r0, #28]
2000288a:	f04f 0200 	mov.w	r2, #0
2000288e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
20002892:	4770      	bx	lr

20002894 <MSS_I2C_clear_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
20002894:	69c3      	ldr	r3, [r0, #28]
20002896:	f04f 0201 	mov.w	r2, #1
2000289a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
2000289e:	4770      	bx	lr

200028a0 <MSS_I2C_set_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
200028a0:	6983      	ldr	r3, [r0, #24]
200028a2:	f04f 0201 	mov.w	r2, #1
200028a6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200028aa:	4770      	bx	lr

200028ac <MSS_I2C_clear_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
200028ac:	6983      	ldr	r3, [r0, #24]
200028ae:	f04f 0200 	mov.w	r2, #0
200028b2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200028b6:	4770      	bx	lr

200028b8 <MSS_I2C_set_user_data>:
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    this_i2c->p_user_data = p_user_data ;
200028b8:	66c1      	str	r1, [r0, #108]	; 0x6c
}
200028ba:	4770      	bx	lr

200028bc <MSS_I2C_get_user_data>:
(
    mss_i2c_instance_t * this_i2c
)
{
    return( this_i2c->p_user_data);
}
200028bc:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
200028be:	4770      	bx	lr

200028c0 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
200028c0:	4668      	mov	r0, sp
200028c2:	f020 0107 	bic.w	r1, r0, #7
200028c6:	468d      	mov	sp, r1
200028c8:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
200028ca:	f24b 2098 	movw	r0, #45720	; 0xb298
200028ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
200028d2:	f7ff fc47 	bl	20002164 <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200028d6:	f24e 1300 	movw	r3, #57600	; 0xe100
200028da:	f2ce 0300 	movt	r3, #57344	; 0xe000
200028de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
200028e2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
200028e6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200028ea:	4685      	mov	sp, r0
200028ec:	4770      	bx	lr
200028ee:	bf00      	nop

200028f0 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
200028f0:	4668      	mov	r0, sp
200028f2:	f020 0107 	bic.w	r1, r0, #7
200028f6:	468d      	mov	sp, r1
200028f8:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
200028fa:	f24b 300c 	movw	r0, #45836	; 0xb30c
200028fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002902:	f7ff fc2f 	bl	20002164 <mss_i2c_isr>
20002906:	f24e 1300 	movw	r3, #57600	; 0xe100
2000290a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000290e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
20002912:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
20002916:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
2000291a:	4685      	mov	sp, r0
2000291c:	4770      	bx	lr
2000291e:	bf00      	nop

20002920 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
20002920:	b510      	push	{r4, lr}
    uint32_t primask;
    primask = __get_PRIMASK();
20002922:	f000 fd79 	bl	20003418 <__get_PRIMASK>
20002926:	4604      	mov	r4, r0
    __set_PRIMASK(1u);
20002928:	f04f 0001 	mov.w	r0, #1
2000292c:	f000 fd78 	bl	20003420 <__set_PRIMASK>
    return primask;
}
20002930:	4620      	mov	r0, r4
20002932:	bd10      	pop	{r4, pc}

20002934 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
20002934:	b508      	push	{r3, lr}
    __set_PRIMASK( primask );
20002936:	f000 fd73 	bl	20003420 <__set_PRIMASK>
}
2000293a:	bd08      	pop	{r3, pc}

2000293c <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
2000293c:	b510      	push	{r4, lr}
2000293e:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002940:	f24b 2398 	movw	r3, #45720	; 0xb298
20002944:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002948:	4298      	cmp	r0, r3
2000294a:	d006      	beq.n	2000295a <MSS_I2C_disable_slave+0x1e>
2000294c:	f24b 330c 	movw	r3, #45836	; 0xb30c
20002950:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002954:	4298      	cmp	r0, r3
20002956:	d000      	beq.n	2000295a <MSS_I2C_disable_slave+0x1e>
20002958:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000295a:	f7ff ffe1 	bl	20002920 <disable_interrupts>

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
2000295e:	69a2      	ldr	r2, [r4, #24]
20002960:	f04f 0300 	mov.w	r3, #0
20002964:	6093      	str	r3, [r2, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
20002966:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

    restore_interrupts( primask );
2000296a:	f7ff ffe3 	bl	20002934 <restore_interrupts>
}
2000296e:	bd10      	pop	{r4, pc}

20002970 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002970:	b538      	push	{r3, r4, r5, lr}
20002972:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002974:	f24b 2398 	movw	r3, #45720	; 0xb298
20002978:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000297c:	4298      	cmp	r0, r3
2000297e:	d006      	beq.n	2000298e <MSS_I2C_enable_slave+0x1e>
20002980:	f24b 330c 	movw	r3, #45836	; 0xb30c
20002984:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002988:	4298      	cmp	r0, r3
2000298a:	d000      	beq.n	2000298e <MSS_I2C_enable_slave+0x1e>
2000298c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000298e:	f7ff ffc7 	bl	20002920 <disable_interrupts>

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002992:	69a3      	ldr	r3, [r4, #24]
20002994:	f04f 0501 	mov.w	r5, #1
20002998:	609d      	str	r5, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
2000299a:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68

    restore_interrupts( primask );
2000299e:	f7ff ffc9 	bl	20002934 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
200029a2:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200029a4:	b21a      	sxth	r2, r3
200029a6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200029aa:	f003 031f 	and.w	r3, r3, #31
200029ae:	fa05 f503 	lsl.w	r5, r5, r3
200029b2:	f24e 1300 	movw	r3, #57600	; 0xe100
200029b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200029ba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
}
200029be:	bd38      	pop	{r3, r4, r5, pc}

200029c0 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
200029c0:	b570      	push	{r4, r5, r6, lr}
200029c2:	4604      	mov	r4, r0
200029c4:	460d      	mov	r5, r1
200029c6:	4616      	mov	r6, r2
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200029c8:	f24b 2398 	movw	r3, #45720	; 0xb298
200029cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029d0:	4298      	cmp	r0, r3
200029d2:	d006      	beq.n	200029e2 <MSS_I2C_set_slave_rx_buffer+0x22>
200029d4:	f24b 330c 	movw	r3, #45836	; 0xb30c
200029d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029dc:	4298      	cmp	r0, r3
200029de:	d000      	beq.n	200029e2 <MSS_I2C_set_slave_rx_buffer+0x22>
200029e0:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200029e2:	f7ff ff9d 	bl	20002920 <disable_interrupts>
    
    this_i2c->slave_rx_buffer = rx_buffer;
200029e6:	6525      	str	r5, [r4, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
200029e8:	6566      	str	r6, [r4, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
200029ea:	f04f 0300 	mov.w	r3, #0
200029ee:	65a3      	str	r3, [r4, #88]	; 0x58

    restore_interrupts( primask );
200029f0:	f7ff ffa0 	bl	20002934 <restore_interrupts>
}
200029f4:	bd70      	pop	{r4, r5, r6, pc}
200029f6:	bf00      	nop

200029f8 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
200029f8:	b570      	push	{r4, r5, r6, lr}
200029fa:	4604      	mov	r4, r0
200029fc:	460d      	mov	r5, r1
200029fe:	4616      	mov	r6, r2
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002a00:	f24b 2398 	movw	r3, #45720	; 0xb298
20002a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a08:	4298      	cmp	r0, r3
20002a0a:	d006      	beq.n	20002a1a <MSS_I2C_set_slave_tx_buffer+0x22>
20002a0c:	f24b 330c 	movw	r3, #45836	; 0xb30c
20002a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a14:	4298      	cmp	r0, r3
20002a16:	d000      	beq.n	20002a1a <MSS_I2C_set_slave_tx_buffer+0x22>
20002a18:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002a1a:	f7ff ff81 	bl	20002920 <disable_interrupts>
    
    this_i2c->slave_tx_buffer = tx_buffer;
20002a1e:	6465      	str	r5, [r4, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
20002a20:	64a6      	str	r6, [r4, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
20002a22:	f04f 0300 	mov.w	r3, #0
20002a26:	64e3      	str	r3, [r4, #76]	; 0x4c
    
    restore_interrupts( primask );
20002a28:	f7ff ff84 	bl	20002934 <restore_interrupts>
}
20002a2c:	bd70      	pop	{r4, r5, r6, pc}
20002a2e:	bf00      	nop

20002a30 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20002a30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20002a34:	b082      	sub	sp, #8
20002a36:	4604      	mov	r4, r0
20002a38:	4688      	mov	r8, r1
20002a3a:	4617      	mov	r7, r2
20002a3c:	461d      	mov	r5, r3
20002a3e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
20002a42:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
20002a46:	f89d 9030 	ldrb.w	r9, [sp, #48]	; 0x30
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002a4a:	f24b 2398 	movw	r3, #45720	; 0xb298
20002a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a52:	4298      	cmp	r0, r3
20002a54:	d006      	beq.n	20002a64 <MSS_I2C_write_read+0x34>
20002a56:	f24b 330c 	movw	r3, #45836	; 0xb30c
20002a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a5e:	4298      	cmp	r0, r3
20002a60:	d000      	beq.n	20002a64 <MSS_I2C_write_read+0x34>
20002a62:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
20002a64:	b905      	cbnz	r5, 20002a68 <MSS_I2C_write_read+0x38>
20002a66:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
20002a68:	b907      	cbnz	r7, 20002a6c <MSS_I2C_write_read+0x3c>
20002a6a:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
20002a6c:	b906      	cbnz	r6, 20002a70 <MSS_I2C_write_read+0x40>
20002a6e:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
20002a70:	f1ba 0f00 	cmp.w	sl, #0
20002a74:	d100      	bne.n	20002a78 <MSS_I2C_write_read+0x48>
20002a76:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
20002a78:	1e2b      	subs	r3, r5, #0
20002a7a:	bf18      	it	ne
20002a7c:	2301      	movne	r3, #1
20002a7e:	2e00      	cmp	r6, #0
20002a80:	bf0c      	ite	eq
20002a82:	2300      	moveq	r3, #0
20002a84:	f003 0301 	andne.w	r3, r3, #1
20002a88:	2b00      	cmp	r3, #0
20002a8a:	d05a      	beq.n	20002b42 <MSS_I2C_write_read+0x112>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
20002a8c:	f7ff ff48 	bl	20002920 <disable_interrupts>

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
20002a90:	7a23      	ldrb	r3, [r4, #8]
20002a92:	b913      	cbnz	r3, 20002a9a <MSS_I2C_write_read+0x6a>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
20002a94:	f04f 0303 	mov.w	r3, #3
20002a98:	7223      	strb	r3, [r4, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
20002a9a:	f04f 0303 	mov.w	r3, #3
20002a9e:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002aa2:	ea4f 0348 	mov.w	r3, r8, lsl #1
20002aa6:	6063      	str	r3, [r4, #4]

        this_i2c->dir = WRITE_DIR;
20002aa8:	f04f 0300 	mov.w	r3, #0
20002aac:	62e3      	str	r3, [r4, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
20002aae:	6227      	str	r7, [r4, #32]
        this_i2c->master_tx_size = offset_size;
20002ab0:	6265      	str	r5, [r4, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
20002ab2:	62a3      	str	r3, [r4, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
20002ab4:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
20002ab8:	6366      	str	r6, [r4, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
20002aba:	63a3      	str	r3, [r4, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002abc:	f04f 0301 	mov.w	r3, #1
20002ac0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        this_i2c->options = options;
20002ac4:	f884 9010 	strb.w	r9, [r4, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002ac8:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002acc:	2b01      	cmp	r3, #1
        {
            this_i2c->is_transaction_pending = 1u;
20002ace:	bf0f      	iteee	eq
20002ad0:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002ad4:	69a3      	ldrne	r3, [r4, #24]
20002ad6:	2201      	movne	r2, #1
20002ad8:	615a      	strne	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002ada:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002ade:	2b01      	cmp	r3, #1
20002ae0:	d11d      	bne.n	20002b1e <MSS_I2C_write_read+0xee>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002ae2:	69a3      	ldr	r3, [r4, #24]
20002ae4:	f04f 0200 	mov.w	r2, #0
20002ae8:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
20002aea:	6963      	ldr	r3, [r4, #20]
20002aec:	791b      	ldrb	r3, [r3, #4]
20002aee:	f88d 3007 	strb.w	r3, [sp, #7]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20002af2:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002af6:	f88d 3007 	strb.w	r3, [sp, #7]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
20002afa:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002afc:	b21a      	sxth	r2, r3
20002afe:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002b02:	f003 031f 	and.w	r3, r3, #31
20002b06:	f04f 0101 	mov.w	r1, #1
20002b0a:	fa01 f103 	lsl.w	r1, r1, r3
20002b0e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002b12:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002b16:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002b1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
20002b1e:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002b20:	b21a      	sxth	r2, r3
20002b22:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002b26:	f003 031f 	and.w	r3, r3, #31
20002b2a:	f04f 0101 	mov.w	r1, #1
20002b2e:	fa01 f103 	lsl.w	r1, r1, r3
20002b32:	f24e 1300 	movw	r3, #57600	; 0xe100
20002b36:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002b3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        restore_interrupts( primask );
20002b3e:	f7ff fef9 	bl	20002934 <restore_interrupts>
    }
}
20002b42:	b002      	add	sp, #8
20002b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

20002b48 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20002b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002b4c:	b082      	sub	sp, #8
20002b4e:	4604      	mov	r4, r0
20002b50:	460d      	mov	r5, r1
20002b52:	4616      	mov	r6, r2
20002b54:	461f      	mov	r7, r3
20002b56:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002b5a:	f24b 2398 	movw	r3, #45720	; 0xb298
20002b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b62:	4298      	cmp	r0, r3
20002b64:	d006      	beq.n	20002b74 <MSS_I2C_read+0x2c>
20002b66:	f24b 330c 	movw	r3, #45836	; 0xb30c
20002b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b6e:	4298      	cmp	r0, r3
20002b70:	d000      	beq.n	20002b74 <MSS_I2C_read+0x2c>
20002b72:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002b74:	f7ff fed4 	bl	20002920 <disable_interrupts>
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20002b78:	7a23      	ldrb	r3, [r4, #8]
20002b7a:	b913      	cbnz	r3, 20002b82 <MSS_I2C_read+0x3a>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
20002b7c:	f04f 0302 	mov.w	r3, #2
20002b80:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
20002b82:	f04f 0302 	mov.w	r3, #2
20002b86:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002b8a:	ea4f 0545 	mov.w	r5, r5, lsl #1
20002b8e:	6065      	str	r5, [r4, #4]

    this_i2c->dir = READ_DIR;
20002b90:	f04f 0301 	mov.w	r3, #1
20002b94:	62e3      	str	r3, [r4, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
20002b96:	6326      	str	r6, [r4, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
20002b98:	6367      	str	r7, [r4, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
20002b9a:	f04f 0200 	mov.w	r2, #0
20002b9e:	63a2      	str	r2, [r4, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002ba0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
20002ba4:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002ba8:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002bac:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
20002bae:	bf0f      	iteee	eq
20002bb0:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002bb4:	69a3      	ldrne	r3, [r4, #24]
20002bb6:	2201      	movne	r2, #1
20002bb8:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002bba:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002bbe:	2b01      	cmp	r3, #1
20002bc0:	d11d      	bne.n	20002bfe <MSS_I2C_read+0xb6>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002bc2:	69a3      	ldr	r3, [r4, #24]
20002bc4:	f04f 0200 	mov.w	r2, #0
20002bc8:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20002bca:	6963      	ldr	r3, [r4, #20]
20002bcc:	791b      	ldrb	r3, [r3, #4]
20002bce:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20002bd2:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002bd6:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20002bda:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002bdc:	b21a      	sxth	r2, r3
20002bde:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002be2:	f003 031f 	and.w	r3, r3, #31
20002be6:	f04f 0101 	mov.w	r1, #1
20002bea:	fa01 f103 	lsl.w	r1, r1, r3
20002bee:	f24e 1300 	movw	r3, #57600	; 0xe100
20002bf2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002bf6:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002bfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20002bfe:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002c00:	b21a      	sxth	r2, r3
20002c02:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002c06:	f003 031f 	and.w	r3, r3, #31
20002c0a:	f04f 0101 	mov.w	r1, #1
20002c0e:	fa01 f103 	lsl.w	r1, r1, r3
20002c12:	f24e 1300 	movw	r3, #57600	; 0xe100
20002c16:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002c1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    restore_interrupts( primask );
20002c1e:	f7ff fe89 	bl	20002934 <restore_interrupts>
}
20002c22:	b002      	add	sp, #8
20002c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20002c28 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
20002c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002c2c:	b082      	sub	sp, #8
20002c2e:	4604      	mov	r4, r0
20002c30:	460d      	mov	r5, r1
20002c32:	4616      	mov	r6, r2
20002c34:	461f      	mov	r7, r3
20002c36:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002c3a:	f24b 2398 	movw	r3, #45720	; 0xb298
20002c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c42:	4298      	cmp	r0, r3
20002c44:	d006      	beq.n	20002c54 <MSS_I2C_write+0x2c>
20002c46:	f24b 330c 	movw	r3, #45836	; 0xb30c
20002c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c4e:	4298      	cmp	r0, r3
20002c50:	d000      	beq.n	20002c54 <MSS_I2C_write+0x2c>
20002c52:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002c54:	f7ff fe64 	bl	20002920 <disable_interrupts>

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20002c58:	7a23      	ldrb	r3, [r4, #8]
20002c5a:	b913      	cbnz	r3, 20002c62 <MSS_I2C_write+0x3a>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
20002c5c:	f04f 0301 	mov.w	r3, #1
20002c60:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
20002c62:	f04f 0301 	mov.w	r3, #1
20002c66:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002c6a:	fa05 f503 	lsl.w	r5, r5, r3
20002c6e:	6065      	str	r5, [r4, #4]

    this_i2c->dir = WRITE_DIR;
20002c70:	f04f 0200 	mov.w	r2, #0
20002c74:	62e2      	str	r2, [r4, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
20002c76:	6226      	str	r6, [r4, #32]
    this_i2c->master_tx_size = write_size;
20002c78:	6267      	str	r7, [r4, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
20002c7a:	62a2      	str	r2, [r4, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002c7c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
20002c80:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002c84:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002c88:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
20002c8a:	bf0f      	iteee	eq
20002c8c:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002c90:	69a3      	ldrne	r3, [r4, #24]
20002c92:	2201      	movne	r2, #1
20002c94:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002c96:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002c9a:	2b01      	cmp	r3, #1
20002c9c:	d11d      	bne.n	20002cda <MSS_I2C_write+0xb2>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002c9e:	69a3      	ldr	r3, [r4, #24]
20002ca0:	f04f 0200 	mov.w	r2, #0
20002ca4:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20002ca6:	6963      	ldr	r3, [r4, #20]
20002ca8:	791b      	ldrb	r3, [r3, #4]
20002caa:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20002cae:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002cb2:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20002cb6:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002cb8:	b21a      	sxth	r2, r3
20002cba:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002cbe:	f003 031f 	and.w	r3, r3, #31
20002cc2:	f04f 0101 	mov.w	r1, #1
20002cc6:	fa01 f103 	lsl.w	r1, r1, r3
20002cca:	f24e 1300 	movw	r3, #57600	; 0xe100
20002cce:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002cd2:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002cd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20002cda:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002cdc:	b21a      	sxth	r2, r3
20002cde:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002ce2:	f003 031f 	and.w	r3, r3, #31
20002ce6:	f04f 0101 	mov.w	r1, #1
20002cea:	fa01 f103 	lsl.w	r1, r1, r3
20002cee:	f24e 1300 	movw	r3, #57600	; 0xe100
20002cf2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002cf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    restore_interrupts( primask );
20002cfa:	f7ff fe1b 	bl	20002934 <restore_interrupts>
}
20002cfe:	b002      	add	sp, #8
20002d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20002d04 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
20002d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002d08:	4604      	mov	r4, r0
20002d0a:	460e      	mov	r6, r1
20002d0c:	4615      	mov	r5, r2
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002d0e:	f24b 2398 	movw	r3, #45720	; 0xb298
20002d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d16:	4298      	cmp	r0, r3
20002d18:	d007      	beq.n	20002d2a <MSS_I2C_init+0x26>
20002d1a:	f24b 330c 	movw	r3, #45836	; 0xb30c
20002d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d22:	4298      	cmp	r0, r3
20002d24:	d04f      	beq.n	20002dc6 <MSS_I2C_init+0xc2>
20002d26:	be00      	bkpt	0x0000
20002d28:	e04d      	b.n	20002dc6 <MSS_I2C_init+0xc2>
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
20002d2a:	f7ff fdf9 	bl	20002920 <disable_interrupts>
20002d2e:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
20002d30:	f24b 2898 	movw	r8, #45720	; 0xb298
20002d34:	f2c2 0800 	movt	r8, #8192	; 0x2000
20002d38:	4640      	mov	r0, r8
20002d3a:	f04f 0100 	mov.w	r1, #0
20002d3e:	f04f 0274 	mov.w	r2, #116	; 0x74
20002d42:	f001 fe8d 	bl	20004a60 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    {
        this_i2c->irqn = I2C0_IRQn;
20002d46:	f04f 030e 	mov.w	r3, #14
20002d4a:	f8a8 3012 	strh.w	r3, [r8, #18]
        this_i2c->hw_reg = I2C0;
20002d4e:	f242 0300 	movw	r3, #8192	; 0x2000
20002d52:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002d56:	f8c8 3014 	str.w	r3, [r8, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
20002d5a:	f240 0300 	movw	r3, #0
20002d5e:	f2c4 2304 	movt	r3, #16900	; 0x4204
20002d62:	f8c8 3018 	str.w	r3, [r8, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
20002d66:	f242 0300 	movw	r3, #8192	; 0x2000
20002d6a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002d6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002d70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
20002d74:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002d76:	f24e 1200 	movw	r2, #57600	; 0xe100
20002d7a:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002d7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
20002d82:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
20002d86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002d88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
20002d8c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
20002d8e:	69a3      	ldr	r3, [r4, #24]
20002d90:	61e3      	str	r3, [r4, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
20002d92:	ea4f 0646 	mov.w	r6, r6, lsl #1
20002d96:	6026      	str	r6, [r4, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
20002d98:	f3c5 0280 	ubfx	r2, r5, #2, #1
20002d9c:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
20002d9e:	69a3      	ldr	r3, [r4, #24]
20002da0:	f3c5 0240 	ubfx	r2, r5, #1, #1
20002da4:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
20002da6:	69a3      	ldr	r3, [r4, #24]
20002da8:	f005 0501 	and.w	r5, r5, #1
20002dac:	601d      	str	r5, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
20002dae:	6963      	ldr	r3, [r4, #20]
20002db0:	7822      	ldrb	r2, [r4, #0]
20002db2:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
20002db4:	69a3      	ldr	r3, [r4, #24]
20002db6:	f04f 0201 	mov.w	r2, #1
20002dba:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
20002dbc:	4638      	mov	r0, r7
20002dbe:	f7ff fdb9 	bl	20002934 <restore_interrupts>
}
20002dc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
20002dc6:	f7ff fdab 	bl	20002920 <disable_interrupts>
20002dca:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
20002dcc:	4620      	mov	r0, r4
20002dce:	f04f 0100 	mov.w	r1, #0
20002dd2:	f04f 0274 	mov.w	r2, #116	; 0x74
20002dd6:	f001 fe43 	bl	20004a60 <memset>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
20002dda:	f04f 0311 	mov.w	r3, #17
20002dde:	8263      	strh	r3, [r4, #18]
        this_i2c->hw_reg = I2C1;
20002de0:	f242 0300 	movw	r3, #8192	; 0x2000
20002de4:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002de8:	6163      	str	r3, [r4, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
20002dea:	f240 0300 	movw	r3, #0
20002dee:	f2c4 2324 	movt	r3, #16932	; 0x4224
20002df2:	61a3      	str	r3, [r4, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
20002df4:	f242 0300 	movw	r3, #8192	; 0x2000
20002df8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002dfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002dfe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
20002e02:	631a      	str	r2, [r3, #48]	; 0x30
20002e04:	f24e 1200 	movw	r2, #57600	; 0xe100
20002e08:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002e0c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
20002e10:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
20002e14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002e16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
20002e1a:	631a      	str	r2, [r3, #48]	; 0x30
20002e1c:	e7b7      	b.n	20002d8e <MSS_I2C_init+0x8a>
20002e1e:	bf00      	nop

20002e20 <ACE_start_adc>:
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
20002e20:	f040 0080 	orr.w	r0, r0, #128	; 0x80
20002e24:	f240 0300 	movw	r3, #0
20002e28:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002e2c:	6518      	str	r0, [r3, #80]	; 0x50
}
20002e2e:	4770      	bx	lr

20002e30 <ACE_get_adc_result>:
)
{
    uint16_t result = 0u;
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
20002e30:	2802      	cmp	r0, #2
20002e32:	d903      	bls.n	20002e3c <ACE_get_adc_result+0xc>
20002e34:	be00      	bkpt	0x0000
20002e36:	f04f 0000 	mov.w	r0, #0
20002e3a:	4770      	bx	lr
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
20002e3c:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
20002e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e44:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
20002e48:	6813      	ldr	r3, [r2, #0]
        } while ( !data_valid );
20002e4a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20002e4e:	d0fb      	beq.n	20002e48 <ACE_get_adc_result+0x18>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
20002e50:	6810      	ldr	r0, [r2, #0]
20002e52:	ea4f 5000 	mov.w	r0, r0, lsl #20
20002e56:	ea4f 5010 	mov.w	r0, r0, lsr #20
    }
    return result;
}
20002e5a:	4770      	bx	lr

20002e5c <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
20002e5c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
20002e60:	b083      	sub	sp, #12
    ASSERT( sdd_id < NB_OF_SDD );
20002e62:	2802      	cmp	r0, #2
20002e64:	d901      	bls.n	20002e6a <ACE_configure_sdd+0xe>
20002e66:	be00      	bkpt	0x0000
20002e68:	e056      	b.n	20002f18 <ACE_configure_sdd+0xbc>
    if ( sdd_id < NB_OF_SDD )
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
20002e6a:	f24a 65fc 	movw	r5, #42748	; 0xa6fc
20002e6e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002e72:	ac01      	add	r4, sp, #4
20002e74:	68ee      	ldr	r6, [r5, #12]
20002e76:	f824 6b02 	strh.w	r6, [r4], #2
20002e7a:	ea4f 4616 	mov.w	r6, r6, lsr #16
20002e7e:	7026      	strb	r6, [r4, #0]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
20002e80:	f240 0400 	movw	r4, #0
20002e84:	f2c4 0402 	movt	r4, #16386	; 0x4002
20002e88:	f8d4 70c8 	ldr.w	r7, [r4, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20002e8c:	f04f 0600 	mov.w	r6, #0
20002e90:	f8c4 60c8 	str.w	r6, [r4, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
20002e94:	f10d 0c08 	add.w	ip, sp, #8
20002e98:	eb0c 0600 	add.w	r6, ip, r0
20002e9c:	f816 6c04 	ldrb.w	r6, [r6, #-4]
20002ea0:	eb06 0646 	add.w	r6, r6, r6, lsl #1
20002ea4:	eb04 1606 	add.w	r6, r4, r6, lsl #4
20002ea8:	f506 7c06 	add.w	ip, r6, #536	; 0x218
20002eac:	f88c 2004 	strb.w	r2, [ip, #4]
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
20002eb0:	f082 0801 	eor.w	r8, r2, #1
20002eb4:	f008 0801 	and.w	r8, r8, #1
20002eb8:	f3c2 0240 	ubfx	r2, r2, #1, #1
20002ebc:	f240 0c10 	movw	ip, #16
20002ec0:	f2c6 0c08 	movt	ip, #24584	; 0x6008
20002ec4:	eb08 0840 	add.w	r8, r8, r0, lsl #1
20002ec8:	eb02 0248 	add.w	r2, r2, r8, lsl #1
20002ecc:	4462      	add	r2, ip
20002ece:	f892 2084 	ldrb.w	r2, [r2, #132]	; 0x84
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
20002ed2:	f506 7604 	add.w	r6, r6, #528	; 0x210
20002ed6:	7132      	strb	r2, [r6, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20002ed8:	f8c4 70c8 	str.w	r7, [r4, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
20002edc:	eb05 0580 	add.w	r5, r5, r0, lsl #2
20002ee0:	692a      	ldr	r2, [r5, #16]
20002ee2:	6011      	str	r1, [r2, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
20002ee4:	6811      	ldr	r1, [r2, #0]
20002ee6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20002eea:	6011      	str	r1, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
20002eec:	b92b      	cbnz	r3, 20002efa <ACE_configure_sdd+0x9e>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
20002eee:	6921      	ldr	r1, [r4, #16]
20002ef0:	69ea      	ldr	r2, [r5, #28]
20002ef2:	ea21 0202 	bic.w	r2, r1, r2
20002ef6:	6122      	str	r2, [r4, #16]
20002ef8:	e00e      	b.n	20002f18 <ACE_configure_sdd+0xbc>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
20002efa:	f240 0300 	movw	r3, #0
20002efe:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002f02:	6919      	ldr	r1, [r3, #16]
20002f04:	f24a 62fc 	movw	r2, #42748	; 0xa6fc
20002f08:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002f0c:	eb02 0080 	add.w	r0, r2, r0, lsl #2
20002f10:	69c2      	ldr	r2, [r0, #28]
20002f12:	ea41 0202 	orr.w	r2, r1, r2
20002f16:	611a      	str	r2, [r3, #16]
        }
    }
}
20002f18:	b003      	add	sp, #12
20002f1a:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
20002f1e:	4770      	bx	lr

20002f20 <ACE_enable_sdd>:
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20002f20:	2802      	cmp	r0, #2
20002f22:	d901      	bls.n	20002f28 <ACE_enable_sdd+0x8>
20002f24:	be00      	bkpt	0x0000
20002f26:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
20002f28:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
20002f2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f30:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002f34:	6903      	ldr	r3, [r0, #16]
20002f36:	681a      	ldr	r2, [r3, #0]
20002f38:	f042 0220 	orr.w	r2, r2, #32
20002f3c:	601a      	str	r2, [r3, #0]
20002f3e:	4770      	bx	lr

20002f40 <ACE_disable_sdd>:
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20002f40:	2802      	cmp	r0, #2
20002f42:	d901      	bls.n	20002f48 <ACE_disable_sdd+0x8>
20002f44:	be00      	bkpt	0x0000
20002f46:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
20002f48:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
20002f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f50:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002f54:	6903      	ldr	r3, [r0, #16]
20002f56:	681a      	ldr	r2, [r3, #0]
20002f58:	f022 0220 	bic.w	r2, r2, #32
20002f5c:	601a      	str	r2, [r3, #0]
20002f5e:	4770      	bx	lr

20002f60 <ACE_set_sdd_value>:
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20002f60:	2802      	cmp	r0, #2
20002f62:	d901      	bls.n	20002f68 <ACE_set_sdd_value+0x8>
20002f64:	be00      	bkpt	0x0000
20002f66:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
20002f68:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
20002f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f70:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002f74:	6a83      	ldr	r3, [r0, #40]	; 0x28
20002f76:	ea4f 4211 	mov.w	r2, r1, lsr #16
20002f7a:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
20002f7c:	6b43      	ldr	r3, [r0, #52]	; 0x34
20002f7e:	6019      	str	r1, [r3, #0]
20002f80:	4770      	bx	lr
20002f82:	bf00      	nop

20002f84 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
20002f84:	b430      	push	{r4, r5}
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
20002f86:	f240 0300 	movw	r3, #0
20002f8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002f8e:	691b      	ldr	r3, [r3, #16]
    
    if ( SDD_NO_UPDATE != sdd0_value )
20002f90:	f1b0 3fff 	cmp.w	r0, #4294967295
20002f94:	d00a      	beq.n	20002fac <ACE_set_sdd_value_sync+0x28>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
20002f96:	ea4f 4510 	mov.w	r5, r0, lsr #16
20002f9a:	f240 0400 	movw	r4, #0
20002f9e:	f2c4 0402 	movt	r4, #16386	; 0x4002
20002fa2:	66e5      	str	r5, [r4, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
20002fa4:	f8c4 0500 	str.w	r0, [r4, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
20002fa8:	f043 0301 	orr.w	r3, r3, #1
    }

    if ( SDD_NO_UPDATE != sdd1_value )
20002fac:	f1b1 3fff 	cmp.w	r1, #4294967295
20002fb0:	d00b      	beq.n	20002fca <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
20002fb2:	ea4f 4411 	mov.w	r4, r1, lsr #16
20002fb6:	f240 0000 	movw	r0, #0
20002fba:	f2c4 0002 	movt	r0, #16386	; 0x4002
20002fbe:	f8c0 40ac 	str.w	r4, [r0, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
20002fc2:	f8c0 1504 	str.w	r1, [r0, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
20002fc6:	f043 0302 	orr.w	r3, r3, #2
    }

    if ( SDD_NO_UPDATE != sdd2_value )
20002fca:	f1b2 3fff 	cmp.w	r2, #4294967295
20002fce:	d00f      	beq.n	20002ff0 <ACE_set_sdd_value_sync+0x6c>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
20002fd0:	ea4f 4012 	mov.w	r0, r2, lsr #16
20002fd4:	f240 0100 	movw	r1, #0
20002fd8:	f2c4 0102 	movt	r1, #16386	; 0x4002
20002fdc:	f8c1 00ec 	str.w	r0, [r1, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
20002fe0:	ea4f 2012 	mov.w	r0, r2, lsr #8
20002fe4:	f8c1 00e8 	str.w	r0, [r1, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
20002fe8:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
20002fec:	f043 0304 	orr.w	r3, r3, #4
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
20002ff0:	f240 0200 	movw	r2, #0
20002ff4:	f2c4 0202 	movt	r2, #16386	; 0x4002
20002ff8:	6113      	str	r3, [r2, #16]
}
20002ffa:	bc30      	pop	{r4, r5}
20002ffc:	4770      	bx	lr
20002ffe:	bf00      	nop

20003000 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
20003000:	b410      	push	{r4}
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
20003002:	f000 0301 	and.w	r3, r0, #1
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20003006:	2809      	cmp	r0, #9
20003008:	d900      	bls.n	2000300c <ACE_set_comp_reference+0xc>
2000300a:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
2000300c:	2903      	cmp	r1, #3
2000300e:	d900      	bls.n	20003012 <ACE_set_comp_reference+0x12>
20003010:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
20003012:	b903      	cbnz	r3, 20003016 <ACE_set_comp_reference+0x16>
20003014:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
20003016:	2903      	cmp	r1, #3
20003018:	bf8c      	ite	hi
2000301a:	2200      	movhi	r2, #0
2000301c:	2201      	movls	r2, #1
2000301e:	2809      	cmp	r0, #9
20003020:	bf8c      	ite	hi
20003022:	2200      	movhi	r2, #0
20003024:	f002 0201 	andls.w	r2, r2, #1
20003028:	2a00      	cmp	r2, #0
2000302a:	d035      	beq.n	20003098 <ACE_set_comp_reference+0x98>
2000302c:	2b00      	cmp	r3, #0
2000302e:	d033      	beq.n	20003098 <ACE_set_comp_reference+0x98>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
20003030:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
20003034:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003038:	4418      	add	r0, r3
2000303a:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
2000303e:	f240 0300 	movw	r3, #0
20003042:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003046:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
2000304a:	f04f 0400 	mov.w	r4, #0
2000304e:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
20003052:	2903      	cmp	r1, #3
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
20003054:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20003058:	ea4f 1202 	mov.w	r2, r2, lsl #4
2000305c:	f240 2328 	movw	r3, #552	; 0x228
20003060:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003064:	4413      	add	r3, r2
20003066:	791a      	ldrb	r2, [r3, #4]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( ADC_IN_COMP_REF == reference )
20003068:	d107      	bne.n	2000307a <ACE_set_comp_reference+0x7a>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
2000306a:	f002 02df 	and.w	r2, r2, #223	; 0xdf
2000306e:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
20003070:	7a1a      	ldrb	r2, [r3, #8]
20003072:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
20003076:	721a      	strb	r2, [r3, #8]
20003078:	e008      	b.n	2000308c <ACE_set_comp_reference+0x8c>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
2000307a:	f042 0220 	orr.w	r2, r2, #32
2000307e:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
20003080:	7a1a      	ldrb	r2, [r3, #8]
20003082:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
20003086:	4411      	add	r1, r2
20003088:	b2c9      	uxtb	r1, r1
2000308a:	7219      	strb	r1, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
2000308c:	f240 0300 	movw	r3, #0
20003090:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003094:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
    }
}
20003098:	bc10      	pop	{r4}
2000309a:	4770      	bx	lr

2000309c <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
2000309c:	b430      	push	{r4, r5}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
2000309e:	2809      	cmp	r0, #9
200030a0:	d900      	bls.n	200030a4 <ACE_set_comp_hysteresis+0x8>
200030a2:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
200030a4:	2903      	cmp	r1, #3
200030a6:	d901      	bls.n	200030ac <ACE_set_comp_hysteresis+0x10>
200030a8:	be00      	bkpt	0x0000
200030aa:	e038      	b.n	2000311e <ACE_set_comp_hysteresis+0x82>
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
200030ac:	2809      	cmp	r0, #9
200030ae:	d836      	bhi.n	2000311e <ACE_set_comp_hysteresis+0x82>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
200030b0:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
200030b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030b8:	4403      	add	r3, r0
200030ba:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
200030be:	f240 0300 	movw	r3, #0
200030c2:	f2c4 0302 	movt	r3, #16386	; 0x4002
200030c6:	f8d3 40c8 	ldr.w	r4, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
200030ca:	f04f 0500 	mov.w	r5, #0
200030ce:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
    
        if ( odd )
200030d2:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
200030d6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
200030da:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( odd )
200030de:	d00c      	beq.n	200030fa <ACE_set_comp_hysteresis+0x5e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
200030e0:	f240 2328 	movw	r3, #552	; 0x228
200030e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
200030e8:	4413      	add	r3, r2
200030ea:	791a      	ldrb	r2, [r3, #4]
200030ec:	f002 023f 	and.w	r2, r2, #63	; 0x3f
200030f0:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
200030f4:	b2c9      	uxtb	r1, r1
200030f6:	7119      	strb	r1, [r3, #4]
200030f8:	e00b      	b.n	20003112 <ACE_set_comp_hysteresis+0x76>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
200030fa:	f240 2320 	movw	r3, #544	; 0x220
200030fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003102:	4413      	add	r3, r2
20003104:	7a1a      	ldrb	r2, [r3, #8]
20003106:	f002 023f 	and.w	r2, r2, #63	; 0x3f
2000310a:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
2000310e:	b2c9      	uxtb	r1, r1
20003110:	7219      	strb	r1, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20003112:	f240 0300 	movw	r3, #0
20003116:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000311a:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    }
}
2000311e:	bc30      	pop	{r4, r5}
20003120:	4770      	bx	lr
20003122:	bf00      	nop

20003124 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
20003124:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20003126:	2809      	cmp	r0, #9
20003128:	d901      	bls.n	2000312e <ACE_enable_comp+0xa>
2000312a:	be00      	bkpt	0x0000
2000312c:	e030      	b.n	20003190 <ACE_enable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
2000312e:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
20003132:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003136:	4403      	add	r3, r0
20003138:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
2000313c:	f240 0300 	movw	r3, #0
20003140:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003144:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20003148:	f04f 0400 	mov.w	r4, #0
2000314c:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
20003150:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
20003154:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20003158:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
2000315c:	d009      	beq.n	20003172 <ACE_enable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
2000315e:	f240 2328 	movw	r3, #552	; 0x228
20003162:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003166:	4413      	add	r3, r2
20003168:	791a      	ldrb	r2, [r3, #4]
2000316a:	f042 0210 	orr.w	r2, r2, #16
2000316e:	711a      	strb	r2, [r3, #4]
20003170:	e008      	b.n	20003184 <ACE_enable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
20003172:	f240 2320 	movw	r3, #544	; 0x220
20003176:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000317a:	4413      	add	r3, r2
2000317c:	7a1a      	ldrb	r2, [r3, #8]
2000317e:	f042 0210 	orr.w	r2, r2, #16
20003182:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20003184:	f240 0300 	movw	r3, #0
20003188:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000318c:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
20003190:	bc10      	pop	{r4}
20003192:	4770      	bx	lr

20003194 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
20003194:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20003196:	2809      	cmp	r0, #9
20003198:	d901      	bls.n	2000319e <ACE_disable_comp+0xa>
2000319a:	be00      	bkpt	0x0000
2000319c:	e030      	b.n	20003200 <ACE_disable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
2000319e:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
200031a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031a6:	4403      	add	r3, r0
200031a8:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
200031ac:	f240 0300 	movw	r3, #0
200031b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
200031b4:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
200031b8:	f04f 0400 	mov.w	r4, #0
200031bc:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
200031c0:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
200031c4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
200031c8:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
200031cc:	d009      	beq.n	200031e2 <ACE_disable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
200031ce:	f240 2328 	movw	r3, #552	; 0x228
200031d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
200031d6:	4413      	add	r3, r2
200031d8:	791a      	ldrb	r2, [r3, #4]
200031da:	f002 02ef 	and.w	r2, r2, #239	; 0xef
200031de:	711a      	strb	r2, [r3, #4]
200031e0:	e008      	b.n	200031f4 <ACE_disable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
200031e2:	f240 2320 	movw	r3, #544	; 0x220
200031e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
200031ea:	4413      	add	r3, r2
200031ec:	7a1a      	ldrb	r2, [r3, #8]
200031ee:	f002 02ef 	and.w	r2, r2, #239	; 0xef
200031f2:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
200031f4:	f240 0300 	movw	r3, #0
200031f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
200031fc:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
20003200:	bc10      	pop	{r4}
20003202:	4770      	bx	lr

20003204 <ACE_enable_comp_rise_irq>:
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
20003204:	2809      	cmp	r0, #9
20003206:	d900      	bls.n	2000320a <ACE_enable_comp_rise_irq+0x6>
20003208:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
2000320a:	f241 2300 	movw	r3, #4608	; 0x1200
2000320e:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003212:	f853 2f0c 	ldr.w	r2, [r3, #12]!
20003216:	f44f 5180 	mov.w	r1, #4096	; 0x1000
2000321a:	fa01 f000 	lsl.w	r0, r1, r0
2000321e:	ea40 0002 	orr.w	r0, r0, r2
20003222:	6018      	str	r0, [r3, #0]
}
20003224:	4770      	bx	lr
20003226:	bf00      	nop

20003228 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
20003228:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
2000322a:	2809      	cmp	r0, #9
2000322c:	d900      	bls.n	20003230 <ACE_disable_comp_rise_irq+0x8>
2000322e:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
20003230:	f241 2300 	movw	r3, #4608	; 0x1200
20003234:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003238:	f853 2f0c 	ldr.w	r2, [r3, #12]!
2000323c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20003240:	fa01 f000 	lsl.w	r0, r1, r0
20003244:	ea22 0000 	bic.w	r0, r2, r0
20003248:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
2000324a:	681b      	ldr	r3, [r3, #0]
2000324c:	9301      	str	r3, [sp, #4]
    ++dummy_read;
2000324e:	9b01      	ldr	r3, [sp, #4]
20003250:	f103 0301 	add.w	r3, r3, #1
20003254:	9301      	str	r3, [sp, #4]
}
20003256:	b002      	add	sp, #8
20003258:	4770      	bx	lr
2000325a:	bf00      	nop

2000325c <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
2000325c:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
2000325e:	2809      	cmp	r0, #9
20003260:	d900      	bls.n	20003264 <ACE_clear_comp_rise_irq+0x8>
20003262:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
20003264:	f241 2300 	movw	r3, #4608	; 0x1200
20003268:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000326c:	f853 2f14 	ldr.w	r2, [r3, #20]!
20003270:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20003274:	fa01 f000 	lsl.w	r0, r1, r0
20003278:	ea40 0002 	orr.w	r0, r0, r2
2000327c:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
2000327e:	681b      	ldr	r3, [r3, #0]
20003280:	9301      	str	r3, [sp, #4]
    ++dummy_read;
20003282:	9b01      	ldr	r3, [sp, #4]
20003284:	f103 0301 	add.w	r3, r3, #1
20003288:	9301      	str	r3, [sp, #4]
}
2000328a:	b002      	add	sp, #8
2000328c:	4770      	bx	lr
2000328e:	bf00      	nop

20003290 <ACE_enable_comp_fall_irq>:
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
20003290:	2809      	cmp	r0, #9
20003292:	d900      	bls.n	20003296 <ACE_enable_comp_fall_irq+0x6>
20003294:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
20003296:	f241 2300 	movw	r3, #4608	; 0x1200
2000329a:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000329e:	f853 2f0c 	ldr.w	r2, [r3, #12]!
200032a2:	f04f 0101 	mov.w	r1, #1
200032a6:	fa01 f000 	lsl.w	r0, r1, r0
200032aa:	ea40 0002 	orr.w	r0, r0, r2
200032ae:	6018      	str	r0, [r3, #0]
}
200032b0:	4770      	bx	lr
200032b2:	bf00      	nop

200032b4 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
200032b4:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
200032b6:	2809      	cmp	r0, #9
200032b8:	d900      	bls.n	200032bc <ACE_disable_comp_fall_irq+0x8>
200032ba:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
200032bc:	f241 2300 	movw	r3, #4608	; 0x1200
200032c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
200032c4:	f853 2f0c 	ldr.w	r2, [r3, #12]!
200032c8:	f04f 0101 	mov.w	r1, #1
200032cc:	fa01 f000 	lsl.w	r0, r1, r0
200032d0:	ea22 0000 	bic.w	r0, r2, r0
200032d4:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
200032d6:	681b      	ldr	r3, [r3, #0]
200032d8:	9301      	str	r3, [sp, #4]
    ++dummy_read;
200032da:	9b01      	ldr	r3, [sp, #4]
200032dc:	440b      	add	r3, r1
200032de:	9301      	str	r3, [sp, #4]
}
200032e0:	b002      	add	sp, #8
200032e2:	4770      	bx	lr

200032e4 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
200032e4:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
200032e6:	2809      	cmp	r0, #9
200032e8:	d900      	bls.n	200032ec <ACE_clear_comp_fall_irq+0x8>
200032ea:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
200032ec:	f241 2300 	movw	r3, #4608	; 0x1200
200032f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
200032f4:	f853 2f14 	ldr.w	r2, [r3, #20]!
200032f8:	f04f 0101 	mov.w	r1, #1
200032fc:	fa01 f000 	lsl.w	r0, r1, r0
20003300:	ea40 0002 	orr.w	r0, r0, r2
20003304:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
20003306:	681b      	ldr	r3, [r3, #0]
20003308:	9301      	str	r3, [sp, #4]
    ++dummy_read;
2000330a:	9b01      	ldr	r3, [sp, #4]
2000330c:	440b      	add	r3, r1
2000330e:	9301      	str	r3, [sp, #4]
}
20003310:	b002      	add	sp, #8
20003312:	4770      	bx	lr

20003314 <ACE_get_comp_status>:
/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    return ACE->COMP_IRQ;
20003314:	f241 2310 	movw	r3, #4624	; 0x1210
20003318:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000331c:	6818      	ldr	r0, [r3, #0]
}
2000331e:	4770      	bx	lr

20003320 <ACE_get_channel_count>:
(
    void
)
{
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
}
20003320:	f04f 0002 	mov.w	r0, #2
20003324:	4770      	bx	lr
20003326:	bf00      	nop

20003328 <ACE_get_first_channel>:
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    
    return channel_handle;
}
20003328:	f04f 0000 	mov.w	r0, #0
2000332c:	4770      	bx	lr
2000332e:	bf00      	nop

20003330 <ACE_get_next_channel>:
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    ++channel_handle;
20003330:	f100 0001 	add.w	r0, r0, #1
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
20003334:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    {
         channel_handle = (ace_channel_handle_t)0;
    }
    
    return channel_handle;
}
20003338:	2801      	cmp	r0, #1
2000333a:	bf88      	it	hi
2000333c:	2000      	movhi	r0, #0
2000333e:	4770      	bx	lr

20003340 <ACE_get_input_channel_handle>:
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
20003340:	f64a 335c 	movw	r3, #43868	; 0xab5c
20003344:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003348:	791b      	ldrb	r3, [r3, #4]
2000334a:	4283      	cmp	r3, r0
2000334c:	bf08      	it	eq
2000334e:	2000      	moveq	r0, #0
20003350:	d00b      	beq.n	2000336a <ACE_get_input_channel_handle+0x2a>
20003352:	f64a 335c 	movw	r3, #43868	; 0xab5c
20003356:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000335a:	7d1b      	ldrb	r3, [r3, #20]
2000335c:	4283      	cmp	r3, r0
2000335e:	d002      	beq.n	20003366 <ACE_get_input_channel_handle+0x26>
20003360:	f04f 0002 	mov.w	r0, #2
20003364:	4770      	bx	lr
20003366:	f04f 0001 	mov.w	r0, #1
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
2000336a:	b2c0      	uxtb	r0, r0
            break;
        }
    }
    return channel_handle;
}
2000336c:	4770      	bx	lr
2000336e:	bf00      	nop

20003370 <ACE_get_ppe_sample>:
{
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
20003370:	f64a 335c 	movw	r3, #43868	; 0xab5c
20003374:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003378:	eb03 1300 	add.w	r3, r3, r0, lsl #4
2000337c:	88da      	ldrh	r2, [r3, #6]
2000337e:	f240 0300 	movw	r3, #0
20003382:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003386:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
2000338a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000338e:	ea4f 4313 	mov.w	r3, r3, lsr #16
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
20003392:	b218      	sxth	r0, r3
        /* Normalize negative value to zero. */
        sample = 0u;
    }
    
    return sample;
}
20003394:	ea23 70e0 	bic.w	r0, r3, r0, asr #31
20003398:	4770      	bx	lr
2000339a:	bf00      	nop

2000339c <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
2000339c:	b510      	push	{r4, lr}
2000339e:	4604      	mov	r4, r0
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
200033a0:	f64a 335c 	movw	r3, #43868	; 0xab5c
200033a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033a8:	6819      	ldr	r1, [r3, #0]
200033aa:	b121      	cbz	r1, 200033b6 <ACE_get_channel_handle+0x1a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
200033ac:	f04f 0210 	mov.w	r2, #16
200033b0:	f001 fbf2 	bl	20004b98 <strncmp>
            if ( 0 == diff )
200033b4:	b168      	cbz	r0, 200033d2 <ACE_get_channel_handle+0x36>
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
200033b6:	f64a 335c 	movw	r3, #43868	; 0xab5c
200033ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033be:	6919      	ldr	r1, [r3, #16]
200033c0:	b149      	cbz	r1, 200033d6 <ACE_get_channel_handle+0x3a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
200033c2:	4620      	mov	r0, r4
200033c4:	f04f 0210 	mov.w	r2, #16
200033c8:	f001 fbe6 	bl	20004b98 <strncmp>
            if ( 0 == diff )
200033cc:	b918      	cbnz	r0, 200033d6 <ACE_get_channel_handle+0x3a>
200033ce:	f04f 0001 	mov.w	r0, #1
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
200033d2:	b2c0      	uxtb	r0, r0
                break;
200033d4:	bd10      	pop	{r4, pc}
200033d6:	f04f 0002 	mov.w	r0, #2
            }
        }
    }
    return channel_handle;
}
200033da:	bd10      	pop	{r4, pc}

200033dc <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
200033dc:	b508      	push	{r3, lr}
    /* Initialize driver's internal data. */
    ace_init_flags();
200033de:	f000 fbcd 	bl	20003b7c <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
200033e2:	f000 f8fd 	bl	200035e0 <ace_init_convert>
}
200033e6:	bd08      	pop	{r3, pc}

200033e8 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
200033e8:	f3ef 8009 	mrs	r0, PSP
200033ec:	4600      	mov	r0, r0
200033ee:	4770      	bx	lr

200033f0 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
200033f0:	f380 8809 	msr	PSP, r0
200033f4:	4770      	bx	lr
200033f6:	bf00      	nop

200033f8 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
200033f8:	f3ef 8008 	mrs	r0, MSP
200033fc:	4600      	mov	r0, r0
200033fe:	4770      	bx	lr

20003400 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
20003400:	f380 8808 	msr	MSP, r0
20003404:	4770      	bx	lr
20003406:	bf00      	nop

20003408 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
20003408:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
2000340c:	4770      	bx	lr
2000340e:	bf00      	nop

20003410 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
20003410:	f380 8811 	msr	BASEPRI, r0
}
20003414:	4770      	bx	lr
20003416:	bf00      	nop

20003418 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20003418:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
2000341c:	4770      	bx	lr
2000341e:	bf00      	nop

20003420 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20003420:	f380 8810 	msr	PRIMASK, r0
}
20003424:	4770      	bx	lr
20003426:	bf00      	nop

20003428 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
20003428:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
2000342c:	4770      	bx	lr
2000342e:	bf00      	nop

20003430 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
20003430:	f380 8813 	msr	FAULTMASK, r0
}
20003434:	4770      	bx	lr
20003436:	bf00      	nop

20003438 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
20003438:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
2000343c:	4770      	bx	lr
2000343e:	bf00      	nop

20003440 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20003440:	f380 8814 	msr	CONTROL, r0
}
20003444:	4770      	bx	lr
20003446:	bf00      	nop

20003448 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
20003448:	ba00      	rev	r0, r0
  return(result);
}
2000344a:	4770      	bx	lr

2000344c <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
2000344c:	ba40      	rev16	r0, r0
  return(result);
}
2000344e:	4770      	bx	lr

20003450 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
20003450:	bac0      	revsh	r0, r0
  return(result);
}
20003452:	4770      	bx	lr

20003454 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20003454:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
20003458:	4770      	bx	lr
2000345a:	bf00      	nop

2000345c <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
2000345c:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
20003460:	b2c0      	uxtb	r0, r0
20003462:	4770      	bx	lr

20003464 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
20003464:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
20003468:	b280      	uxth	r0, r0
2000346a:	4770      	bx	lr

2000346c <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
2000346c:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
20003470:	4770      	bx	lr
20003472:	bf00      	nop

20003474 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
20003474:	e8c1 0f43 	strexb	r3, r0, [r1]
20003478:	4618      	mov	r0, r3
   return(result);
}
2000347a:	4770      	bx	lr

2000347c <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
2000347c:	e8c1 0f53 	strexh	r3, r0, [r1]
20003480:	4618      	mov	r0, r3
   return(result);
}
20003482:	4770      	bx	lr

20003484 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20003484:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
20003488:	4770      	bx	lr
2000348a:	bf00      	nop

2000348c <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
2000348c:	4770      	bx	lr
2000348e:	bf00      	nop

20003490 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20003490:	b430      	push	{r4, r5}
20003492:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20003494:	f24a 7348 	movw	r3, #42824	; 0xa748
20003498:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000349c:	46ec      	mov	ip, sp
2000349e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200034a0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200034a4:	f242 0300 	movw	r3, #8192	; 0x2000
200034a8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200034ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
200034ae:	f002 020c 	and.w	r2, r2, #12
200034b2:	a904      	add	r1, sp, #16
200034b4:	440a      	add	r2, r1
200034b6:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200034ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
200034bc:	f3c2 1201 	ubfx	r2, r2, #4, #2
200034c0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
200034c4:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
200034c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
200034ca:	f3c2 1281 	ubfx	r2, r2, #6, #2
200034ce:	eb01 0282 	add.w	r2, r1, r2, lsl #2
200034d2:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200034d6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200034d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
200034da:	f3c1 2104 	ubfx	r1, r1, #8, #5
200034de:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
200034e2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
200034e6:	bf18      	it	ne
200034e8:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200034ea:	f240 2330 	movw	r3, #560	; 0x230
200034ee:	f2c6 0308 	movt	r3, #24584	; 0x6008
200034f2:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
200034f4:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
200034f8:	f241 13cf 	movw	r3, #4559	; 0x11cf
200034fc:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20003500:	429a      	cmp	r2, r3
20003502:	d105      	bne.n	20003510 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
20003504:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003508:	f2c6 0301 	movt	r3, #24577	; 0x6001
2000350c:	681a      	ldr	r2, [r3, #0]
2000350e:	e028      	b.n	20003562 <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20003510:	f640 031c 	movw	r3, #2076	; 0x81c
20003514:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003518:	681a      	ldr	r2, [r3, #0]
2000351a:	f244 3341 	movw	r3, #17217	; 0x4341
2000351e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20003522:	429a      	cmp	r2, r3
20003524:	d11e      	bne.n	20003564 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
20003526:	f640 0340 	movw	r3, #2112	; 0x840
2000352a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000352e:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20003530:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20003534:	f240 3300 	movw	r3, #768	; 0x300
20003538:	f2c0 0301 	movt	r3, #1
2000353c:	429a      	cmp	r2, r3
2000353e:	d911      	bls.n	20003564 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003540:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
20003544:	d205      	bcs.n	20003552 <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
20003546:	f241 632c 	movw	r3, #5676	; 0x162c
2000354a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000354e:	681a      	ldr	r2, [r3, #0]
20003550:	e007      	b.n	20003562 <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003552:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
20003556:	d205      	bcs.n	20003564 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20003558:	f641 63ac 	movw	r3, #7852	; 0x1eac
2000355c:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003560:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
20003562:	b922      	cbnz	r2, 2000356e <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003564:	be00      	bkpt	0x0000
20003566:	f647 0240 	movw	r2, #30784	; 0x7840
2000356a:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
2000356e:	f64a 333c 	movw	r3, #43836	; 0xab3c
20003572:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003576:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20003578:	fbb2 f5f5 	udiv	r5, r2, r5
2000357c:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
2000357e:	fbb2 f4f4 	udiv	r4, r2, r4
20003582:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20003584:	fbb2 f0f0 	udiv	r0, r2, r0
20003588:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
2000358a:	fbb2 f1f1 	udiv	r1, r2, r1
2000358e:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20003590:	615a      	str	r2, [r3, #20]
}
20003592:	b004      	add	sp, #16
20003594:	bc30      	pop	{r4, r5}
20003596:	4770      	bx	lr

20003598 <ACE_get_channel_type>:
    ace_channel_handle_t    channel_handle
)
{
    channel_type_t channel_type = VOLTAGE;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
20003598:	2801      	cmp	r0, #1
2000359a:	d903      	bls.n	200035a4 <ACE_get_channel_type+0xc>
2000359c:	be00      	bkpt	0x0000
2000359e:	f04f 0000 	mov.w	r0, #0
200035a2:	4770      	bx	lr
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        channel_type = channel_type_lut_h[channel_handle];
200035a4:	f24b 03d0 	movw	r3, #45264	; 0xb0d0
200035a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035ac:	5c18      	ldrb	r0, [r3, r0]
    {
        channel_type = VOLTAGE;
    }
    
    return channel_type;
}
200035ae:	4770      	bx	lr

200035b0 <ACE_convert_adc_input_to_mV>:
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
200035b0:	f64a 335c 	movw	r3, #43868	; 0xab5c
200035b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035b8:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200035bc:	791a      	ldrb	r2, [r3, #4]
200035be:	ea4f 1212 	mov.w	r2, r2, lsr #4
200035c2:	f64a 3354 	movw	r3, #43860	; 0xab54
200035c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035ca:	eb03 0082 	add.w	r0, r3, r2, lsl #2
200035ce:	8840      	ldrh	r0, [r0, #2]
200035d0:	fb00 f001 	mul.w	r0, r0, r1
200035d4:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    
    return voltage;
}
200035d8:	fbb0 f0f3 	udiv	r0, r0, r3
200035dc:	4770      	bx	lr
200035de:	bf00      	nop

200035e0 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
200035e0:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
200035e4:	f240 0200 	movw	r2, #0
200035e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
200035ec:	f8d2 50c8 	ldr.w	r5, [r2, #200]	; 0xc8
    ACE->PC2_CTRL = 0u;
200035f0:	f04f 0300 	mov.w	r3, #0
200035f4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
200035f8:	4610      	mov	r0, r2
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
200035fa:	4c36      	ldr	r4, [pc, #216]	; (200036d4 <ace_init_convert+0xf4>)
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
200035fc:	b2da      	uxtb	r2, r3
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
200035fe:	ea4f 0152 	mov.w	r1, r2, lsr #1
20003602:	eb01 0141 	add.w	r1, r1, r1, lsl #1
20003606:	eb00 1101 	add.w	r1, r0, r1, lsl #4
2000360a:	f501 7108 	add.w	r1, r1, #544	; 0x220
2000360e:	7909      	ldrb	r1, [r1, #4]
        channel_is_abps2 = abps_idx & 0x01u;
        if(channel_is_abps2)
20003610:	f012 0f01 	tst.w	r2, #1
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
20003614:	bf14      	ite	ne
20003616:	f3c1 1141 	ubfxne	r1, r1, #5, #2
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
2000361a:	f3c1 0141 	ubfxeq	r1, r1, #1, #2
2000361e:	54e1      	strb	r1, [r4, r3]
20003620:	f103 0301 	add.w	r3, r3, #1
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
20003624:	2b0a      	cmp	r3, #10
20003626:	d1e9      	bne.n	200035fc <ace_init_convert+0x1c>
20003628:	f04f 0300 	mov.w	r3, #0
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
2000362c:	f64a 345c 	movw	r4, #43868	; 0xab5c
20003630:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003634:	f24a 72e8 	movw	r2, #42984	; 0xa7e8
20003638:	f2c2 0200 	movt	r2, #8192	; 0x2000
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
2000363c:	f240 0700 	movw	r7, #0
20003640:	f2c4 0702 	movt	r7, #16386	; 0x4002
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
20003644:	4698      	mov	r8, r3
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
                if ( acb_config_byte & 0x01u )
20003646:	f04f 0a02 	mov.w	sl, #2
                ASSERT(0);
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
2000364a:	f24b 0cd0 	movw	ip, #45264	; 0xb0d0
2000364e:	f2c2 0c00 	movt	ip, #8192	; 0x2000
#define PPE_SAMPLES_RESOLUTION    4095u

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
20003652:	461e      	mov	r6, r3
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
20003654:	eb04 1103 	add.w	r1, r4, r3, lsl #4
20003658:	7909      	ldrb	r1, [r1, #4]
2000365a:	5c50      	ldrb	r0, [r2, r1]
        
        switch (channel_type_lut[channel_id])
2000365c:	4411      	add	r1, r2
2000365e:	f891 1030 	ldrb.w	r1, [r1, #48]	; 0x30
20003662:	2901      	cmp	r1, #1
20003664:	d003      	beq.n	2000366e <ace_init_convert+0x8e>
20003666:	b321      	cbz	r1, 200036b2 <ace_init_convert+0xd2>
20003668:	2902      	cmp	r1, #2
2000366a:	d11f      	bne.n	200036ac <ace_init_convert+0xcc>
2000366c:	e00e      	b.n	2000368c <ace_init_convert+0xac>
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
2000366e:	28ff      	cmp	r0, #255	; 0xff
20003670:	d100      	bne.n	20003674 <ace_init_convert+0x94>
20003672:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
20003674:	eb00 0040 	add.w	r0, r0, r0, lsl #1
20003678:	eb07 1100 	add.w	r1, r7, r0, lsl #4
2000367c:	f501 7108 	add.w	r1, r1, #544	; 0x220
20003680:	7a09      	ldrb	r1, [r1, #8]
20003682:	f081 0101 	eor.w	r1, r1, #1
20003686:	f001 0101 	and.w	r1, r1, #1
2000368a:	e013      	b.n	200036b4 <ace_init_convert+0xd4>
                    channel_type = CURRENT;
                }
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
2000368c:	28ff      	cmp	r0, #255	; 0xff
2000368e:	d100      	bne.n	20003692 <ace_init_convert+0xb2>
20003690:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
20003692:	eb00 0040 	add.w	r0, r0, r0, lsl #1
20003696:	eb07 1100 	add.w	r1, r7, r0, lsl #4
2000369a:	f501 710a 	add.w	r1, r1, #552	; 0x228
2000369e:	7909      	ldrb	r1, [r1, #4]
                if ( acb_config_byte & 0x01u )
200036a0:	f011 0f01 	tst.w	r1, #1
200036a4:	bf08      	it	eq
200036a6:	4651      	moveq	r1, sl
200036a8:	d004      	beq.n	200036b4 <ace_init_convert+0xd4>
200036aa:	e002      	b.n	200036b2 <ace_init_convert+0xd2>
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
200036ac:	be00      	bkpt	0x0000
200036ae:	4641      	mov	r1, r8
200036b0:	e000      	b.n	200036b4 <ace_init_convert+0xd4>
200036b2:	4641      	mov	r1, r8
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
200036b4:	f80c 1006 	strb.w	r1, [ip, r6]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
200036b8:	f103 0301 	add.w	r3, r3, #1
200036bc:	2b02      	cmp	r3, #2
200036be:	d1c8      	bne.n	20003652 <ace_init_convert+0x72>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
200036c0:	f240 0300 	movw	r3, #0
200036c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
200036c8:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
}
200036cc:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
200036d0:	4770      	bx	lr
200036d2:	bf00      	nop
200036d4:	2000b0d4 	.word	0x2000b0d4

200036d8 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
200036d8:	b410      	push	{r4}
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
200036da:	f64a 335c 	movw	r3, #43868	; 0xab5c
200036de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036e2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200036e6:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
200036e8:	ea4f 1413 	mov.w	r4, r3, lsr #4
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
200036ec:	469c      	mov	ip, r3
200036ee:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
200036f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036f6:	4463      	add	r3, ip
200036f8:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
200036fc:	2bff      	cmp	r3, #255	; 0xff
200036fe:	d115      	bne.n	2000372c <ACE_convert_to_mV+0x54>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
        voltage = (int32_t)adc_voltage;
20003700:	f64a 3354 	movw	r3, #43860	; 0xab54
20003704:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003708:	eb03 0484 	add.w	r4, r3, r4, lsl #2
2000370c:	8863      	ldrh	r3, [r4, #2]
2000370e:	fb03 f101 	mul.w	r1, r3, r1
20003712:	f240 1301 	movw	r3, #257	; 0x101
20003716:	f2c0 0310 	movt	r3, #16
2000371a:	fba3 2301 	umull	r2, r3, r3, r1
2000371e:	ebc3 0101 	rsb	r1, r3, r1
20003722:	eb03 0351 	add.w	r3, r3, r1, lsr #1
20003726:	ea4f 20d3 	mov.w	r0, r3, lsr #11
2000372a:	e031      	b.n	20003790 <ACE_convert_to_mV+0xb8>
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        sample = (int32_t)sample_value;
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
        gain = (int32_t)apbs_gain_lut[gdec];
2000372c:	f24b 00d0 	movw	r0, #45264	; 0xb0d0
20003730:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003734:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
20003738:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000373c:	eb0c 0203 	add.w	r2, ip, r3
20003740:	f892 2090 	ldrb.w	r2, [r2, #144]	; 0x90
20003744:	4410      	add	r0, r2
20003746:	f890 c004 	ldrb.w	ip, [r0, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
2000374a:	eb03 024c 	add.w	r2, r3, ip, lsl #1
2000374e:	f9b2 00c0 	ldrsh.w	r0, [r2, #192]	; 0xc0
20003752:	f5c1 617e 	rsb	r1, r1, #4064	; 0xfe0
20003756:	f101 011f 	add.w	r1, r1, #31
2000375a:	f64a 3254 	movw	r2, #43860	; 0xab54
2000375e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003762:	eb02 0284 	add.w	r2, r2, r4, lsl #2
20003766:	8852      	ldrh	r2, [r2, #2]
20003768:	fb02 f101 	mul.w	r1, r2, r1
2000376c:	4463      	add	r3, ip
2000376e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
20003772:	fb03 f101 	mul.w	r1, r3, r1
20003776:	f240 0381 	movw	r3, #129	; 0x81
2000377a:	f2c8 0308 	movt	r3, #32776	; 0x8008
2000377e:	fb83 2301 	smull	r2, r3, r3, r1
20003782:	440b      	add	r3, r1
20003784:	ea4f 71e1 	mov.w	r1, r1, asr #31
20003788:	ebc1 21e3 	rsb	r1, r1, r3, asr #11
2000378c:	ebc1 0000 	rsb	r0, r1, r0
    }
    return voltage;
}
20003790:	bc10      	pop	{r4}
20003792:	4770      	bx	lr

20003794 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003794:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
20003796:	2801      	cmp	r0, #1
20003798:	d903      	bls.n	200037a2 <ACE_convert_to_mA+0xe>
2000379a:	be00      	bkpt	0x0000
2000379c:	f04f 0000 	mov.w	r0, #0
200037a0:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
200037a2:	f64a 335c 	movw	r3, #43868	; 0xab5c
200037a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037aa:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200037ae:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
200037b0:	2a2f      	cmp	r2, #47	; 0x2f
200037b2:	d900      	bls.n	200037b6 <ACE_convert_to_mA+0x22>
200037b4:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
200037b6:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
200037ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037be:	4413      	add	r3, r2
200037c0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
200037c4:	2b01      	cmp	r3, #1
200037c6:	d116      	bne.n	200037f6 <ACE_convert_to_mA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
200037c8:	f002 0430 	and.w	r4, r2, #48	; 0x30
200037cc:	f3c2 0280 	ubfx	r2, r2, #2, #1
200037d0:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
200037d4:	2c03      	cmp	r4, #3
200037d6:	d80e      	bhi.n	200037f6 <ACE_convert_to_mA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
200037d8:	f7ff ff7e 	bl	200036d8 <ACE_convert_to_mV>
                current = (voltage * 20u) / resistor;
200037dc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
200037e0:	ea4f 0080 	mov.w	r0, r0, lsl #2
200037e4:	f24a 7358 	movw	r3, #42840	; 0xa758
200037e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037ec:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
200037f0:	fbb0 f0f3 	udiv	r0, r0, r3
200037f4:	bd10      	pop	{r4, pc}
200037f6:	f04f 0000 	mov.w	r0, #0
        }
    }
    

    return current;
}
200037fa:	bd10      	pop	{r4, pc}

200037fc <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
200037fc:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
200037fe:	2801      	cmp	r0, #1
20003800:	d903      	bls.n	2000380a <ACE_convert_to_uA+0xe>
20003802:	be00      	bkpt	0x0000
20003804:	f04f 0000 	mov.w	r0, #0
20003808:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
2000380a:	f64a 335c 	movw	r3, #43868	; 0xab5c
2000380e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003812:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003816:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
20003818:	2a2f      	cmp	r2, #47	; 0x2f
2000381a:	d900      	bls.n	2000381e <ACE_convert_to_uA+0x22>
2000381c:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
2000381e:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
20003822:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003826:	4413      	add	r3, r2
20003828:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
2000382c:	2b01      	cmp	r3, #1
2000382e:	d116      	bne.n	2000385e <ACE_convert_to_uA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
20003830:	f002 0430 	and.w	r4, r2, #48	; 0x30
20003834:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003838:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
2000383c:	2c03      	cmp	r4, #3
2000383e:	d80e      	bhi.n	2000385e <ACE_convert_to_uA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
20003840:	f7ff ff4a 	bl	200036d8 <ACE_convert_to_mV>
                current = (voltage * (1000000u / 50u) ) / resistor;
20003844:	f644 6320 	movw	r3, #20000	; 0x4e20
20003848:	fb03 f000 	mul.w	r0, r3, r0
2000384c:	f24a 7258 	movw	r2, #42840	; 0xa758
20003850:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003854:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
20003858:	fbb0 f0f2 	udiv	r0, r0, r2
2000385c:	bd10      	pop	{r4, pc}
2000385e:	f04f 0000 	mov.w	r0, #0
            }
        }
    }
    
    return current;
}
20003862:	bd10      	pop	{r4, pc}

20003864 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003864:	b508      	push	{r3, lr}
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
20003866:	f7ff ff37 	bl	200036d8 <ACE_convert_to_mV>
2000386a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
2000386e:	ea4f 0040 	mov.w	r0, r0, lsl #1
20003872:	f248 531f 	movw	r3, #34079	; 0x851f
20003876:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
2000387a:	fba3 2300 	umull	r2, r3, r3, r0
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    
    return temperature;
}
2000387e:	ea4f 00d3 	mov.w	r0, r3, lsr #3
20003882:	bd08      	pop	{r3, pc}

20003884 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003884:	b508      	push	{r3, lr}
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
20003886:	f7ff ff27 	bl	200036d8 <ACE_convert_to_mV>
2000388a:	f24f 5355 	movw	r3, #62805	; 0xf555
2000388e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    
    return temperature;
}
20003892:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20003896:	bd08      	pop	{r3, pc}

20003898 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003898:	b508      	push	{r3, lr}
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
2000389a:	f7ff ffe3 	bl	20003864 <ACE_convert_to_Kelvin>
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
2000389e:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
200038a2:	f246 6367 	movw	r3, #26215	; 0x6667
200038a6:	f2c6 6366 	movt	r3, #26214	; 0x6666
200038aa:	fb83 2300 	smull	r2, r3, r3, r0
200038ae:	ea4f 70e0 	mov.w	r0, r0, asr #31
200038b2:	ebc0 0063 	rsb	r0, r0, r3, asr #1
    
    return temperature;
}
200038b6:	f5a0 70e4 	sub.w	r0, r0, #456	; 0x1c8
200038ba:	f1a0 0003 	sub.w	r0, r0, #3
200038be:	bd08      	pop	{r3, pc}

200038c0 <ACE_get_channel_name>:
    ace_channel_handle_t    channel_handle
)
{
    const uint8_t * p_channel_name = 0;
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
200038c0:	2801      	cmp	r0, #1
200038c2:	bf8f      	iteee	hi
200038c4:	2000      	movhi	r0, #0
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
200038c6:	f64a 335c 	movwls	r3, #43868	; 0xab5c
200038ca:	f2c2 0300 	movtls	r3, #8192	; 0x2000
200038ce:	eb03 1000 	addls.w	r0, r3, r0, lsl #4
200038d2:	bf98      	it	ls
200038d4:	6800      	ldrls	r0, [r0, #0]
    }
    
    return p_channel_name;
}
200038d6:	4770      	bx	lr

200038d8 <ACE_convert_mV_to_adc_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
200038d8:	f64a 335c 	movw	r3, #43868	; 0xab5c
200038dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038e0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200038e4:	791a      	ldrb	r2, [r3, #4]
200038e6:	ea4f 1212 	mov.w	r2, r2, lsr #4
200038ea:	f64a 3354 	movw	r3, #43860	; 0xab54
200038ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038f2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
200038f6:	885b      	ldrh	r3, [r3, #2]
200038f8:	428b      	cmp	r3, r1
200038fa:	d209      	bcs.n	20003910 <ACE_convert_mV_to_adc_value+0x38>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
200038fc:	f64a 3354 	movw	r3, #43860	; 0xab54
20003900:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003904:	f833 0022 	ldrh.w	r0, [r3, r2, lsl #2]
20003908:	f100 30ff 	add.w	r0, r0, #4294967295
2000390c:	b280      	uxth	r0, r0
2000390e:	4770      	bx	lr
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
20003910:	f64a 3054 	movw	r0, #43860	; 0xab54
20003914:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003918:	f830 0022 	ldrh.w	r0, [r0, r2, lsl #2]
2000391c:	f100 30ff 	add.w	r0, r0, #4294967295
20003920:	fb00 f101 	mul.w	r1, r0, r1
20003924:	fbb1 f3f3 	udiv	r3, r1, r3
20003928:	b298      	uxth	r0, r3
    }
    
    return sample_value;
}
2000392a:	4770      	bx	lr

2000392c <convert_mV_to_ppe_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
2000392c:	f64a 3354 	movw	r3, #43860	; 0xab54
20003930:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003934:	f64a 325c 	movw	r2, #43868	; 0xab5c
20003938:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000393c:	eb02 1200 	add.w	r2, r2, r0, lsl #4
20003940:	7912      	ldrb	r2, [r2, #4]
20003942:	ea4f 1212 	mov.w	r2, r2, lsr #4
20003946:	eb03 0382 	add.w	r3, r3, r2, lsl #2
2000394a:	885b      	ldrh	r3, [r3, #2]
2000394c:	428b      	cmp	r3, r1
2000394e:	bf31      	iteee	cc
20003950:	f640 70ff 	movwcc	r0, #4095	; 0xfff
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
20003954:	ebc1 3101 	rsbcs	r1, r1, r1, lsl #12
20003958:	fbb1 f3f3 	udivcs	r3, r1, r3
2000395c:	b298      	uxthcs	r0, r3
    }
    
    return sample_value;
}
2000395e:	4770      	bx	lr

20003960 <ACE_convert_from_mV>:
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003960:	f64a 335c 	movw	r3, #43868	; 0xab5c
20003964:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003968:	eb03 1300 	add.w	r3, r3, r0, lsl #4
2000396c:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
2000396e:	ea4f 1c13 	mov.w	ip, r3, lsr #4
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
20003972:	4618      	mov	r0, r3
20003974:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
20003978:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000397c:	4403      	add	r3, r0
2000397e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
20003982:	2bff      	cmp	r3, #255	; 0xff
20003984:	d10e      	bne.n	200039a4 <ACE_convert_from_mV+0x44>
    {
        if (voltage > 0)
20003986:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
        }
        else
        {
            adc_voltage = 0u;
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
2000398a:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
2000398e:	f64a 3354 	movw	r3, #43860	; 0xab54
20003992:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003996:	eb03 038c 	add.w	r3, r3, ip, lsl #2
2000399a:	885b      	ldrh	r3, [r3, #2]
2000399c:	fbb1 f0f3 	udiv	r0, r1, r3
200039a0:	b280      	uxth	r0, r0
200039a2:	e027      	b.n	200039f4 <ACE_convert_from_mV+0x94>
        
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
        gain = (uint32_t)apbs_gain_lut[gdec];
200039a4:	f24b 02d0 	movw	r2, #45264	; 0xb0d0
200039a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200039ac:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
200039b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039b4:	4418      	add	r0, r3
200039b6:	f890 0090 	ldrb.w	r0, [r0, #144]	; 0x90
200039ba:	4402      	add	r2, r0
200039bc:	7912      	ldrb	r2, [r2, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
        
        actual_afe_voltage = range - voltage;
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
200039be:	eb03 0042 	add.w	r0, r3, r2, lsl #1
200039c2:	f9b0 00c0 	ldrsh.w	r0, [r0, #192]	; 0xc0
200039c6:	ebc1 0100 	rsb	r1, r1, r0
200039ca:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
200039ce:	4413      	add	r3, r2
200039d0:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
200039d4:	fbb1 f0f3 	udiv	r0, r1, r3
200039d8:	f64a 3354 	movw	r3, #43860	; 0xab54
200039dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039e0:	eb03 038c 	add.w	r3, r3, ip, lsl #2
200039e4:	885b      	ldrh	r3, [r3, #2]
200039e6:	fbb0 f0f3 	udiv	r0, r0, r3
200039ea:	f5c0 607e 	rsb	r0, r0, #4064	; 0xfe0
200039ee:	f100 001f 	add.w	r0, r0, #31
200039f2:	b280      	uxth	r0, r0
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    
    return sample_value;
}
200039f4:	f640 73ff 	movw	r3, #4095	; 0xfff
200039f8:	4298      	cmp	r0, r3
200039fa:	bf28      	it	cs
200039fc:	4618      	movcs	r0, r3
200039fe:	4770      	bx	lr

20003a00 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
20003a00:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
20003a02:	2801      	cmp	r0, #1
20003a04:	d900      	bls.n	20003a08 <ACE_convert_from_mA+0x8>
20003a06:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003a08:	f64a 335c 	movw	r3, #43868	; 0xab5c
20003a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a10:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003a14:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
20003a16:	2a2f      	cmp	r2, #47	; 0x2f
20003a18:	d900      	bls.n	20003a1c <ACE_convert_from_mA+0x1c>
20003a1a:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
20003a1c:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
20003a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a24:	4413      	add	r3, r2
20003a26:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
20003a2a:	2b01      	cmp	r3, #1
20003a2c:	d120      	bne.n	20003a70 <ACE_convert_from_mA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
20003a2e:	f002 0330 	and.w	r3, r2, #48	; 0x30
20003a32:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003a36:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
20003a3a:	2a03      	cmp	r2, #3
20003a3c:	d818      	bhi.n	20003a70 <ACE_convert_from_mA+0x70>
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003a3e:	f24a 7358 	movw	r3, #42840	; 0xa758
20003a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a46:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20003a4a:	fb01 f103 	mul.w	r1, r1, r3
20003a4e:	f64c 43cd 	movw	r3, #52429	; 0xcccd
20003a52:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
20003a56:	fba3 2101 	umull	r2, r1, r3, r1
20003a5a:	ea4f 1111 	mov.w	r1, r1, lsr #4
20003a5e:	f7ff ff65 	bl	2000392c <convert_mV_to_ppe_value>
20003a62:	f640 73ff 	movw	r3, #4095	; 0xfff
20003a66:	4298      	cmp	r0, r3
20003a68:	bf28      	it	cs
20003a6a:	4618      	movcs	r0, r3
20003a6c:	b280      	uxth	r0, r0
20003a6e:	bd08      	pop	{r3, pc}
20003a70:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
20003a74:	bd08      	pop	{r3, pc}
20003a76:	bf00      	nop

20003a78 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
20003a78:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
20003a7a:	2801      	cmp	r0, #1
20003a7c:	d900      	bls.n	20003a80 <ACE_convert_from_uA+0x8>
20003a7e:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003a80:	f64a 335c 	movw	r3, #43868	; 0xab5c
20003a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a88:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003a8c:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
20003a8e:	2a2f      	cmp	r2, #47	; 0x2f
20003a90:	d900      	bls.n	20003a94 <ACE_convert_from_uA+0x1c>
20003a92:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
20003a94:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
20003a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a9c:	4413      	add	r3, r2
20003a9e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
20003aa2:	2b01      	cmp	r3, #1
20003aa4:	d120      	bne.n	20003ae8 <ACE_convert_from_uA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
20003aa6:	f002 0330 	and.w	r3, r2, #48	; 0x30
20003aaa:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003aae:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
20003ab2:	2a03      	cmp	r2, #3
20003ab4:	d818      	bhi.n	20003ae8 <ACE_convert_from_uA+0x70>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
            voltage = (current * resistor) / 20000u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003ab6:	f24a 7358 	movw	r3, #42840	; 0xa758
20003aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003abe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20003ac2:	fb01 f103 	mul.w	r1, r1, r3
20003ac6:	f241 7359 	movw	r3, #5977	; 0x1759
20003aca:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
20003ace:	fba3 2101 	umull	r2, r1, r3, r1
20003ad2:	ea4f 3191 	mov.w	r1, r1, lsr #14
20003ad6:	f7ff ff29 	bl	2000392c <convert_mV_to_ppe_value>
20003ada:	f640 73ff 	movw	r3, #4095	; 0xfff
20003ade:	4298      	cmp	r0, r3
20003ae0:	bf28      	it	cs
20003ae2:	4618      	movcs	r0, r3
20003ae4:	b280      	uxth	r0, r0
20003ae6:	bd08      	pop	{r3, pc}
20003ae8:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
20003aec:	bd08      	pop	{r3, pc}
20003aee:	bf00      	nop

20003af0 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
20003af0:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003af2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
20003af6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
20003afa:	f64c 43cd 	movw	r3, #52429	; 0xcccd
20003afe:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
20003b02:	fba3 2101 	umull	r2, r1, r3, r1
20003b06:	ea4f 01d1 	mov.w	r1, r1, lsr #3
20003b0a:	f7ff ff0f 	bl	2000392c <convert_mV_to_ppe_value>
20003b0e:	f640 73ff 	movw	r3, #4095	; 0xfff
20003b12:	4298      	cmp	r0, r3
20003b14:	bf28      	it	cs
20003b16:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003b18:	b280      	uxth	r0, r0
20003b1a:	bd08      	pop	{r3, pc}

20003b1c <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
20003b1c:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    voltage = (uint32_t)temperature / 4u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003b1e:	f501 612a 	add.w	r1, r1, #2720	; 0xaa0
20003b22:	f101 010b 	add.w	r1, r1, #11
20003b26:	ea4f 0191 	mov.w	r1, r1, lsr #2
20003b2a:	f7ff feff 	bl	2000392c <convert_mV_to_ppe_value>
20003b2e:	f640 73ff 	movw	r3, #4095	; 0xfff
20003b32:	4298      	cmp	r0, r3
20003b34:	bf28      	it	cs
20003b36:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003b38:	b280      	uxth	r0, r0
20003b3a:	bd08      	pop	{r3, pc}

20003b3c <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
20003b3c:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    kelvin = (uint32_t)temperature;
    kelvin = (kelvin * 5u) / 9u;
20003b3e:	f501 71e4 	add.w	r1, r1, #456	; 0x1c8
20003b42:	f101 0103 	add.w	r1, r1, #3
20003b46:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
20003b4a:	f648 6339 	movw	r3, #36409	; 0x8e39
20003b4e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20003b52:	fba3 2101 	umull	r2, r1, r3, r1
20003b56:	ea4f 0151 	mov.w	r1, r1, lsr #1
20003b5a:	f7ff ffc9 	bl	20003af0 <ACE_convert_from_Kelvin>
20003b5e:	f640 73ff 	movw	r3, #4095	; 0xfff
20003b62:	4298      	cmp	r0, r3
20003b64:	bf28      	it	cs
20003b66:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003b68:	b280      	uxth	r0, r0
20003b6a:	bd08      	pop	{r3, pc}

20003b6c <ACE_translate_pdma_value>:
)
{
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    if ( channel_id != 0 )
20003b6c:	b111      	cbz	r1, 20003b74 <ACE_translate_pdma_value+0x8>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
20003b6e:	ea4f 6210 	mov.w	r2, r0, lsr #24
20003b72:	700a      	strb	r2, [r1, #0]
    }
    
    return ppe_value;
}
20003b74:	f3c0 200f 	ubfx	r0, r0, #8, #16
20003b78:	4770      	bx	lr
20003b7a:	bf00      	nop

20003b7c <ace_init_flags>:
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
20003b7c:	4770      	bx	lr
20003b7e:	bf00      	nop

20003b80 <ACE_is_hysteresis_flag>:
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
}
20003b80:	f04f 0000 	mov.w	r0, #0
20003b84:	4770      	bx	lr
20003b86:	bf00      	nop

20003b88 <ACE_is_under_flag>:
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
}
20003b88:	f04f 0000 	mov.w	r0, #0
20003b8c:	4770      	bx	lr
20003b8e:	bf00      	nop

20003b90 <ACE_set_flag_threshold>:
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
20003b90:	4770      	bx	lr
20003b92:	bf00      	nop

20003b94 <ACE_set_flag_assertion>:
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
20003b94:	4770      	bx	lr
20003b96:	bf00      	nop

20003b98 <ACE_set_flag_deassertion>:
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
20003b98:	4770      	bx	lr
20003b9a:	bf00      	nop

20003b9c <ACE_set_flag_hysteresis>:
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
20003b9c:	4770      	bx	lr
20003b9e:	bf00      	nop

20003ba0 <ACE_set_channel_hysteresis>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
20003ba0:	4770      	bx	lr
20003ba2:	bf00      	nop

20003ba4 <ACE_get_flag_handle>:
            }
        }
    }
#endif
    return flag_handle;
}
20003ba4:	f04f 0000 	mov.w	r0, #0
20003ba8:	4770      	bx	lr
20003baa:	bf00      	nop

20003bac <ACE_get_flag_status>:
        }

    }
#endif
    return flag_state;
}
20003bac:	f04f 30ff 	mov.w	r0, #4294967295
20003bb0:	4770      	bx	lr
20003bb2:	bf00      	nop

20003bb4 <ACE_get_flag_name>:
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
}
20003bb4:	f04f 0000 	mov.w	r0, #0
20003bb8:	4770      	bx	lr
20003bba:	bf00      	nop

20003bbc <ACE_get_flag_channel>:
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
}
20003bbc:	f04f 0002 	mov.w	r0, #2
20003bc0:	4770      	bx	lr
20003bc2:	bf00      	nop

20003bc4 <ACE_get_channel_flag_count>:
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
}
20003bc4:	f04f 0000 	mov.w	r0, #0
20003bc8:	4770      	bx	lr
20003bca:	bf00      	nop

20003bcc <ACE_get_channel_first_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
}
20003bcc:	f04f 0000 	mov.w	r0, #0
20003bd0:	4770      	bx	lr
20003bd2:	bf00      	nop

20003bd4 <ACE_get_channel_next_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
}
20003bd4:	f04f 0000 	mov.w	r0, #0
20003bd8:	4770      	bx	lr
20003bda:	bf00      	nop

20003bdc <ACE_enable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
20003bdc:	4770      	bx	lr
20003bde:	bf00      	nop

20003be0 <ACE_disable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
20003be0:	4770      	bx	lr
20003be2:	bf00      	nop

20003be4 <ACE_clear_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
20003be4:	4770      	bx	lr
20003be6:	bf00      	nop

20003be8 <ACE_enable_flag_irq>:
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
20003be8:	4770      	bx	lr
20003bea:	bf00      	nop

20003bec <ACE_disable_flag_irq>:
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003bec:	4770      	bx	lr
20003bee:	bf00      	nop

20003bf0 <ACE_clear_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003bf0:	4770      	bx	lr
20003bf2:	bf00      	nop

20003bf4 <ACE_register_flag_isr>:
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
20003bf4:	4770      	bx	lr
20003bf6:	bf00      	nop

20003bf8 <ACE_register_channel_flags_isr>:
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
20003bf8:	4770      	bx	lr
20003bfa:	bf00      	nop

20003bfc <ACE_register_global_flags_isr>:
)
{
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
20003bfc:	4770      	bx	lr
20003bfe:	bf00      	nop

20003c00 <process_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003c00:	4770      	bx	lr
20003c02:	bf00      	nop

20003c04 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20003c04:	4668      	mov	r0, sp
20003c06:	f020 0107 	bic.w	r1, r0, #7
20003c0a:	468d      	mov	sp, r1
20003c0c:	b401      	push	{r0}
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20003c0e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003c12:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003c16:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
20003c1a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG0 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
}
20003c1e:	bc01      	pop	{r0}
20003c20:	4685      	mov	sp, r0
20003c22:	4770      	bx	lr

20003c24 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003c24:	4668      	mov	r0, sp
20003c26:	f020 0107 	bic.w	r1, r0, #7
20003c2a:	468d      	mov	sp, r1
20003c2c:	b401      	push	{r0}
20003c2e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003c32:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003c36:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
20003c3a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG1 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
}
20003c3e:	bc01      	pop	{r0}
20003c40:	4685      	mov	sp, r0
20003c42:	4770      	bx	lr

20003c44 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20003c44:	4668      	mov	r0, sp
20003c46:	f020 0107 	bic.w	r1, r0, #7
20003c4a:	468d      	mov	sp, r1
20003c4c:	b401      	push	{r0}
20003c4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003c52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003c56:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
20003c5a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG2 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
}
20003c5e:	bc01      	pop	{r0}
20003c60:	4685      	mov	sp, r0
20003c62:	4770      	bx	lr

20003c64 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003c64:	4668      	mov	r0, sp
20003c66:	f020 0107 	bic.w	r1, r0, #7
20003c6a:	468d      	mov	sp, r1
20003c6c:	b401      	push	{r0}
20003c6e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003c72:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003c76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
20003c7a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG3 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
}
20003c7e:	bc01      	pop	{r0}
20003c80:	4685      	mov	sp, r0
20003c82:	4770      	bx	lr

20003c84 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20003c84:	4668      	mov	r0, sp
20003c86:	f020 0107 	bic.w	r1, r0, #7
20003c8a:	468d      	mov	sp, r1
20003c8c:	b401      	push	{r0}
20003c8e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003c92:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003c96:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
20003c9a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG4 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
}
20003c9e:	bc01      	pop	{r0}
20003ca0:	4685      	mov	sp, r0
20003ca2:	4770      	bx	lr

20003ca4 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20003ca4:	4668      	mov	r0, sp
20003ca6:	f020 0107 	bic.w	r1, r0, #7
20003caa:	468d      	mov	sp, r1
20003cac:	b401      	push	{r0}
20003cae:	f24e 1300 	movw	r3, #57600	; 0xe100
20003cb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003cb6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
20003cba:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG5 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
}
20003cbe:	bc01      	pop	{r0}
20003cc0:	4685      	mov	sp, r0
20003cc2:	4770      	bx	lr

20003cc4 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20003cc4:	4668      	mov	r0, sp
20003cc6:	f020 0107 	bic.w	r1, r0, #7
20003cca:	468d      	mov	sp, r1
20003ccc:	b401      	push	{r0}
20003cce:	f24e 1300 	movw	r3, #57600	; 0xe100
20003cd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003cd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
20003cda:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG6 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
}
20003cde:	bc01      	pop	{r0}
20003ce0:	4685      	mov	sp, r0
20003ce2:	4770      	bx	lr

20003ce4 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003ce4:	4668      	mov	r0, sp
20003ce6:	f020 0107 	bic.w	r1, r0, #7
20003cea:	468d      	mov	sp, r1
20003cec:	b401      	push	{r0}
20003cee:	f24e 1300 	movw	r3, #57600	; 0xe100
20003cf2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003cf6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
20003cfa:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG7 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
}
20003cfe:	bc01      	pop	{r0}
20003d00:	4685      	mov	sp, r0
20003d02:	4770      	bx	lr

20003d04 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20003d04:	4668      	mov	r0, sp
20003d06:	f020 0107 	bic.w	r1, r0, #7
20003d0a:	468d      	mov	sp, r1
20003d0c:	b401      	push	{r0}
20003d0e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d12:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20003d1a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG8 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
}
20003d1e:	bc01      	pop	{r0}
20003d20:	4685      	mov	sp, r0
20003d22:	4770      	bx	lr

20003d24 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003d24:	4668      	mov	r0, sp
20003d26:	f020 0107 	bic.w	r1, r0, #7
20003d2a:	468d      	mov	sp, r1
20003d2c:	b401      	push	{r0}
20003d2e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d32:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
20003d3a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG9 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
}
20003d3e:	bc01      	pop	{r0}
20003d40:	4685      	mov	sp, r0
20003d42:	4770      	bx	lr

20003d44 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20003d44:	4668      	mov	r0, sp
20003d46:	f020 0107 	bic.w	r1, r0, #7
20003d4a:	468d      	mov	sp, r1
20003d4c:	b401      	push	{r0}
20003d4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d56:	f04f 0201 	mov.w	r2, #1
20003d5a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG10 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
}
20003d5e:	bc01      	pop	{r0}
20003d60:	4685      	mov	sp, r0
20003d62:	4770      	bx	lr

20003d64 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20003d64:	4668      	mov	r0, sp
20003d66:	f020 0107 	bic.w	r1, r0, #7
20003d6a:	468d      	mov	sp, r1
20003d6c:	b401      	push	{r0}
20003d6e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d72:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d76:	f04f 0202 	mov.w	r2, #2
20003d7a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG11 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
}
20003d7e:	bc01      	pop	{r0}
20003d80:	4685      	mov	sp, r0
20003d82:	4770      	bx	lr

20003d84 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20003d84:	4668      	mov	r0, sp
20003d86:	f020 0107 	bic.w	r1, r0, #7
20003d8a:	468d      	mov	sp, r1
20003d8c:	b401      	push	{r0}
20003d8e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d92:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d96:	f04f 0204 	mov.w	r2, #4
20003d9a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG12 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
}
20003d9e:	bc01      	pop	{r0}
20003da0:	4685      	mov	sp, r0
20003da2:	4770      	bx	lr

20003da4 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003da4:	4668      	mov	r0, sp
20003da6:	f020 0107 	bic.w	r1, r0, #7
20003daa:	468d      	mov	sp, r1
20003dac:	b401      	push	{r0}
20003dae:	f24e 1300 	movw	r3, #57600	; 0xe100
20003db2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003db6:	f04f 0208 	mov.w	r2, #8
20003dba:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG13 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
}
20003dbe:	bc01      	pop	{r0}
20003dc0:	4685      	mov	sp, r0
20003dc2:	4770      	bx	lr

20003dc4 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003dc4:	4668      	mov	r0, sp
20003dc6:	f020 0107 	bic.w	r1, r0, #7
20003dca:	468d      	mov	sp, r1
20003dcc:	b401      	push	{r0}
20003dce:	f24e 1300 	movw	r3, #57600	; 0xe100
20003dd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003dd6:	f04f 0210 	mov.w	r2, #16
20003dda:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG14 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
}
20003dde:	bc01      	pop	{r0}
20003de0:	4685      	mov	sp, r0
20003de2:	4770      	bx	lr

20003de4 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003de4:	4668      	mov	r0, sp
20003de6:	f020 0107 	bic.w	r1, r0, #7
20003dea:	468d      	mov	sp, r1
20003dec:	b401      	push	{r0}
20003dee:	f24e 1300 	movw	r3, #57600	; 0xe100
20003df2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003df6:	f04f 0220 	mov.w	r2, #32
20003dfa:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG15 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
}
20003dfe:	bc01      	pop	{r0}
20003e00:	4685      	mov	sp, r0
20003e02:	4770      	bx	lr

20003e04 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003e04:	4668      	mov	r0, sp
20003e06:	f020 0107 	bic.w	r1, r0, #7
20003e0a:	468d      	mov	sp, r1
20003e0c:	b401      	push	{r0}
20003e0e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e12:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e16:	f04f 0240 	mov.w	r2, #64	; 0x40
20003e1a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG16 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
}
20003e1e:	bc01      	pop	{r0}
20003e20:	4685      	mov	sp, r0
20003e22:	4770      	bx	lr

20003e24 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20003e24:	4668      	mov	r0, sp
20003e26:	f020 0107 	bic.w	r1, r0, #7
20003e2a:	468d      	mov	sp, r1
20003e2c:	b401      	push	{r0}
20003e2e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e32:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e36:	f04f 0280 	mov.w	r2, #128	; 0x80
20003e3a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG17 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
}
20003e3e:	bc01      	pop	{r0}
20003e40:	4685      	mov	sp, r0
20003e42:	4770      	bx	lr

20003e44 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003e44:	4668      	mov	r0, sp
20003e46:	f020 0107 	bic.w	r1, r0, #7
20003e4a:	468d      	mov	sp, r1
20003e4c:	b401      	push	{r0}
20003e4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e56:	f44f 7280 	mov.w	r2, #256	; 0x100
20003e5a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG18 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
}
20003e5e:	bc01      	pop	{r0}
20003e60:	4685      	mov	sp, r0
20003e62:	4770      	bx	lr

20003e64 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003e64:	4668      	mov	r0, sp
20003e66:	f020 0107 	bic.w	r1, r0, #7
20003e6a:	468d      	mov	sp, r1
20003e6c:	b401      	push	{r0}
20003e6e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e72:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e76:	f44f 7200 	mov.w	r2, #512	; 0x200
20003e7a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG19 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
}
20003e7e:	bc01      	pop	{r0}
20003e80:	4685      	mov	sp, r0
20003e82:	4770      	bx	lr

20003e84 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003e84:	4668      	mov	r0, sp
20003e86:	f020 0107 	bic.w	r1, r0, #7
20003e8a:	468d      	mov	sp, r1
20003e8c:	b401      	push	{r0}
20003e8e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e92:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e96:	f44f 6280 	mov.w	r2, #1024	; 0x400
20003e9a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG20 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
}
20003e9e:	bc01      	pop	{r0}
20003ea0:	4685      	mov	sp, r0
20003ea2:	4770      	bx	lr

20003ea4 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003ea4:	4668      	mov	r0, sp
20003ea6:	f020 0107 	bic.w	r1, r0, #7
20003eaa:	468d      	mov	sp, r1
20003eac:	b401      	push	{r0}
20003eae:	f24e 1300 	movw	r3, #57600	; 0xe100
20003eb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003eb6:	f44f 6200 	mov.w	r2, #2048	; 0x800
20003eba:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG21 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
}
20003ebe:	bc01      	pop	{r0}
20003ec0:	4685      	mov	sp, r0
20003ec2:	4770      	bx	lr

20003ec4 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20003ec4:	4668      	mov	r0, sp
20003ec6:	f020 0107 	bic.w	r1, r0, #7
20003eca:	468d      	mov	sp, r1
20003ecc:	b401      	push	{r0}
20003ece:	f24e 1300 	movw	r3, #57600	; 0xe100
20003ed2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003ed6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
20003eda:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG22 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
}
20003ede:	bc01      	pop	{r0}
20003ee0:	4685      	mov	sp, r0
20003ee2:	4770      	bx	lr

20003ee4 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003ee4:	4668      	mov	r0, sp
20003ee6:	f020 0107 	bic.w	r1, r0, #7
20003eea:	468d      	mov	sp, r1
20003eec:	b401      	push	{r0}
20003eee:	f24e 1300 	movw	r3, #57600	; 0xe100
20003ef2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003ef6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20003efa:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG23 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
}
20003efe:	bc01      	pop	{r0}
20003f00:	4685      	mov	sp, r0
20003f02:	4770      	bx	lr

20003f04 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20003f04:	4668      	mov	r0, sp
20003f06:	f020 0107 	bic.w	r1, r0, #7
20003f0a:	468d      	mov	sp, r1
20003f0c:	b401      	push	{r0}
20003f0e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f12:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
20003f1a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG24 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
}
20003f1e:	bc01      	pop	{r0}
20003f20:	4685      	mov	sp, r0
20003f22:	4770      	bx	lr

20003f24 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003f24:	4668      	mov	r0, sp
20003f26:	f020 0107 	bic.w	r1, r0, #7
20003f2a:	468d      	mov	sp, r1
20003f2c:	b401      	push	{r0}
20003f2e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f32:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
20003f3a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG25 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
}
20003f3e:	bc01      	pop	{r0}
20003f40:	4685      	mov	sp, r0
20003f42:	4770      	bx	lr

20003f44 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003f44:	4668      	mov	r0, sp
20003f46:	f020 0107 	bic.w	r1, r0, #7
20003f4a:	468d      	mov	sp, r1
20003f4c:	b401      	push	{r0}
20003f4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f56:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20003f5a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG26 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
}
20003f5e:	bc01      	pop	{r0}
20003f60:	4685      	mov	sp, r0
20003f62:	4770      	bx	lr

20003f64 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003f64:	4668      	mov	r0, sp
20003f66:	f020 0107 	bic.w	r1, r0, #7
20003f6a:	468d      	mov	sp, r1
20003f6c:	b401      	push	{r0}
20003f6e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f72:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f76:	f44f 3200 	mov.w	r2, #131072	; 0x20000
20003f7a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG27 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
}
20003f7e:	bc01      	pop	{r0}
20003f80:	4685      	mov	sp, r0
20003f82:	4770      	bx	lr

20003f84 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003f84:	4668      	mov	r0, sp
20003f86:	f020 0107 	bic.w	r1, r0, #7
20003f8a:	468d      	mov	sp, r1
20003f8c:	b401      	push	{r0}
20003f8e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f92:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f96:	f44f 2280 	mov.w	r2, #262144	; 0x40000
20003f9a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG28 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
}
20003f9e:	bc01      	pop	{r0}
20003fa0:	4685      	mov	sp, r0
20003fa2:	4770      	bx	lr

20003fa4 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003fa4:	4668      	mov	r0, sp
20003fa6:	f020 0107 	bic.w	r1, r0, #7
20003faa:	468d      	mov	sp, r1
20003fac:	b401      	push	{r0}
20003fae:	f24e 1300 	movw	r3, #57600	; 0xe100
20003fb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003fb6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20003fba:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG29 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
}
20003fbe:	bc01      	pop	{r0}
20003fc0:	4685      	mov	sp, r0
20003fc2:	4770      	bx	lr

20003fc4 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20003fc4:	4668      	mov	r0, sp
20003fc6:	f020 0107 	bic.w	r1, r0, #7
20003fca:	468d      	mov	sp, r1
20003fcc:	b401      	push	{r0}
20003fce:	f24e 1300 	movw	r3, #57600	; 0xe100
20003fd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003fd6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
20003fda:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG30 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
}
20003fde:	bc01      	pop	{r0}
20003fe0:	4685      	mov	sp, r0
20003fe2:	4770      	bx	lr

20003fe4 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20003fe4:	4668      	mov	r0, sp
20003fe6:	f020 0107 	bic.w	r1, r0, #7
20003fea:	468d      	mov	sp, r1
20003fec:	b401      	push	{r0}
20003fee:	f24e 1300 	movw	r3, #57600	; 0xe100
20003ff2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003ff6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
20003ffa:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG31 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
}
20003ffe:	bc01      	pop	{r0}
20004000:	4685      	mov	sp, r0
20004002:	4770      	bx	lr

20004004 <__aeabi_drsub>:
20004004:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20004008:	e002      	b.n	20004010 <__adddf3>
2000400a:	bf00      	nop

2000400c <__aeabi_dsub>:
2000400c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20004010 <__adddf3>:
20004010:	b530      	push	{r4, r5, lr}
20004012:	ea4f 0441 	mov.w	r4, r1, lsl #1
20004016:	ea4f 0543 	mov.w	r5, r3, lsl #1
2000401a:	ea94 0f05 	teq	r4, r5
2000401e:	bf08      	it	eq
20004020:	ea90 0f02 	teqeq	r0, r2
20004024:	bf1f      	itttt	ne
20004026:	ea54 0c00 	orrsne.w	ip, r4, r0
2000402a:	ea55 0c02 	orrsne.w	ip, r5, r2
2000402e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20004032:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20004036:	f000 80e2 	beq.w	200041fe <__adddf3+0x1ee>
2000403a:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000403e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20004042:	bfb8      	it	lt
20004044:	426d      	neglt	r5, r5
20004046:	dd0c      	ble.n	20004062 <__adddf3+0x52>
20004048:	442c      	add	r4, r5
2000404a:	ea80 0202 	eor.w	r2, r0, r2
2000404e:	ea81 0303 	eor.w	r3, r1, r3
20004052:	ea82 0000 	eor.w	r0, r2, r0
20004056:	ea83 0101 	eor.w	r1, r3, r1
2000405a:	ea80 0202 	eor.w	r2, r0, r2
2000405e:	ea81 0303 	eor.w	r3, r1, r3
20004062:	2d36      	cmp	r5, #54	; 0x36
20004064:	bf88      	it	hi
20004066:	bd30      	pophi	{r4, r5, pc}
20004068:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000406c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20004070:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20004074:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20004078:	d002      	beq.n	20004080 <__adddf3+0x70>
2000407a:	4240      	negs	r0, r0
2000407c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004080:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20004084:	ea4f 3303 	mov.w	r3, r3, lsl #12
20004088:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
2000408c:	d002      	beq.n	20004094 <__adddf3+0x84>
2000408e:	4252      	negs	r2, r2
20004090:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20004094:	ea94 0f05 	teq	r4, r5
20004098:	f000 80a7 	beq.w	200041ea <__adddf3+0x1da>
2000409c:	f1a4 0401 	sub.w	r4, r4, #1
200040a0:	f1d5 0e20 	rsbs	lr, r5, #32
200040a4:	db0d      	blt.n	200040c2 <__adddf3+0xb2>
200040a6:	fa02 fc0e 	lsl.w	ip, r2, lr
200040aa:	fa22 f205 	lsr.w	r2, r2, r5
200040ae:	1880      	adds	r0, r0, r2
200040b0:	f141 0100 	adc.w	r1, r1, #0
200040b4:	fa03 f20e 	lsl.w	r2, r3, lr
200040b8:	1880      	adds	r0, r0, r2
200040ba:	fa43 f305 	asr.w	r3, r3, r5
200040be:	4159      	adcs	r1, r3
200040c0:	e00e      	b.n	200040e0 <__adddf3+0xd0>
200040c2:	f1a5 0520 	sub.w	r5, r5, #32
200040c6:	f10e 0e20 	add.w	lr, lr, #32
200040ca:	2a01      	cmp	r2, #1
200040cc:	fa03 fc0e 	lsl.w	ip, r3, lr
200040d0:	bf28      	it	cs
200040d2:	f04c 0c02 	orrcs.w	ip, ip, #2
200040d6:	fa43 f305 	asr.w	r3, r3, r5
200040da:	18c0      	adds	r0, r0, r3
200040dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200040e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200040e4:	d507      	bpl.n	200040f6 <__adddf3+0xe6>
200040e6:	f04f 0e00 	mov.w	lr, #0
200040ea:	f1dc 0c00 	rsbs	ip, ip, #0
200040ee:	eb7e 0000 	sbcs.w	r0, lr, r0
200040f2:	eb6e 0101 	sbc.w	r1, lr, r1
200040f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200040fa:	d31b      	bcc.n	20004134 <__adddf3+0x124>
200040fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20004100:	d30c      	bcc.n	2000411c <__adddf3+0x10c>
20004102:	0849      	lsrs	r1, r1, #1
20004104:	ea5f 0030 	movs.w	r0, r0, rrx
20004108:	ea4f 0c3c 	mov.w	ip, ip, rrx
2000410c:	f104 0401 	add.w	r4, r4, #1
20004110:	ea4f 5244 	mov.w	r2, r4, lsl #21
20004114:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20004118:	f080 809a 	bcs.w	20004250 <__adddf3+0x240>
2000411c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20004120:	bf08      	it	eq
20004122:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20004126:	f150 0000 	adcs.w	r0, r0, #0
2000412a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000412e:	ea41 0105 	orr.w	r1, r1, r5
20004132:	bd30      	pop	{r4, r5, pc}
20004134:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20004138:	4140      	adcs	r0, r0
2000413a:	eb41 0101 	adc.w	r1, r1, r1
2000413e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004142:	f1a4 0401 	sub.w	r4, r4, #1
20004146:	d1e9      	bne.n	2000411c <__adddf3+0x10c>
20004148:	f091 0f00 	teq	r1, #0
2000414c:	bf04      	itt	eq
2000414e:	4601      	moveq	r1, r0
20004150:	2000      	moveq	r0, #0
20004152:	fab1 f381 	clz	r3, r1
20004156:	bf08      	it	eq
20004158:	3320      	addeq	r3, #32
2000415a:	f1a3 030b 	sub.w	r3, r3, #11
2000415e:	f1b3 0220 	subs.w	r2, r3, #32
20004162:	da0c      	bge.n	2000417e <__adddf3+0x16e>
20004164:	320c      	adds	r2, #12
20004166:	dd08      	ble.n	2000417a <__adddf3+0x16a>
20004168:	f102 0c14 	add.w	ip, r2, #20
2000416c:	f1c2 020c 	rsb	r2, r2, #12
20004170:	fa01 f00c 	lsl.w	r0, r1, ip
20004174:	fa21 f102 	lsr.w	r1, r1, r2
20004178:	e00c      	b.n	20004194 <__adddf3+0x184>
2000417a:	f102 0214 	add.w	r2, r2, #20
2000417e:	bfd8      	it	le
20004180:	f1c2 0c20 	rsble	ip, r2, #32
20004184:	fa01 f102 	lsl.w	r1, r1, r2
20004188:	fa20 fc0c 	lsr.w	ip, r0, ip
2000418c:	bfdc      	itt	le
2000418e:	ea41 010c 	orrle.w	r1, r1, ip
20004192:	4090      	lslle	r0, r2
20004194:	1ae4      	subs	r4, r4, r3
20004196:	bfa2      	ittt	ge
20004198:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000419c:	4329      	orrge	r1, r5
2000419e:	bd30      	popge	{r4, r5, pc}
200041a0:	ea6f 0404 	mvn.w	r4, r4
200041a4:	3c1f      	subs	r4, #31
200041a6:	da1c      	bge.n	200041e2 <__adddf3+0x1d2>
200041a8:	340c      	adds	r4, #12
200041aa:	dc0e      	bgt.n	200041ca <__adddf3+0x1ba>
200041ac:	f104 0414 	add.w	r4, r4, #20
200041b0:	f1c4 0220 	rsb	r2, r4, #32
200041b4:	fa20 f004 	lsr.w	r0, r0, r4
200041b8:	fa01 f302 	lsl.w	r3, r1, r2
200041bc:	ea40 0003 	orr.w	r0, r0, r3
200041c0:	fa21 f304 	lsr.w	r3, r1, r4
200041c4:	ea45 0103 	orr.w	r1, r5, r3
200041c8:	bd30      	pop	{r4, r5, pc}
200041ca:	f1c4 040c 	rsb	r4, r4, #12
200041ce:	f1c4 0220 	rsb	r2, r4, #32
200041d2:	fa20 f002 	lsr.w	r0, r0, r2
200041d6:	fa01 f304 	lsl.w	r3, r1, r4
200041da:	ea40 0003 	orr.w	r0, r0, r3
200041de:	4629      	mov	r1, r5
200041e0:	bd30      	pop	{r4, r5, pc}
200041e2:	fa21 f004 	lsr.w	r0, r1, r4
200041e6:	4629      	mov	r1, r5
200041e8:	bd30      	pop	{r4, r5, pc}
200041ea:	f094 0f00 	teq	r4, #0
200041ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200041f2:	bf06      	itte	eq
200041f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200041f8:	3401      	addeq	r4, #1
200041fa:	3d01      	subne	r5, #1
200041fc:	e74e      	b.n	2000409c <__adddf3+0x8c>
200041fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20004202:	bf18      	it	ne
20004204:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20004208:	d029      	beq.n	2000425e <__adddf3+0x24e>
2000420a:	ea94 0f05 	teq	r4, r5
2000420e:	bf08      	it	eq
20004210:	ea90 0f02 	teqeq	r0, r2
20004214:	d005      	beq.n	20004222 <__adddf3+0x212>
20004216:	ea54 0c00 	orrs.w	ip, r4, r0
2000421a:	bf04      	itt	eq
2000421c:	4619      	moveq	r1, r3
2000421e:	4610      	moveq	r0, r2
20004220:	bd30      	pop	{r4, r5, pc}
20004222:	ea91 0f03 	teq	r1, r3
20004226:	bf1e      	ittt	ne
20004228:	2100      	movne	r1, #0
2000422a:	2000      	movne	r0, #0
2000422c:	bd30      	popne	{r4, r5, pc}
2000422e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20004232:	d105      	bne.n	20004240 <__adddf3+0x230>
20004234:	0040      	lsls	r0, r0, #1
20004236:	4149      	adcs	r1, r1
20004238:	bf28      	it	cs
2000423a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000423e:	bd30      	pop	{r4, r5, pc}
20004240:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20004244:	bf3c      	itt	cc
20004246:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000424a:	bd30      	popcc	{r4, r5, pc}
2000424c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20004250:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20004254:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20004258:	f04f 0000 	mov.w	r0, #0
2000425c:	bd30      	pop	{r4, r5, pc}
2000425e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20004262:	bf1a      	itte	ne
20004264:	4619      	movne	r1, r3
20004266:	4610      	movne	r0, r2
20004268:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000426c:	bf1c      	itt	ne
2000426e:	460b      	movne	r3, r1
20004270:	4602      	movne	r2, r0
20004272:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20004276:	bf06      	itte	eq
20004278:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000427c:	ea91 0f03 	teqeq	r1, r3
20004280:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20004284:	bd30      	pop	{r4, r5, pc}
20004286:	bf00      	nop

20004288 <__aeabi_ui2d>:
20004288:	f090 0f00 	teq	r0, #0
2000428c:	bf04      	itt	eq
2000428e:	2100      	moveq	r1, #0
20004290:	4770      	bxeq	lr
20004292:	b530      	push	{r4, r5, lr}
20004294:	f44f 6480 	mov.w	r4, #1024	; 0x400
20004298:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000429c:	f04f 0500 	mov.w	r5, #0
200042a0:	f04f 0100 	mov.w	r1, #0
200042a4:	e750      	b.n	20004148 <__adddf3+0x138>
200042a6:	bf00      	nop

200042a8 <__aeabi_i2d>:
200042a8:	f090 0f00 	teq	r0, #0
200042ac:	bf04      	itt	eq
200042ae:	2100      	moveq	r1, #0
200042b0:	4770      	bxeq	lr
200042b2:	b530      	push	{r4, r5, lr}
200042b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
200042b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
200042bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200042c0:	bf48      	it	mi
200042c2:	4240      	negmi	r0, r0
200042c4:	f04f 0100 	mov.w	r1, #0
200042c8:	e73e      	b.n	20004148 <__adddf3+0x138>
200042ca:	bf00      	nop

200042cc <__aeabi_f2d>:
200042cc:	0042      	lsls	r2, r0, #1
200042ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
200042d2:	ea4f 0131 	mov.w	r1, r1, rrx
200042d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
200042da:	bf1f      	itttt	ne
200042dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200042e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200042e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200042e8:	4770      	bxne	lr
200042ea:	f092 0f00 	teq	r2, #0
200042ee:	bf14      	ite	ne
200042f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200042f4:	4770      	bxeq	lr
200042f6:	b530      	push	{r4, r5, lr}
200042f8:	f44f 7460 	mov.w	r4, #896	; 0x380
200042fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20004300:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20004304:	e720      	b.n	20004148 <__adddf3+0x138>
20004306:	bf00      	nop

20004308 <__aeabi_ul2d>:
20004308:	ea50 0201 	orrs.w	r2, r0, r1
2000430c:	bf08      	it	eq
2000430e:	4770      	bxeq	lr
20004310:	b530      	push	{r4, r5, lr}
20004312:	f04f 0500 	mov.w	r5, #0
20004316:	e00a      	b.n	2000432e <__aeabi_l2d+0x16>

20004318 <__aeabi_l2d>:
20004318:	ea50 0201 	orrs.w	r2, r0, r1
2000431c:	bf08      	it	eq
2000431e:	4770      	bxeq	lr
20004320:	b530      	push	{r4, r5, lr}
20004322:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20004326:	d502      	bpl.n	2000432e <__aeabi_l2d+0x16>
20004328:	4240      	negs	r0, r0
2000432a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000432e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20004332:	f104 0432 	add.w	r4, r4, #50	; 0x32
20004336:	ea5f 5c91 	movs.w	ip, r1, lsr #22
2000433a:	f43f aedc 	beq.w	200040f6 <__adddf3+0xe6>
2000433e:	f04f 0203 	mov.w	r2, #3
20004342:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20004346:	bf18      	it	ne
20004348:	3203      	addne	r2, #3
2000434a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000434e:	bf18      	it	ne
20004350:	3203      	addne	r2, #3
20004352:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20004356:	f1c2 0320 	rsb	r3, r2, #32
2000435a:	fa00 fc03 	lsl.w	ip, r0, r3
2000435e:	fa20 f002 	lsr.w	r0, r0, r2
20004362:	fa01 fe03 	lsl.w	lr, r1, r3
20004366:	ea40 000e 	orr.w	r0, r0, lr
2000436a:	fa21 f102 	lsr.w	r1, r1, r2
2000436e:	4414      	add	r4, r2
20004370:	e6c1      	b.n	200040f6 <__adddf3+0xe6>
20004372:	bf00      	nop

20004374 <__aeabi_dmul>:
20004374:	b570      	push	{r4, r5, r6, lr}
20004376:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000437a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000437e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20004382:	bf1d      	ittte	ne
20004384:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20004388:	ea94 0f0c 	teqne	r4, ip
2000438c:	ea95 0f0c 	teqne	r5, ip
20004390:	f000 f8de 	bleq	20004550 <__aeabi_dmul+0x1dc>
20004394:	442c      	add	r4, r5
20004396:	ea81 0603 	eor.w	r6, r1, r3
2000439a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
2000439e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200043a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200043a6:	bf18      	it	ne
200043a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200043ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200043b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200043b4:	d038      	beq.n	20004428 <__aeabi_dmul+0xb4>
200043b6:	fba0 ce02 	umull	ip, lr, r0, r2
200043ba:	f04f 0500 	mov.w	r5, #0
200043be:	fbe1 e502 	umlal	lr, r5, r1, r2
200043c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200043c6:	fbe0 e503 	umlal	lr, r5, r0, r3
200043ca:	f04f 0600 	mov.w	r6, #0
200043ce:	fbe1 5603 	umlal	r5, r6, r1, r3
200043d2:	f09c 0f00 	teq	ip, #0
200043d6:	bf18      	it	ne
200043d8:	f04e 0e01 	orrne.w	lr, lr, #1
200043dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200043e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200043e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
200043e8:	d204      	bcs.n	200043f4 <__aeabi_dmul+0x80>
200043ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
200043ee:	416d      	adcs	r5, r5
200043f0:	eb46 0606 	adc.w	r6, r6, r6
200043f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200043f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
200043fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20004400:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20004404:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20004408:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000440c:	bf88      	it	hi
2000440e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20004412:	d81e      	bhi.n	20004452 <__aeabi_dmul+0xde>
20004414:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20004418:	bf08      	it	eq
2000441a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000441e:	f150 0000 	adcs.w	r0, r0, #0
20004422:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20004426:	bd70      	pop	{r4, r5, r6, pc}
20004428:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
2000442c:	ea46 0101 	orr.w	r1, r6, r1
20004430:	ea40 0002 	orr.w	r0, r0, r2
20004434:	ea81 0103 	eor.w	r1, r1, r3
20004438:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
2000443c:	bfc2      	ittt	gt
2000443e:	ebd4 050c 	rsbsgt	r5, r4, ip
20004442:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20004446:	bd70      	popgt	{r4, r5, r6, pc}
20004448:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000444c:	f04f 0e00 	mov.w	lr, #0
20004450:	3c01      	subs	r4, #1
20004452:	f300 80ab 	bgt.w	200045ac <__aeabi_dmul+0x238>
20004456:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000445a:	bfde      	ittt	le
2000445c:	2000      	movle	r0, #0
2000445e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20004462:	bd70      	pople	{r4, r5, r6, pc}
20004464:	f1c4 0400 	rsb	r4, r4, #0
20004468:	3c20      	subs	r4, #32
2000446a:	da35      	bge.n	200044d8 <__aeabi_dmul+0x164>
2000446c:	340c      	adds	r4, #12
2000446e:	dc1b      	bgt.n	200044a8 <__aeabi_dmul+0x134>
20004470:	f104 0414 	add.w	r4, r4, #20
20004474:	f1c4 0520 	rsb	r5, r4, #32
20004478:	fa00 f305 	lsl.w	r3, r0, r5
2000447c:	fa20 f004 	lsr.w	r0, r0, r4
20004480:	fa01 f205 	lsl.w	r2, r1, r5
20004484:	ea40 0002 	orr.w	r0, r0, r2
20004488:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
2000448c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20004490:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20004494:	fa21 f604 	lsr.w	r6, r1, r4
20004498:	eb42 0106 	adc.w	r1, r2, r6
2000449c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200044a0:	bf08      	it	eq
200044a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200044a6:	bd70      	pop	{r4, r5, r6, pc}
200044a8:	f1c4 040c 	rsb	r4, r4, #12
200044ac:	f1c4 0520 	rsb	r5, r4, #32
200044b0:	fa00 f304 	lsl.w	r3, r0, r4
200044b4:	fa20 f005 	lsr.w	r0, r0, r5
200044b8:	fa01 f204 	lsl.w	r2, r1, r4
200044bc:	ea40 0002 	orr.w	r0, r0, r2
200044c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200044c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200044c8:	f141 0100 	adc.w	r1, r1, #0
200044cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200044d0:	bf08      	it	eq
200044d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200044d6:	bd70      	pop	{r4, r5, r6, pc}
200044d8:	f1c4 0520 	rsb	r5, r4, #32
200044dc:	fa00 f205 	lsl.w	r2, r0, r5
200044e0:	ea4e 0e02 	orr.w	lr, lr, r2
200044e4:	fa20 f304 	lsr.w	r3, r0, r4
200044e8:	fa01 f205 	lsl.w	r2, r1, r5
200044ec:	ea43 0302 	orr.w	r3, r3, r2
200044f0:	fa21 f004 	lsr.w	r0, r1, r4
200044f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200044f8:	fa21 f204 	lsr.w	r2, r1, r4
200044fc:	ea20 0002 	bic.w	r0, r0, r2
20004500:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20004504:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004508:	bf08      	it	eq
2000450a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000450e:	bd70      	pop	{r4, r5, r6, pc}
20004510:	f094 0f00 	teq	r4, #0
20004514:	d10f      	bne.n	20004536 <__aeabi_dmul+0x1c2>
20004516:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
2000451a:	0040      	lsls	r0, r0, #1
2000451c:	eb41 0101 	adc.w	r1, r1, r1
20004520:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004524:	bf08      	it	eq
20004526:	3c01      	subeq	r4, #1
20004528:	d0f7      	beq.n	2000451a <__aeabi_dmul+0x1a6>
2000452a:	ea41 0106 	orr.w	r1, r1, r6
2000452e:	f095 0f00 	teq	r5, #0
20004532:	bf18      	it	ne
20004534:	4770      	bxne	lr
20004536:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
2000453a:	0052      	lsls	r2, r2, #1
2000453c:	eb43 0303 	adc.w	r3, r3, r3
20004540:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20004544:	bf08      	it	eq
20004546:	3d01      	subeq	r5, #1
20004548:	d0f7      	beq.n	2000453a <__aeabi_dmul+0x1c6>
2000454a:	ea43 0306 	orr.w	r3, r3, r6
2000454e:	4770      	bx	lr
20004550:	ea94 0f0c 	teq	r4, ip
20004554:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004558:	bf18      	it	ne
2000455a:	ea95 0f0c 	teqne	r5, ip
2000455e:	d00c      	beq.n	2000457a <__aeabi_dmul+0x206>
20004560:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004564:	bf18      	it	ne
20004566:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000456a:	d1d1      	bne.n	20004510 <__aeabi_dmul+0x19c>
2000456c:	ea81 0103 	eor.w	r1, r1, r3
20004570:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004574:	f04f 0000 	mov.w	r0, #0
20004578:	bd70      	pop	{r4, r5, r6, pc}
2000457a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000457e:	bf06      	itte	eq
20004580:	4610      	moveq	r0, r2
20004582:	4619      	moveq	r1, r3
20004584:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20004588:	d019      	beq.n	200045be <__aeabi_dmul+0x24a>
2000458a:	ea94 0f0c 	teq	r4, ip
2000458e:	d102      	bne.n	20004596 <__aeabi_dmul+0x222>
20004590:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20004594:	d113      	bne.n	200045be <__aeabi_dmul+0x24a>
20004596:	ea95 0f0c 	teq	r5, ip
2000459a:	d105      	bne.n	200045a8 <__aeabi_dmul+0x234>
2000459c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200045a0:	bf1c      	itt	ne
200045a2:	4610      	movne	r0, r2
200045a4:	4619      	movne	r1, r3
200045a6:	d10a      	bne.n	200045be <__aeabi_dmul+0x24a>
200045a8:	ea81 0103 	eor.w	r1, r1, r3
200045ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200045b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200045b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200045b8:	f04f 0000 	mov.w	r0, #0
200045bc:	bd70      	pop	{r4, r5, r6, pc}
200045be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200045c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200045c6:	bd70      	pop	{r4, r5, r6, pc}

200045c8 <__aeabi_ddiv>:
200045c8:	b570      	push	{r4, r5, r6, lr}
200045ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
200045ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200045d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200045d6:	bf1d      	ittte	ne
200045d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200045dc:	ea94 0f0c 	teqne	r4, ip
200045e0:	ea95 0f0c 	teqne	r5, ip
200045e4:	f000 f8a7 	bleq	20004736 <__aeabi_ddiv+0x16e>
200045e8:	eba4 0405 	sub.w	r4, r4, r5
200045ec:	ea81 0e03 	eor.w	lr, r1, r3
200045f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200045f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200045f8:	f000 8088 	beq.w	2000470c <__aeabi_ddiv+0x144>
200045fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
20004600:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20004604:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20004608:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
2000460c:	ea4f 2202 	mov.w	r2, r2, lsl #8
20004610:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20004614:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20004618:	ea4f 2600 	mov.w	r6, r0, lsl #8
2000461c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20004620:	429d      	cmp	r5, r3
20004622:	bf08      	it	eq
20004624:	4296      	cmpeq	r6, r2
20004626:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
2000462a:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000462e:	d202      	bcs.n	20004636 <__aeabi_ddiv+0x6e>
20004630:	085b      	lsrs	r3, r3, #1
20004632:	ea4f 0232 	mov.w	r2, r2, rrx
20004636:	1ab6      	subs	r6, r6, r2
20004638:	eb65 0503 	sbc.w	r5, r5, r3
2000463c:	085b      	lsrs	r3, r3, #1
2000463e:	ea4f 0232 	mov.w	r2, r2, rrx
20004642:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20004646:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000464a:	ebb6 0e02 	subs.w	lr, r6, r2
2000464e:	eb75 0e03 	sbcs.w	lr, r5, r3
20004652:	bf22      	ittt	cs
20004654:	1ab6      	subcs	r6, r6, r2
20004656:	4675      	movcs	r5, lr
20004658:	ea40 000c 	orrcs.w	r0, r0, ip
2000465c:	085b      	lsrs	r3, r3, #1
2000465e:	ea4f 0232 	mov.w	r2, r2, rrx
20004662:	ebb6 0e02 	subs.w	lr, r6, r2
20004666:	eb75 0e03 	sbcs.w	lr, r5, r3
2000466a:	bf22      	ittt	cs
2000466c:	1ab6      	subcs	r6, r6, r2
2000466e:	4675      	movcs	r5, lr
20004670:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20004674:	085b      	lsrs	r3, r3, #1
20004676:	ea4f 0232 	mov.w	r2, r2, rrx
2000467a:	ebb6 0e02 	subs.w	lr, r6, r2
2000467e:	eb75 0e03 	sbcs.w	lr, r5, r3
20004682:	bf22      	ittt	cs
20004684:	1ab6      	subcs	r6, r6, r2
20004686:	4675      	movcs	r5, lr
20004688:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
2000468c:	085b      	lsrs	r3, r3, #1
2000468e:	ea4f 0232 	mov.w	r2, r2, rrx
20004692:	ebb6 0e02 	subs.w	lr, r6, r2
20004696:	eb75 0e03 	sbcs.w	lr, r5, r3
2000469a:	bf22      	ittt	cs
2000469c:	1ab6      	subcs	r6, r6, r2
2000469e:	4675      	movcs	r5, lr
200046a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200046a4:	ea55 0e06 	orrs.w	lr, r5, r6
200046a8:	d018      	beq.n	200046dc <__aeabi_ddiv+0x114>
200046aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
200046ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200046b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
200046b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200046ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200046be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200046c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200046c6:	d1c0      	bne.n	2000464a <__aeabi_ddiv+0x82>
200046c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200046cc:	d10b      	bne.n	200046e6 <__aeabi_ddiv+0x11e>
200046ce:	ea41 0100 	orr.w	r1, r1, r0
200046d2:	f04f 0000 	mov.w	r0, #0
200046d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
200046da:	e7b6      	b.n	2000464a <__aeabi_ddiv+0x82>
200046dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200046e0:	bf04      	itt	eq
200046e2:	4301      	orreq	r1, r0
200046e4:	2000      	moveq	r0, #0
200046e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200046ea:	bf88      	it	hi
200046ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200046f0:	f63f aeaf 	bhi.w	20004452 <__aeabi_dmul+0xde>
200046f4:	ebb5 0c03 	subs.w	ip, r5, r3
200046f8:	bf04      	itt	eq
200046fa:	ebb6 0c02 	subseq.w	ip, r6, r2
200046fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20004702:	f150 0000 	adcs.w	r0, r0, #0
20004706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000470a:	bd70      	pop	{r4, r5, r6, pc}
2000470c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20004710:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20004714:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20004718:	bfc2      	ittt	gt
2000471a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000471e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20004722:	bd70      	popgt	{r4, r5, r6, pc}
20004724:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004728:	f04f 0e00 	mov.w	lr, #0
2000472c:	3c01      	subs	r4, #1
2000472e:	e690      	b.n	20004452 <__aeabi_dmul+0xde>
20004730:	ea45 0e06 	orr.w	lr, r5, r6
20004734:	e68d      	b.n	20004452 <__aeabi_dmul+0xde>
20004736:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000473a:	ea94 0f0c 	teq	r4, ip
2000473e:	bf08      	it	eq
20004740:	ea95 0f0c 	teqeq	r5, ip
20004744:	f43f af3b 	beq.w	200045be <__aeabi_dmul+0x24a>
20004748:	ea94 0f0c 	teq	r4, ip
2000474c:	d10a      	bne.n	20004764 <__aeabi_ddiv+0x19c>
2000474e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20004752:	f47f af34 	bne.w	200045be <__aeabi_dmul+0x24a>
20004756:	ea95 0f0c 	teq	r5, ip
2000475a:	f47f af25 	bne.w	200045a8 <__aeabi_dmul+0x234>
2000475e:	4610      	mov	r0, r2
20004760:	4619      	mov	r1, r3
20004762:	e72c      	b.n	200045be <__aeabi_dmul+0x24a>
20004764:	ea95 0f0c 	teq	r5, ip
20004768:	d106      	bne.n	20004778 <__aeabi_ddiv+0x1b0>
2000476a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000476e:	f43f aefd 	beq.w	2000456c <__aeabi_dmul+0x1f8>
20004772:	4610      	mov	r0, r2
20004774:	4619      	mov	r1, r3
20004776:	e722      	b.n	200045be <__aeabi_dmul+0x24a>
20004778:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000477c:	bf18      	it	ne
2000477e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20004782:	f47f aec5 	bne.w	20004510 <__aeabi_dmul+0x19c>
20004786:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
2000478a:	f47f af0d 	bne.w	200045a8 <__aeabi_dmul+0x234>
2000478e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20004792:	f47f aeeb 	bne.w	2000456c <__aeabi_dmul+0x1f8>
20004796:	e712      	b.n	200045be <__aeabi_dmul+0x24a>

20004798 <__aeabi_d2iz>:
20004798:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000479c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200047a0:	d215      	bcs.n	200047ce <__aeabi_d2iz+0x36>
200047a2:	d511      	bpl.n	200047c8 <__aeabi_d2iz+0x30>
200047a4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200047a8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200047ac:	d912      	bls.n	200047d4 <__aeabi_d2iz+0x3c>
200047ae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200047b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200047b6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200047ba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200047be:	fa23 f002 	lsr.w	r0, r3, r2
200047c2:	bf18      	it	ne
200047c4:	4240      	negne	r0, r0
200047c6:	4770      	bx	lr
200047c8:	f04f 0000 	mov.w	r0, #0
200047cc:	4770      	bx	lr
200047ce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200047d2:	d105      	bne.n	200047e0 <__aeabi_d2iz+0x48>
200047d4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
200047d8:	bf08      	it	eq
200047da:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
200047de:	4770      	bx	lr
200047e0:	f04f 0000 	mov.w	r0, #0
200047e4:	4770      	bx	lr
200047e6:	bf00      	nop

200047e8 <__aeabi_frsub>:
200047e8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
200047ec:	e002      	b.n	200047f4 <__addsf3>
200047ee:	bf00      	nop

200047f0 <__aeabi_fsub>:
200047f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

200047f4 <__addsf3>:
200047f4:	0042      	lsls	r2, r0, #1
200047f6:	bf1f      	itttt	ne
200047f8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
200047fc:	ea92 0f03 	teqne	r2, r3
20004800:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
20004804:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20004808:	d06a      	beq.n	200048e0 <__addsf3+0xec>
2000480a:	ea4f 6212 	mov.w	r2, r2, lsr #24
2000480e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
20004812:	bfc1      	itttt	gt
20004814:	18d2      	addgt	r2, r2, r3
20004816:	4041      	eorgt	r1, r0
20004818:	4048      	eorgt	r0, r1
2000481a:	4041      	eorgt	r1, r0
2000481c:	bfb8      	it	lt
2000481e:	425b      	neglt	r3, r3
20004820:	2b19      	cmp	r3, #25
20004822:	bf88      	it	hi
20004824:	4770      	bxhi	lr
20004826:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
2000482a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000482e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
20004832:	bf18      	it	ne
20004834:	4240      	negne	r0, r0
20004836:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000483a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
2000483e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
20004842:	bf18      	it	ne
20004844:	4249      	negne	r1, r1
20004846:	ea92 0f03 	teq	r2, r3
2000484a:	d03f      	beq.n	200048cc <__addsf3+0xd8>
2000484c:	f1a2 0201 	sub.w	r2, r2, #1
20004850:	fa41 fc03 	asr.w	ip, r1, r3
20004854:	eb10 000c 	adds.w	r0, r0, ip
20004858:	f1c3 0320 	rsb	r3, r3, #32
2000485c:	fa01 f103 	lsl.w	r1, r1, r3
20004860:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
20004864:	d502      	bpl.n	2000486c <__addsf3+0x78>
20004866:	4249      	negs	r1, r1
20004868:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
2000486c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
20004870:	d313      	bcc.n	2000489a <__addsf3+0xa6>
20004872:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
20004876:	d306      	bcc.n	20004886 <__addsf3+0x92>
20004878:	0840      	lsrs	r0, r0, #1
2000487a:	ea4f 0131 	mov.w	r1, r1, rrx
2000487e:	f102 0201 	add.w	r2, r2, #1
20004882:	2afe      	cmp	r2, #254	; 0xfe
20004884:	d251      	bcs.n	2000492a <__addsf3+0x136>
20004886:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
2000488a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
2000488e:	bf08      	it	eq
20004890:	f020 0001 	biceq.w	r0, r0, #1
20004894:	ea40 0003 	orr.w	r0, r0, r3
20004898:	4770      	bx	lr
2000489a:	0049      	lsls	r1, r1, #1
2000489c:	eb40 0000 	adc.w	r0, r0, r0
200048a0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
200048a4:	f1a2 0201 	sub.w	r2, r2, #1
200048a8:	d1ed      	bne.n	20004886 <__addsf3+0x92>
200048aa:	fab0 fc80 	clz	ip, r0
200048ae:	f1ac 0c08 	sub.w	ip, ip, #8
200048b2:	ebb2 020c 	subs.w	r2, r2, ip
200048b6:	fa00 f00c 	lsl.w	r0, r0, ip
200048ba:	bfaa      	itet	ge
200048bc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
200048c0:	4252      	neglt	r2, r2
200048c2:	4318      	orrge	r0, r3
200048c4:	bfbc      	itt	lt
200048c6:	40d0      	lsrlt	r0, r2
200048c8:	4318      	orrlt	r0, r3
200048ca:	4770      	bx	lr
200048cc:	f092 0f00 	teq	r2, #0
200048d0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
200048d4:	bf06      	itte	eq
200048d6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
200048da:	3201      	addeq	r2, #1
200048dc:	3b01      	subne	r3, #1
200048de:	e7b5      	b.n	2000484c <__addsf3+0x58>
200048e0:	ea4f 0341 	mov.w	r3, r1, lsl #1
200048e4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
200048e8:	bf18      	it	ne
200048ea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
200048ee:	d021      	beq.n	20004934 <__addsf3+0x140>
200048f0:	ea92 0f03 	teq	r2, r3
200048f4:	d004      	beq.n	20004900 <__addsf3+0x10c>
200048f6:	f092 0f00 	teq	r2, #0
200048fa:	bf08      	it	eq
200048fc:	4608      	moveq	r0, r1
200048fe:	4770      	bx	lr
20004900:	ea90 0f01 	teq	r0, r1
20004904:	bf1c      	itt	ne
20004906:	2000      	movne	r0, #0
20004908:	4770      	bxne	lr
2000490a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
2000490e:	d104      	bne.n	2000491a <__addsf3+0x126>
20004910:	0040      	lsls	r0, r0, #1
20004912:	bf28      	it	cs
20004914:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
20004918:	4770      	bx	lr
2000491a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
2000491e:	bf3c      	itt	cc
20004920:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
20004924:	4770      	bxcc	lr
20004926:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
2000492a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
2000492e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004932:	4770      	bx	lr
20004934:	ea7f 6222 	mvns.w	r2, r2, asr #24
20004938:	bf16      	itet	ne
2000493a:	4608      	movne	r0, r1
2000493c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
20004940:	4601      	movne	r1, r0
20004942:	0242      	lsls	r2, r0, #9
20004944:	bf06      	itte	eq
20004946:	ea5f 2341 	movseq.w	r3, r1, lsl #9
2000494a:	ea90 0f01 	teqeq	r0, r1
2000494e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
20004952:	4770      	bx	lr

20004954 <__aeabi_ui2f>:
20004954:	f04f 0300 	mov.w	r3, #0
20004958:	e004      	b.n	20004964 <__aeabi_i2f+0x8>
2000495a:	bf00      	nop

2000495c <__aeabi_i2f>:
2000495c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
20004960:	bf48      	it	mi
20004962:	4240      	negmi	r0, r0
20004964:	ea5f 0c00 	movs.w	ip, r0
20004968:	bf08      	it	eq
2000496a:	4770      	bxeq	lr
2000496c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
20004970:	4601      	mov	r1, r0
20004972:	f04f 0000 	mov.w	r0, #0
20004976:	e01c      	b.n	200049b2 <__aeabi_l2f+0x2a>

20004978 <__aeabi_ul2f>:
20004978:	ea50 0201 	orrs.w	r2, r0, r1
2000497c:	bf08      	it	eq
2000497e:	4770      	bxeq	lr
20004980:	f04f 0300 	mov.w	r3, #0
20004984:	e00a      	b.n	2000499c <__aeabi_l2f+0x14>
20004986:	bf00      	nop

20004988 <__aeabi_l2f>:
20004988:	ea50 0201 	orrs.w	r2, r0, r1
2000498c:	bf08      	it	eq
2000498e:	4770      	bxeq	lr
20004990:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
20004994:	d502      	bpl.n	2000499c <__aeabi_l2f+0x14>
20004996:	4240      	negs	r0, r0
20004998:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000499c:	ea5f 0c01 	movs.w	ip, r1
200049a0:	bf02      	ittt	eq
200049a2:	4684      	moveq	ip, r0
200049a4:	4601      	moveq	r1, r0
200049a6:	2000      	moveq	r0, #0
200049a8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
200049ac:	bf08      	it	eq
200049ae:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
200049b2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
200049b6:	fabc f28c 	clz	r2, ip
200049ba:	3a08      	subs	r2, #8
200049bc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
200049c0:	db10      	blt.n	200049e4 <__aeabi_l2f+0x5c>
200049c2:	fa01 fc02 	lsl.w	ip, r1, r2
200049c6:	4463      	add	r3, ip
200049c8:	fa00 fc02 	lsl.w	ip, r0, r2
200049cc:	f1c2 0220 	rsb	r2, r2, #32
200049d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
200049d4:	fa20 f202 	lsr.w	r2, r0, r2
200049d8:	eb43 0002 	adc.w	r0, r3, r2
200049dc:	bf08      	it	eq
200049de:	f020 0001 	biceq.w	r0, r0, #1
200049e2:	4770      	bx	lr
200049e4:	f102 0220 	add.w	r2, r2, #32
200049e8:	fa01 fc02 	lsl.w	ip, r1, r2
200049ec:	f1c2 0220 	rsb	r2, r2, #32
200049f0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
200049f4:	fa21 f202 	lsr.w	r2, r1, r2
200049f8:	eb43 0002 	adc.w	r0, r3, r2
200049fc:	bf08      	it	eq
200049fe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20004a02:	4770      	bx	lr

20004a04 <__errno>:
20004a04:	f64a 33a4 	movw	r3, #43940	; 0xaba4
20004a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a0c:	6818      	ldr	r0, [r3, #0]
20004a0e:	4770      	bx	lr

20004a10 <__libc_init_array>:
20004a10:	b570      	push	{r4, r5, r6, lr}
20004a12:	f64a 3618 	movw	r6, #43800	; 0xab18
20004a16:	f64a 3518 	movw	r5, #43800	; 0xab18
20004a1a:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004a1e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004a22:	1b76      	subs	r6, r6, r5
20004a24:	10b6      	asrs	r6, r6, #2
20004a26:	d006      	beq.n	20004a36 <__libc_init_array+0x26>
20004a28:	2400      	movs	r4, #0
20004a2a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004a2e:	3401      	adds	r4, #1
20004a30:	4798      	blx	r3
20004a32:	42a6      	cmp	r6, r4
20004a34:	d8f9      	bhi.n	20004a2a <__libc_init_array+0x1a>
20004a36:	f64a 3518 	movw	r5, #43800	; 0xab18
20004a3a:	f64a 361c 	movw	r6, #43804	; 0xab1c
20004a3e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004a42:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004a46:	1b76      	subs	r6, r6, r5
20004a48:	f006 f85a 	bl	2000ab00 <_init>
20004a4c:	10b6      	asrs	r6, r6, #2
20004a4e:	d006      	beq.n	20004a5e <__libc_init_array+0x4e>
20004a50:	2400      	movs	r4, #0
20004a52:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004a56:	3401      	adds	r4, #1
20004a58:	4798      	blx	r3
20004a5a:	42a6      	cmp	r6, r4
20004a5c:	d8f9      	bhi.n	20004a52 <__libc_init_array+0x42>
20004a5e:	bd70      	pop	{r4, r5, r6, pc}

20004a60 <memset>:
20004a60:	2a03      	cmp	r2, #3
20004a62:	b2c9      	uxtb	r1, r1
20004a64:	b430      	push	{r4, r5}
20004a66:	d807      	bhi.n	20004a78 <memset+0x18>
20004a68:	b122      	cbz	r2, 20004a74 <memset+0x14>
20004a6a:	2300      	movs	r3, #0
20004a6c:	54c1      	strb	r1, [r0, r3]
20004a6e:	3301      	adds	r3, #1
20004a70:	4293      	cmp	r3, r2
20004a72:	d1fb      	bne.n	20004a6c <memset+0xc>
20004a74:	bc30      	pop	{r4, r5}
20004a76:	4770      	bx	lr
20004a78:	eb00 0c02 	add.w	ip, r0, r2
20004a7c:	4603      	mov	r3, r0
20004a7e:	e001      	b.n	20004a84 <memset+0x24>
20004a80:	f803 1c01 	strb.w	r1, [r3, #-1]
20004a84:	f003 0403 	and.w	r4, r3, #3
20004a88:	461a      	mov	r2, r3
20004a8a:	3301      	adds	r3, #1
20004a8c:	2c00      	cmp	r4, #0
20004a8e:	d1f7      	bne.n	20004a80 <memset+0x20>
20004a90:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20004a94:	ebc2 040c 	rsb	r4, r2, ip
20004a98:	fb03 f301 	mul.w	r3, r3, r1
20004a9c:	e01f      	b.n	20004ade <memset+0x7e>
20004a9e:	f842 3c40 	str.w	r3, [r2, #-64]
20004aa2:	f842 3c3c 	str.w	r3, [r2, #-60]
20004aa6:	f842 3c38 	str.w	r3, [r2, #-56]
20004aaa:	f842 3c34 	str.w	r3, [r2, #-52]
20004aae:	f842 3c30 	str.w	r3, [r2, #-48]
20004ab2:	f842 3c2c 	str.w	r3, [r2, #-44]
20004ab6:	f842 3c28 	str.w	r3, [r2, #-40]
20004aba:	f842 3c24 	str.w	r3, [r2, #-36]
20004abe:	f842 3c20 	str.w	r3, [r2, #-32]
20004ac2:	f842 3c1c 	str.w	r3, [r2, #-28]
20004ac6:	f842 3c18 	str.w	r3, [r2, #-24]
20004aca:	f842 3c14 	str.w	r3, [r2, #-20]
20004ace:	f842 3c10 	str.w	r3, [r2, #-16]
20004ad2:	f842 3c0c 	str.w	r3, [r2, #-12]
20004ad6:	f842 3c08 	str.w	r3, [r2, #-8]
20004ada:	f842 3c04 	str.w	r3, [r2, #-4]
20004ade:	4615      	mov	r5, r2
20004ae0:	3240      	adds	r2, #64	; 0x40
20004ae2:	2c3f      	cmp	r4, #63	; 0x3f
20004ae4:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004ae8:	dcd9      	bgt.n	20004a9e <memset+0x3e>
20004aea:	462a      	mov	r2, r5
20004aec:	ebc5 040c 	rsb	r4, r5, ip
20004af0:	e007      	b.n	20004b02 <memset+0xa2>
20004af2:	f842 3c10 	str.w	r3, [r2, #-16]
20004af6:	f842 3c0c 	str.w	r3, [r2, #-12]
20004afa:	f842 3c08 	str.w	r3, [r2, #-8]
20004afe:	f842 3c04 	str.w	r3, [r2, #-4]
20004b02:	4615      	mov	r5, r2
20004b04:	3210      	adds	r2, #16
20004b06:	2c0f      	cmp	r4, #15
20004b08:	f1a4 0410 	sub.w	r4, r4, #16
20004b0c:	dcf1      	bgt.n	20004af2 <memset+0x92>
20004b0e:	462a      	mov	r2, r5
20004b10:	ebc5 050c 	rsb	r5, r5, ip
20004b14:	e001      	b.n	20004b1a <memset+0xba>
20004b16:	f842 3c04 	str.w	r3, [r2, #-4]
20004b1a:	4614      	mov	r4, r2
20004b1c:	3204      	adds	r2, #4
20004b1e:	2d03      	cmp	r5, #3
20004b20:	f1a5 0504 	sub.w	r5, r5, #4
20004b24:	dcf7      	bgt.n	20004b16 <memset+0xb6>
20004b26:	e001      	b.n	20004b2c <memset+0xcc>
20004b28:	f804 1b01 	strb.w	r1, [r4], #1
20004b2c:	4564      	cmp	r4, ip
20004b2e:	d3fb      	bcc.n	20004b28 <memset+0xc8>
20004b30:	e7a0      	b.n	20004a74 <memset+0x14>
20004b32:	bf00      	nop

20004b34 <printf>:
20004b34:	b40f      	push	{r0, r1, r2, r3}
20004b36:	f64a 33a4 	movw	r3, #43940	; 0xaba4
20004b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004b3e:	b510      	push	{r4, lr}
20004b40:	681c      	ldr	r4, [r3, #0]
20004b42:	b082      	sub	sp, #8
20004b44:	b124      	cbz	r4, 20004b50 <printf+0x1c>
20004b46:	69a3      	ldr	r3, [r4, #24]
20004b48:	b913      	cbnz	r3, 20004b50 <printf+0x1c>
20004b4a:	4620      	mov	r0, r4
20004b4c:	f002 fee8 	bl	20007920 <__sinit>
20004b50:	4620      	mov	r0, r4
20004b52:	ac05      	add	r4, sp, #20
20004b54:	9a04      	ldr	r2, [sp, #16]
20004b56:	4623      	mov	r3, r4
20004b58:	6881      	ldr	r1, [r0, #8]
20004b5a:	9401      	str	r4, [sp, #4]
20004b5c:	f000 f87e 	bl	20004c5c <_vfprintf_r>
20004b60:	b002      	add	sp, #8
20004b62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004b66:	b004      	add	sp, #16
20004b68:	4770      	bx	lr
20004b6a:	bf00      	nop

20004b6c <_printf_r>:
20004b6c:	b40e      	push	{r1, r2, r3}
20004b6e:	b510      	push	{r4, lr}
20004b70:	4604      	mov	r4, r0
20004b72:	b083      	sub	sp, #12
20004b74:	b118      	cbz	r0, 20004b7e <_printf_r+0x12>
20004b76:	6983      	ldr	r3, [r0, #24]
20004b78:	b90b      	cbnz	r3, 20004b7e <_printf_r+0x12>
20004b7a:	f002 fed1 	bl	20007920 <__sinit>
20004b7e:	4620      	mov	r0, r4
20004b80:	ac06      	add	r4, sp, #24
20004b82:	9a05      	ldr	r2, [sp, #20]
20004b84:	4623      	mov	r3, r4
20004b86:	6881      	ldr	r1, [r0, #8]
20004b88:	9401      	str	r4, [sp, #4]
20004b8a:	f000 f867 	bl	20004c5c <_vfprintf_r>
20004b8e:	b003      	add	sp, #12
20004b90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004b94:	b003      	add	sp, #12
20004b96:	4770      	bx	lr

20004b98 <strncmp>:
20004b98:	b430      	push	{r4, r5}
20004b9a:	4613      	mov	r3, r2
20004b9c:	2a00      	cmp	r2, #0
20004b9e:	d043      	beq.n	20004c28 <strncmp+0x90>
20004ba0:	ea41 0200 	orr.w	r2, r1, r0
20004ba4:	f012 0f03 	tst.w	r2, #3
20004ba8:	d125      	bne.n	20004bf6 <strncmp+0x5e>
20004baa:	2b03      	cmp	r3, #3
20004bac:	4604      	mov	r4, r0
20004bae:	460d      	mov	r5, r1
20004bb0:	d93d      	bls.n	20004c2e <strncmp+0x96>
20004bb2:	6802      	ldr	r2, [r0, #0]
20004bb4:	6809      	ldr	r1, [r1, #0]
20004bb6:	428a      	cmp	r2, r1
20004bb8:	d139      	bne.n	20004c2e <strncmp+0x96>
20004bba:	3b04      	subs	r3, #4
20004bbc:	d034      	beq.n	20004c28 <strncmp+0x90>
20004bbe:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
20004bc2:	ea21 0202 	bic.w	r2, r1, r2
20004bc6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
20004bca:	d00d      	beq.n	20004be8 <strncmp+0x50>
20004bcc:	e02c      	b.n	20004c28 <strncmp+0x90>
20004bce:	6822      	ldr	r2, [r4, #0]
20004bd0:	6829      	ldr	r1, [r5, #0]
20004bd2:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
20004bd6:	428a      	cmp	r2, r1
20004bd8:	ea20 0002 	bic.w	r0, r0, r2
20004bdc:	d127      	bne.n	20004c2e <strncmp+0x96>
20004bde:	3b04      	subs	r3, #4
20004be0:	d022      	beq.n	20004c28 <strncmp+0x90>
20004be2:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
20004be6:	d11f      	bne.n	20004c28 <strncmp+0x90>
20004be8:	3404      	adds	r4, #4
20004bea:	3504      	adds	r5, #4
20004bec:	2b03      	cmp	r3, #3
20004bee:	d8ee      	bhi.n	20004bce <strncmp+0x36>
20004bf0:	4620      	mov	r0, r4
20004bf2:	4629      	mov	r1, r5
20004bf4:	b1f3      	cbz	r3, 20004c34 <strncmp+0x9c>
20004bf6:	7804      	ldrb	r4, [r0, #0]
20004bf8:	3b01      	subs	r3, #1
20004bfa:	f891 c000 	ldrb.w	ip, [r1]
20004bfe:	4564      	cmp	r4, ip
20004c00:	d10f      	bne.n	20004c22 <strncmp+0x8a>
20004c02:	b18b      	cbz	r3, 20004c28 <strncmp+0x90>
20004c04:	b184      	cbz	r4, 20004c28 <strncmp+0x90>
20004c06:	3b01      	subs	r3, #1
20004c08:	2200      	movs	r2, #0
20004c0a:	e002      	b.n	20004c12 <strncmp+0x7a>
20004c0c:	b163      	cbz	r3, 20004c28 <strncmp+0x90>
20004c0e:	b15c      	cbz	r4, 20004c28 <strncmp+0x90>
20004c10:	3b01      	subs	r3, #1
20004c12:	1884      	adds	r4, r0, r2
20004c14:	188d      	adds	r5, r1, r2
20004c16:	3201      	adds	r2, #1
20004c18:	7864      	ldrb	r4, [r4, #1]
20004c1a:	f895 c001 	ldrb.w	ip, [r5, #1]
20004c1e:	4564      	cmp	r4, ip
20004c20:	d0f4      	beq.n	20004c0c <strncmp+0x74>
20004c22:	ebcc 0004 	rsb	r0, ip, r4
20004c26:	e000      	b.n	20004c2a <strncmp+0x92>
20004c28:	2000      	movs	r0, #0
20004c2a:	bc30      	pop	{r4, r5}
20004c2c:	4770      	bx	lr
20004c2e:	4620      	mov	r0, r4
20004c30:	4629      	mov	r1, r5
20004c32:	e7e0      	b.n	20004bf6 <strncmp+0x5e>
20004c34:	7824      	ldrb	r4, [r4, #0]
20004c36:	f895 c000 	ldrb.w	ip, [r5]
20004c3a:	ebcc 0004 	rsb	r0, ip, r4
20004c3e:	e7f4      	b.n	20004c2a <strncmp+0x92>

20004c40 <__sprint_r>:
20004c40:	6893      	ldr	r3, [r2, #8]
20004c42:	b510      	push	{r4, lr}
20004c44:	4614      	mov	r4, r2
20004c46:	b913      	cbnz	r3, 20004c4e <__sprint_r+0xe>
20004c48:	6053      	str	r3, [r2, #4]
20004c4a:	4618      	mov	r0, r3
20004c4c:	bd10      	pop	{r4, pc}
20004c4e:	f002 ffcb 	bl	20007be8 <__sfvwrite_r>
20004c52:	2300      	movs	r3, #0
20004c54:	6063      	str	r3, [r4, #4]
20004c56:	60a3      	str	r3, [r4, #8]
20004c58:	bd10      	pop	{r4, pc}
20004c5a:	bf00      	nop

20004c5c <_vfprintf_r>:
20004c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004c60:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20004c64:	b083      	sub	sp, #12
20004c66:	460e      	mov	r6, r1
20004c68:	4615      	mov	r5, r2
20004c6a:	469a      	mov	sl, r3
20004c6c:	4681      	mov	r9, r0
20004c6e:	f003 f9ab 	bl	20007fc8 <_localeconv_r>
20004c72:	6800      	ldr	r0, [r0, #0]
20004c74:	901d      	str	r0, [sp, #116]	; 0x74
20004c76:	f1b9 0f00 	cmp.w	r9, #0
20004c7a:	d004      	beq.n	20004c86 <_vfprintf_r+0x2a>
20004c7c:	f8d9 3018 	ldr.w	r3, [r9, #24]
20004c80:	2b00      	cmp	r3, #0
20004c82:	f000 815a 	beq.w	20004f3a <_vfprintf_r+0x2de>
20004c86:	f64a 1330 	movw	r3, #43312	; 0xa930
20004c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004c8e:	429e      	cmp	r6, r3
20004c90:	bf08      	it	eq
20004c92:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20004c96:	d010      	beq.n	20004cba <_vfprintf_r+0x5e>
20004c98:	f64a 1350 	movw	r3, #43344	; 0xa950
20004c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ca0:	429e      	cmp	r6, r3
20004ca2:	bf08      	it	eq
20004ca4:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20004ca8:	d007      	beq.n	20004cba <_vfprintf_r+0x5e>
20004caa:	f64a 1370 	movw	r3, #43376	; 0xa970
20004cae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004cb2:	429e      	cmp	r6, r3
20004cb4:	bf08      	it	eq
20004cb6:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20004cba:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004cbe:	fa1f f38c 	uxth.w	r3, ip
20004cc2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20004cc6:	d109      	bne.n	20004cdc <_vfprintf_r+0x80>
20004cc8:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20004ccc:	6e72      	ldr	r2, [r6, #100]	; 0x64
20004cce:	f8a6 c00c 	strh.w	ip, [r6, #12]
20004cd2:	fa1f f38c 	uxth.w	r3, ip
20004cd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20004cda:	6672      	str	r2, [r6, #100]	; 0x64
20004cdc:	f013 0f08 	tst.w	r3, #8
20004ce0:	f001 8301 	beq.w	200062e6 <_vfprintf_r+0x168a>
20004ce4:	6932      	ldr	r2, [r6, #16]
20004ce6:	2a00      	cmp	r2, #0
20004ce8:	f001 82fd 	beq.w	200062e6 <_vfprintf_r+0x168a>
20004cec:	f003 031a 	and.w	r3, r3, #26
20004cf0:	2b0a      	cmp	r3, #10
20004cf2:	f000 80e0 	beq.w	20004eb6 <_vfprintf_r+0x25a>
20004cf6:	2200      	movs	r2, #0
20004cf8:	9212      	str	r2, [sp, #72]	; 0x48
20004cfa:	921a      	str	r2, [sp, #104]	; 0x68
20004cfc:	2300      	movs	r3, #0
20004cfe:	921c      	str	r2, [sp, #112]	; 0x70
20004d00:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d04:	9211      	str	r2, [sp, #68]	; 0x44
20004d06:	3404      	adds	r4, #4
20004d08:	9219      	str	r2, [sp, #100]	; 0x64
20004d0a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004d0e:	931b      	str	r3, [sp, #108]	; 0x6c
20004d10:	3204      	adds	r2, #4
20004d12:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20004d16:	3228      	adds	r2, #40	; 0x28
20004d18:	3303      	adds	r3, #3
20004d1a:	9218      	str	r2, [sp, #96]	; 0x60
20004d1c:	9307      	str	r3, [sp, #28]
20004d1e:	2300      	movs	r3, #0
20004d20:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20004d24:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d28:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004d2c:	782b      	ldrb	r3, [r5, #0]
20004d2e:	1e1a      	subs	r2, r3, #0
20004d30:	bf18      	it	ne
20004d32:	2201      	movne	r2, #1
20004d34:	2b25      	cmp	r3, #37	; 0x25
20004d36:	bf0c      	ite	eq
20004d38:	2200      	moveq	r2, #0
20004d3a:	f002 0201 	andne.w	r2, r2, #1
20004d3e:	b332      	cbz	r2, 20004d8e <_vfprintf_r+0x132>
20004d40:	462f      	mov	r7, r5
20004d42:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20004d46:	1e1a      	subs	r2, r3, #0
20004d48:	bf18      	it	ne
20004d4a:	2201      	movne	r2, #1
20004d4c:	2b25      	cmp	r3, #37	; 0x25
20004d4e:	bf0c      	ite	eq
20004d50:	2200      	moveq	r2, #0
20004d52:	f002 0201 	andne.w	r2, r2, #1
20004d56:	2a00      	cmp	r2, #0
20004d58:	d1f3      	bne.n	20004d42 <_vfprintf_r+0xe6>
20004d5a:	ebb7 0805 	subs.w	r8, r7, r5
20004d5e:	bf08      	it	eq
20004d60:	463d      	moveq	r5, r7
20004d62:	d014      	beq.n	20004d8e <_vfprintf_r+0x132>
20004d64:	f8c4 8004 	str.w	r8, [r4, #4]
20004d68:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d6c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004d70:	3301      	adds	r3, #1
20004d72:	6025      	str	r5, [r4, #0]
20004d74:	2b07      	cmp	r3, #7
20004d76:	4442      	add	r2, r8
20004d78:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d7c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d80:	dc78      	bgt.n	20004e74 <_vfprintf_r+0x218>
20004d82:	3408      	adds	r4, #8
20004d84:	9811      	ldr	r0, [sp, #68]	; 0x44
20004d86:	463d      	mov	r5, r7
20004d88:	4440      	add	r0, r8
20004d8a:	9011      	str	r0, [sp, #68]	; 0x44
20004d8c:	783b      	ldrb	r3, [r7, #0]
20004d8e:	2b00      	cmp	r3, #0
20004d90:	d07c      	beq.n	20004e8c <_vfprintf_r+0x230>
20004d92:	1c6b      	adds	r3, r5, #1
20004d94:	f04f 37ff 	mov.w	r7, #4294967295
20004d98:	202b      	movs	r0, #43	; 0x2b
20004d9a:	f04f 0c20 	mov.w	ip, #32
20004d9e:	2100      	movs	r1, #0
20004da0:	f04f 0200 	mov.w	r2, #0
20004da4:	910f      	str	r1, [sp, #60]	; 0x3c
20004da6:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004daa:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20004dae:	786a      	ldrb	r2, [r5, #1]
20004db0:	910a      	str	r1, [sp, #40]	; 0x28
20004db2:	1c5d      	adds	r5, r3, #1
20004db4:	f1a2 0320 	sub.w	r3, r2, #32
20004db8:	2b58      	cmp	r3, #88	; 0x58
20004dba:	f200 8286 	bhi.w	200052ca <_vfprintf_r+0x66e>
20004dbe:	e8df f013 	tbh	[pc, r3, lsl #1]
20004dc2:	0298      	.short	0x0298
20004dc4:	02840284 	.word	0x02840284
20004dc8:	028402a4 	.word	0x028402a4
20004dcc:	02840284 	.word	0x02840284
20004dd0:	02840284 	.word	0x02840284
20004dd4:	02ad0284 	.word	0x02ad0284
20004dd8:	028402ba 	.word	0x028402ba
20004ddc:	02ca02c1 	.word	0x02ca02c1
20004de0:	02e70284 	.word	0x02e70284
20004de4:	02f002f0 	.word	0x02f002f0
20004de8:	02f002f0 	.word	0x02f002f0
20004dec:	02f002f0 	.word	0x02f002f0
20004df0:	02f002f0 	.word	0x02f002f0
20004df4:	028402f0 	.word	0x028402f0
20004df8:	02840284 	.word	0x02840284
20004dfc:	02840284 	.word	0x02840284
20004e00:	02840284 	.word	0x02840284
20004e04:	02840284 	.word	0x02840284
20004e08:	03040284 	.word	0x03040284
20004e0c:	02840326 	.word	0x02840326
20004e10:	02840326 	.word	0x02840326
20004e14:	02840284 	.word	0x02840284
20004e18:	036a0284 	.word	0x036a0284
20004e1c:	02840284 	.word	0x02840284
20004e20:	02840481 	.word	0x02840481
20004e24:	02840284 	.word	0x02840284
20004e28:	02840284 	.word	0x02840284
20004e2c:	02840414 	.word	0x02840414
20004e30:	042f0284 	.word	0x042f0284
20004e34:	02840284 	.word	0x02840284
20004e38:	02840284 	.word	0x02840284
20004e3c:	02840284 	.word	0x02840284
20004e40:	02840284 	.word	0x02840284
20004e44:	02840284 	.word	0x02840284
20004e48:	0465044f 	.word	0x0465044f
20004e4c:	03260326 	.word	0x03260326
20004e50:	03730326 	.word	0x03730326
20004e54:	02840465 	.word	0x02840465
20004e58:	03790284 	.word	0x03790284
20004e5c:	03850284 	.word	0x03850284
20004e60:	03ad0396 	.word	0x03ad0396
20004e64:	0284040a 	.word	0x0284040a
20004e68:	028403cc 	.word	0x028403cc
20004e6c:	028403f4 	.word	0x028403f4
20004e70:	00c00284 	.word	0x00c00284
20004e74:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004e78:	4648      	mov	r0, r9
20004e7a:	4631      	mov	r1, r6
20004e7c:	320c      	adds	r2, #12
20004e7e:	f7ff fedf 	bl	20004c40 <__sprint_r>
20004e82:	b958      	cbnz	r0, 20004e9c <_vfprintf_r+0x240>
20004e84:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e88:	3404      	adds	r4, #4
20004e8a:	e77b      	b.n	20004d84 <_vfprintf_r+0x128>
20004e8c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004e90:	2b00      	cmp	r3, #0
20004e92:	f041 8192 	bne.w	200061ba <_vfprintf_r+0x155e>
20004e96:	2300      	movs	r3, #0
20004e98:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e9c:	89b3      	ldrh	r3, [r6, #12]
20004e9e:	f013 0f40 	tst.w	r3, #64	; 0x40
20004ea2:	d002      	beq.n	20004eaa <_vfprintf_r+0x24e>
20004ea4:	f04f 30ff 	mov.w	r0, #4294967295
20004ea8:	9011      	str	r0, [sp, #68]	; 0x44
20004eaa:	9811      	ldr	r0, [sp, #68]	; 0x44
20004eac:	b05f      	add	sp, #380	; 0x17c
20004eae:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20004eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004eb6:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004eba:	2b00      	cmp	r3, #0
20004ebc:	f6ff af1b 	blt.w	20004cf6 <_vfprintf_r+0x9a>
20004ec0:	6a37      	ldr	r7, [r6, #32]
20004ec2:	f02c 0c02 	bic.w	ip, ip, #2
20004ec6:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004eca:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004ece:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20004ed2:	340c      	adds	r4, #12
20004ed4:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004ed8:	462a      	mov	r2, r5
20004eda:	4653      	mov	r3, sl
20004edc:	4648      	mov	r0, r9
20004ede:	4621      	mov	r1, r4
20004ee0:	ad1f      	add	r5, sp, #124	; 0x7c
20004ee2:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004ee6:	2700      	movs	r7, #0
20004ee8:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20004eec:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004ef0:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004ef4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004ef8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20004efc:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004f00:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004f04:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004f08:	f7ff fea8 	bl	20004c5c <_vfprintf_r>
20004f0c:	2800      	cmp	r0, #0
20004f0e:	9011      	str	r0, [sp, #68]	; 0x44
20004f10:	db09      	blt.n	20004f26 <_vfprintf_r+0x2ca>
20004f12:	4621      	mov	r1, r4
20004f14:	4648      	mov	r0, r9
20004f16:	f002 fb93 	bl	20007640 <_fflush_r>
20004f1a:	9911      	ldr	r1, [sp, #68]	; 0x44
20004f1c:	42b8      	cmp	r0, r7
20004f1e:	bf18      	it	ne
20004f20:	f04f 31ff 	movne.w	r1, #4294967295
20004f24:	9111      	str	r1, [sp, #68]	; 0x44
20004f26:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20004f2a:	f013 0f40 	tst.w	r3, #64	; 0x40
20004f2e:	d0bc      	beq.n	20004eaa <_vfprintf_r+0x24e>
20004f30:	89b3      	ldrh	r3, [r6, #12]
20004f32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004f36:	81b3      	strh	r3, [r6, #12]
20004f38:	e7b7      	b.n	20004eaa <_vfprintf_r+0x24e>
20004f3a:	4648      	mov	r0, r9
20004f3c:	f002 fcf0 	bl	20007920 <__sinit>
20004f40:	e6a1      	b.n	20004c86 <_vfprintf_r+0x2a>
20004f42:	980a      	ldr	r0, [sp, #40]	; 0x28
20004f44:	f64a 1c00 	movw	ip, #43264	; 0xa900
20004f48:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004f4c:	9216      	str	r2, [sp, #88]	; 0x58
20004f4e:	f010 0f20 	tst.w	r0, #32
20004f52:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004f56:	f000 836e 	beq.w	20005636 <_vfprintf_r+0x9da>
20004f5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f5c:	1dcb      	adds	r3, r1, #7
20004f5e:	f023 0307 	bic.w	r3, r3, #7
20004f62:	f103 0208 	add.w	r2, r3, #8
20004f66:	920b      	str	r2, [sp, #44]	; 0x2c
20004f68:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004f6c:	ea5a 020b 	orrs.w	r2, sl, fp
20004f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004f72:	bf0c      	ite	eq
20004f74:	2200      	moveq	r2, #0
20004f76:	2201      	movne	r2, #1
20004f78:	4213      	tst	r3, r2
20004f7a:	f040 866b 	bne.w	20005c54 <_vfprintf_r+0xff8>
20004f7e:	2302      	movs	r3, #2
20004f80:	f04f 0100 	mov.w	r1, #0
20004f84:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004f88:	2f00      	cmp	r7, #0
20004f8a:	bfa2      	ittt	ge
20004f8c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004f90:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004f94:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004f98:	2f00      	cmp	r7, #0
20004f9a:	bf18      	it	ne
20004f9c:	f042 0201 	orrne.w	r2, r2, #1
20004fa0:	2a00      	cmp	r2, #0
20004fa2:	f000 841e 	beq.w	200057e2 <_vfprintf_r+0xb86>
20004fa6:	2b01      	cmp	r3, #1
20004fa8:	f000 85de 	beq.w	20005b68 <_vfprintf_r+0xf0c>
20004fac:	2b02      	cmp	r3, #2
20004fae:	f000 85c1 	beq.w	20005b34 <_vfprintf_r+0xed8>
20004fb2:	9918      	ldr	r1, [sp, #96]	; 0x60
20004fb4:	9113      	str	r1, [sp, #76]	; 0x4c
20004fb6:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004fba:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004fbe:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20004fc2:	f00a 0007 	and.w	r0, sl, #7
20004fc6:	46e3      	mov	fp, ip
20004fc8:	46c2      	mov	sl, r8
20004fca:	3030      	adds	r0, #48	; 0x30
20004fcc:	ea5a 020b 	orrs.w	r2, sl, fp
20004fd0:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004fd4:	d1ef      	bne.n	20004fb6 <_vfprintf_r+0x35a>
20004fd6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004fda:	9113      	str	r1, [sp, #76]	; 0x4c
20004fdc:	f01c 0f01 	tst.w	ip, #1
20004fe0:	f040 868c 	bne.w	20005cfc <_vfprintf_r+0x10a0>
20004fe4:	9818      	ldr	r0, [sp, #96]	; 0x60
20004fe6:	1a40      	subs	r0, r0, r1
20004fe8:	9010      	str	r0, [sp, #64]	; 0x40
20004fea:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004fee:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004ff0:	9717      	str	r7, [sp, #92]	; 0x5c
20004ff2:	42ba      	cmp	r2, r7
20004ff4:	bfb8      	it	lt
20004ff6:	463a      	movlt	r2, r7
20004ff8:	920c      	str	r2, [sp, #48]	; 0x30
20004ffa:	b113      	cbz	r3, 20005002 <_vfprintf_r+0x3a6>
20004ffc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004ffe:	3201      	adds	r2, #1
20005000:	920c      	str	r2, [sp, #48]	; 0x30
20005002:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005004:	980a      	ldr	r0, [sp, #40]	; 0x28
20005006:	f013 0302 	ands.w	r3, r3, #2
2000500a:	9315      	str	r3, [sp, #84]	; 0x54
2000500c:	bf1e      	ittt	ne
2000500e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20005012:	f10c 0c02 	addne.w	ip, ip, #2
20005016:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
2000501a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
2000501e:	9014      	str	r0, [sp, #80]	; 0x50
20005020:	d14d      	bne.n	200050be <_vfprintf_r+0x462>
20005022:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005024:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20005026:	1a8f      	subs	r7, r1, r2
20005028:	2f00      	cmp	r7, #0
2000502a:	dd48      	ble.n	200050be <_vfprintf_r+0x462>
2000502c:	2f10      	cmp	r7, #16
2000502e:	f64a 08bc 	movw	r8, #43196	; 0xa8bc
20005032:	bfd8      	it	le
20005034:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20005038:	dd30      	ble.n	2000509c <_vfprintf_r+0x440>
2000503a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000503e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20005042:	4643      	mov	r3, r8
20005044:	f04f 0a10 	mov.w	sl, #16
20005048:	46a8      	mov	r8, r5
2000504a:	f10b 0b0c 	add.w	fp, fp, #12
2000504e:	461d      	mov	r5, r3
20005050:	e002      	b.n	20005058 <_vfprintf_r+0x3fc>
20005052:	3f10      	subs	r7, #16
20005054:	2f10      	cmp	r7, #16
20005056:	dd1e      	ble.n	20005096 <_vfprintf_r+0x43a>
20005058:	f8c4 a004 	str.w	sl, [r4, #4]
2000505c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005060:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005064:	3301      	adds	r3, #1
20005066:	6025      	str	r5, [r4, #0]
20005068:	3210      	adds	r2, #16
2000506a:	2b07      	cmp	r3, #7
2000506c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005070:	f104 0408 	add.w	r4, r4, #8
20005074:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005078:	ddeb      	ble.n	20005052 <_vfprintf_r+0x3f6>
2000507a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000507e:	4648      	mov	r0, r9
20005080:	4631      	mov	r1, r6
20005082:	465a      	mov	r2, fp
20005084:	3404      	adds	r4, #4
20005086:	f7ff fddb 	bl	20004c40 <__sprint_r>
2000508a:	2800      	cmp	r0, #0
2000508c:	f47f af06 	bne.w	20004e9c <_vfprintf_r+0x240>
20005090:	3f10      	subs	r7, #16
20005092:	2f10      	cmp	r7, #16
20005094:	dce0      	bgt.n	20005058 <_vfprintf_r+0x3fc>
20005096:	462b      	mov	r3, r5
20005098:	4645      	mov	r5, r8
2000509a:	4698      	mov	r8, r3
2000509c:	6067      	str	r7, [r4, #4]
2000509e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200050a2:	f8c4 8000 	str.w	r8, [r4]
200050a6:	1c5a      	adds	r2, r3, #1
200050a8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200050ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200050b0:	19db      	adds	r3, r3, r7
200050b2:	2a07      	cmp	r2, #7
200050b4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200050b8:	f300 858a 	bgt.w	20005bd0 <_vfprintf_r+0xf74>
200050bc:	3408      	adds	r4, #8
200050be:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200050c2:	b19b      	cbz	r3, 200050ec <_vfprintf_r+0x490>
200050c4:	2301      	movs	r3, #1
200050c6:	6063      	str	r3, [r4, #4]
200050c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200050cc:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200050d0:	3207      	adds	r2, #7
200050d2:	6022      	str	r2, [r4, #0]
200050d4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200050d8:	3301      	adds	r3, #1
200050da:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200050de:	3201      	adds	r2, #1
200050e0:	2b07      	cmp	r3, #7
200050e2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200050e6:	f300 84b6 	bgt.w	20005a56 <_vfprintf_r+0xdfa>
200050ea:	3408      	adds	r4, #8
200050ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
200050ee:	b19b      	cbz	r3, 20005118 <_vfprintf_r+0x4bc>
200050f0:	2302      	movs	r3, #2
200050f2:	6063      	str	r3, [r4, #4]
200050f4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200050f8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200050fc:	3204      	adds	r2, #4
200050fe:	6022      	str	r2, [r4, #0]
20005100:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005104:	3301      	adds	r3, #1
20005106:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000510a:	3202      	adds	r2, #2
2000510c:	2b07      	cmp	r3, #7
2000510e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005112:	f300 84af 	bgt.w	20005a74 <_vfprintf_r+0xe18>
20005116:	3408      	adds	r4, #8
20005118:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
2000511c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20005120:	f000 8376 	beq.w	20005810 <_vfprintf_r+0xbb4>
20005124:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20005126:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005128:	1a9f      	subs	r7, r3, r2
2000512a:	2f00      	cmp	r7, #0
2000512c:	dd43      	ble.n	200051b6 <_vfprintf_r+0x55a>
2000512e:	2f10      	cmp	r7, #16
20005130:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20005cc0 <_vfprintf_r+0x1064>
20005134:	dd2e      	ble.n	20005194 <_vfprintf_r+0x538>
20005136:	4643      	mov	r3, r8
20005138:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000513c:	46a8      	mov	r8, r5
2000513e:	f04f 0a10 	mov.w	sl, #16
20005142:	f10b 0b0c 	add.w	fp, fp, #12
20005146:	461d      	mov	r5, r3
20005148:	e002      	b.n	20005150 <_vfprintf_r+0x4f4>
2000514a:	3f10      	subs	r7, #16
2000514c:	2f10      	cmp	r7, #16
2000514e:	dd1e      	ble.n	2000518e <_vfprintf_r+0x532>
20005150:	f8c4 a004 	str.w	sl, [r4, #4]
20005154:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005158:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000515c:	3301      	adds	r3, #1
2000515e:	6025      	str	r5, [r4, #0]
20005160:	3210      	adds	r2, #16
20005162:	2b07      	cmp	r3, #7
20005164:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005168:	f104 0408 	add.w	r4, r4, #8
2000516c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005170:	ddeb      	ble.n	2000514a <_vfprintf_r+0x4ee>
20005172:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005176:	4648      	mov	r0, r9
20005178:	4631      	mov	r1, r6
2000517a:	465a      	mov	r2, fp
2000517c:	3404      	adds	r4, #4
2000517e:	f7ff fd5f 	bl	20004c40 <__sprint_r>
20005182:	2800      	cmp	r0, #0
20005184:	f47f ae8a 	bne.w	20004e9c <_vfprintf_r+0x240>
20005188:	3f10      	subs	r7, #16
2000518a:	2f10      	cmp	r7, #16
2000518c:	dce0      	bgt.n	20005150 <_vfprintf_r+0x4f4>
2000518e:	462b      	mov	r3, r5
20005190:	4645      	mov	r5, r8
20005192:	4698      	mov	r8, r3
20005194:	6067      	str	r7, [r4, #4]
20005196:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000519a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000519e:	3301      	adds	r3, #1
200051a0:	f8c4 8000 	str.w	r8, [r4]
200051a4:	19d2      	adds	r2, r2, r7
200051a6:	2b07      	cmp	r3, #7
200051a8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200051ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200051b0:	f300 8442 	bgt.w	20005a38 <_vfprintf_r+0xddc>
200051b4:	3408      	adds	r4, #8
200051b6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200051ba:	f41c 7f80 	tst.w	ip, #256	; 0x100
200051be:	f040 829d 	bne.w	200056fc <_vfprintf_r+0xaa0>
200051c2:	9810      	ldr	r0, [sp, #64]	; 0x40
200051c4:	9913      	ldr	r1, [sp, #76]	; 0x4c
200051c6:	6060      	str	r0, [r4, #4]
200051c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200051cc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200051d0:	3301      	adds	r3, #1
200051d2:	6021      	str	r1, [r4, #0]
200051d4:	1812      	adds	r2, r2, r0
200051d6:	2b07      	cmp	r3, #7
200051d8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200051dc:	bfd8      	it	le
200051de:	f104 0308 	addle.w	r3, r4, #8
200051e2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200051e6:	f300 839b 	bgt.w	20005920 <_vfprintf_r+0xcc4>
200051ea:	990a      	ldr	r1, [sp, #40]	; 0x28
200051ec:	f011 0f04 	tst.w	r1, #4
200051f0:	d055      	beq.n	2000529e <_vfprintf_r+0x642>
200051f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200051f4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200051f8:	ebcc 0702 	rsb	r7, ip, r2
200051fc:	2f00      	cmp	r7, #0
200051fe:	dd4e      	ble.n	2000529e <_vfprintf_r+0x642>
20005200:	2f10      	cmp	r7, #16
20005202:	f64a 08bc 	movw	r8, #43196	; 0xa8bc
20005206:	bfd8      	it	le
20005208:	f2c2 0800 	movtle	r8, #8192	; 0x2000
2000520c:	dd2e      	ble.n	2000526c <_vfprintf_r+0x610>
2000520e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20005212:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005216:	4642      	mov	r2, r8
20005218:	2410      	movs	r4, #16
2000521a:	46a8      	mov	r8, r5
2000521c:	f10a 0a0c 	add.w	sl, sl, #12
20005220:	4615      	mov	r5, r2
20005222:	e002      	b.n	2000522a <_vfprintf_r+0x5ce>
20005224:	3f10      	subs	r7, #16
20005226:	2f10      	cmp	r7, #16
20005228:	dd1d      	ble.n	20005266 <_vfprintf_r+0x60a>
2000522a:	605c      	str	r4, [r3, #4]
2000522c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005230:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005234:	3201      	adds	r2, #1
20005236:	601d      	str	r5, [r3, #0]
20005238:	3110      	adds	r1, #16
2000523a:	2a07      	cmp	r2, #7
2000523c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005240:	f103 0308 	add.w	r3, r3, #8
20005244:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005248:	ddec      	ble.n	20005224 <_vfprintf_r+0x5c8>
2000524a:	4648      	mov	r0, r9
2000524c:	4631      	mov	r1, r6
2000524e:	4652      	mov	r2, sl
20005250:	f7ff fcf6 	bl	20004c40 <__sprint_r>
20005254:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005258:	3304      	adds	r3, #4
2000525a:	2800      	cmp	r0, #0
2000525c:	f47f ae1e 	bne.w	20004e9c <_vfprintf_r+0x240>
20005260:	3f10      	subs	r7, #16
20005262:	2f10      	cmp	r7, #16
20005264:	dce1      	bgt.n	2000522a <_vfprintf_r+0x5ce>
20005266:	462a      	mov	r2, r5
20005268:	4645      	mov	r5, r8
2000526a:	4690      	mov	r8, r2
2000526c:	605f      	str	r7, [r3, #4]
2000526e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005272:	f8c3 8000 	str.w	r8, [r3]
20005276:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000527a:	3201      	adds	r2, #1
2000527c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005280:	18fb      	adds	r3, r7, r3
20005282:	2a07      	cmp	r2, #7
20005284:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005288:	dd0b      	ble.n	200052a2 <_vfprintf_r+0x646>
2000528a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000528e:	4648      	mov	r0, r9
20005290:	4631      	mov	r1, r6
20005292:	320c      	adds	r2, #12
20005294:	f7ff fcd4 	bl	20004c40 <__sprint_r>
20005298:	2800      	cmp	r0, #0
2000529a:	f47f adff 	bne.w	20004e9c <_vfprintf_r+0x240>
2000529e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200052a2:	9811      	ldr	r0, [sp, #68]	; 0x44
200052a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200052a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
200052a8:	428a      	cmp	r2, r1
200052aa:	bfac      	ite	ge
200052ac:	1880      	addge	r0, r0, r2
200052ae:	1840      	addlt	r0, r0, r1
200052b0:	9011      	str	r0, [sp, #68]	; 0x44
200052b2:	2b00      	cmp	r3, #0
200052b4:	f040 8342 	bne.w	2000593c <_vfprintf_r+0xce0>
200052b8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200052bc:	2300      	movs	r3, #0
200052be:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200052c2:	3404      	adds	r4, #4
200052c4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200052c8:	e530      	b.n	20004d2c <_vfprintf_r+0xd0>
200052ca:	9216      	str	r2, [sp, #88]	; 0x58
200052cc:	2a00      	cmp	r2, #0
200052ce:	f43f addd 	beq.w	20004e8c <_vfprintf_r+0x230>
200052d2:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
200052d6:	2301      	movs	r3, #1
200052d8:	f04f 0c00 	mov.w	ip, #0
200052dc:	3004      	adds	r0, #4
200052de:	930c      	str	r3, [sp, #48]	; 0x30
200052e0:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
200052e4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200052e8:	9013      	str	r0, [sp, #76]	; 0x4c
200052ea:	9310      	str	r3, [sp, #64]	; 0x40
200052ec:	2100      	movs	r1, #0
200052ee:	9117      	str	r1, [sp, #92]	; 0x5c
200052f0:	e687      	b.n	20005002 <_vfprintf_r+0x3a6>
200052f2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200052f6:	2b00      	cmp	r3, #0
200052f8:	f040 852b 	bne.w	20005d52 <_vfprintf_r+0x10f6>
200052fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200052fe:	462b      	mov	r3, r5
20005300:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20005304:	782a      	ldrb	r2, [r5, #0]
20005306:	910b      	str	r1, [sp, #44]	; 0x2c
20005308:	e553      	b.n	20004db2 <_vfprintf_r+0x156>
2000530a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000530c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000530e:	f043 0301 	orr.w	r3, r3, #1
20005312:	930a      	str	r3, [sp, #40]	; 0x28
20005314:	462b      	mov	r3, r5
20005316:	782a      	ldrb	r2, [r5, #0]
20005318:	910b      	str	r1, [sp, #44]	; 0x2c
2000531a:	e54a      	b.n	20004db2 <_vfprintf_r+0x156>
2000531c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000531e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005320:	6809      	ldr	r1, [r1, #0]
20005322:	910f      	str	r1, [sp, #60]	; 0x3c
20005324:	1d11      	adds	r1, r2, #4
20005326:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20005328:	2b00      	cmp	r3, #0
2000532a:	f2c0 8780 	blt.w	2000622e <_vfprintf_r+0x15d2>
2000532e:	782a      	ldrb	r2, [r5, #0]
20005330:	462b      	mov	r3, r5
20005332:	910b      	str	r1, [sp, #44]	; 0x2c
20005334:	e53d      	b.n	20004db2 <_vfprintf_r+0x156>
20005336:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005338:	462b      	mov	r3, r5
2000533a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000533e:	782a      	ldrb	r2, [r5, #0]
20005340:	910b      	str	r1, [sp, #44]	; 0x2c
20005342:	e536      	b.n	20004db2 <_vfprintf_r+0x156>
20005344:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005348:	f043 0304 	orr.w	r3, r3, #4
2000534c:	930a      	str	r3, [sp, #40]	; 0x28
2000534e:	462b      	mov	r3, r5
20005350:	782a      	ldrb	r2, [r5, #0]
20005352:	910b      	str	r1, [sp, #44]	; 0x2c
20005354:	e52d      	b.n	20004db2 <_vfprintf_r+0x156>
20005356:	462b      	mov	r3, r5
20005358:	f813 2b01 	ldrb.w	r2, [r3], #1
2000535c:	2a2a      	cmp	r2, #42	; 0x2a
2000535e:	f001 80cd 	beq.w	200064fc <_vfprintf_r+0x18a0>
20005362:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005366:	2909      	cmp	r1, #9
20005368:	f201 8037 	bhi.w	200063da <_vfprintf_r+0x177e>
2000536c:	3502      	adds	r5, #2
2000536e:	2700      	movs	r7, #0
20005370:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005374:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20005378:	462b      	mov	r3, r5
2000537a:	3501      	adds	r5, #1
2000537c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20005380:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005384:	2909      	cmp	r1, #9
20005386:	d9f3      	bls.n	20005370 <_vfprintf_r+0x714>
20005388:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
2000538c:	461d      	mov	r5, r3
2000538e:	e511      	b.n	20004db4 <_vfprintf_r+0x158>
20005390:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005392:	462b      	mov	r3, r5
20005394:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005396:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000539a:	920a      	str	r2, [sp, #40]	; 0x28
2000539c:	782a      	ldrb	r2, [r5, #0]
2000539e:	910b      	str	r1, [sp, #44]	; 0x2c
200053a0:	e507      	b.n	20004db2 <_vfprintf_r+0x156>
200053a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200053a6:	f04f 0800 	mov.w	r8, #0
200053aa:	462b      	mov	r3, r5
200053ac:	eb08 0888 	add.w	r8, r8, r8, lsl #2
200053b0:	f813 2b01 	ldrb.w	r2, [r3], #1
200053b4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
200053b8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200053bc:	461d      	mov	r5, r3
200053be:	2909      	cmp	r1, #9
200053c0:	d9f3      	bls.n	200053aa <_vfprintf_r+0x74e>
200053c2:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
200053c6:	461d      	mov	r5, r3
200053c8:	e4f4      	b.n	20004db4 <_vfprintf_r+0x158>
200053ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200053cc:	9216      	str	r2, [sp, #88]	; 0x58
200053ce:	f043 0310 	orr.w	r3, r3, #16
200053d2:	930a      	str	r3, [sp, #40]	; 0x28
200053d4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200053d8:	f01c 0f20 	tst.w	ip, #32
200053dc:	f000 815d 	beq.w	2000569a <_vfprintf_r+0xa3e>
200053e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200053e2:	1dc3      	adds	r3, r0, #7
200053e4:	f023 0307 	bic.w	r3, r3, #7
200053e8:	f103 0108 	add.w	r1, r3, #8
200053ec:	910b      	str	r1, [sp, #44]	; 0x2c
200053ee:	e9d3 ab00 	ldrd	sl, fp, [r3]
200053f2:	f1ba 0f00 	cmp.w	sl, #0
200053f6:	f17b 0200 	sbcs.w	r2, fp, #0
200053fa:	f2c0 849b 	blt.w	20005d34 <_vfprintf_r+0x10d8>
200053fe:	ea5a 030b 	orrs.w	r3, sl, fp
20005402:	f04f 0301 	mov.w	r3, #1
20005406:	bf0c      	ite	eq
20005408:	2200      	moveq	r2, #0
2000540a:	2201      	movne	r2, #1
2000540c:	e5bc      	b.n	20004f88 <_vfprintf_r+0x32c>
2000540e:	980a      	ldr	r0, [sp, #40]	; 0x28
20005410:	9216      	str	r2, [sp, #88]	; 0x58
20005412:	f010 0f08 	tst.w	r0, #8
20005416:	f000 84ed 	beq.w	20005df4 <_vfprintf_r+0x1198>
2000541a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000541c:	1dcb      	adds	r3, r1, #7
2000541e:	f023 0307 	bic.w	r3, r3, #7
20005422:	f103 0208 	add.w	r2, r3, #8
20005426:	920b      	str	r2, [sp, #44]	; 0x2c
20005428:	f8d3 8004 	ldr.w	r8, [r3, #4]
2000542c:	f8d3 a000 	ldr.w	sl, [r3]
20005430:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20005434:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005438:	4650      	mov	r0, sl
2000543a:	4641      	mov	r1, r8
2000543c:	f004 f930 	bl	200096a0 <__isinfd>
20005440:	4683      	mov	fp, r0
20005442:	2800      	cmp	r0, #0
20005444:	f000 8599 	beq.w	20005f7a <_vfprintf_r+0x131e>
20005448:	4650      	mov	r0, sl
2000544a:	2200      	movs	r2, #0
2000544c:	2300      	movs	r3, #0
2000544e:	4641      	mov	r1, r8
20005450:	f004 fd5c 	bl	20009f0c <__aeabi_dcmplt>
20005454:	2800      	cmp	r0, #0
20005456:	f040 850b 	bne.w	20005e70 <_vfprintf_r+0x1214>
2000545a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000545e:	f64a 01f4 	movw	r1, #43252	; 0xa8f4
20005462:	f64a 02f0 	movw	r2, #43248	; 0xa8f0
20005466:	9816      	ldr	r0, [sp, #88]	; 0x58
20005468:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000546c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005470:	f04f 0c03 	mov.w	ip, #3
20005474:	2847      	cmp	r0, #71	; 0x47
20005476:	bfd8      	it	le
20005478:	4611      	movle	r1, r2
2000547a:	9113      	str	r1, [sp, #76]	; 0x4c
2000547c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000547e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005482:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20005486:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000548a:	910a      	str	r1, [sp, #40]	; 0x28
2000548c:	f04f 0c00 	mov.w	ip, #0
20005490:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005494:	e5b1      	b.n	20004ffa <_vfprintf_r+0x39e>
20005496:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000549a:	f043 0308 	orr.w	r3, r3, #8
2000549e:	930a      	str	r3, [sp, #40]	; 0x28
200054a0:	462b      	mov	r3, r5
200054a2:	782a      	ldrb	r2, [r5, #0]
200054a4:	910b      	str	r1, [sp, #44]	; 0x2c
200054a6:	e484      	b.n	20004db2 <_vfprintf_r+0x156>
200054a8:	990a      	ldr	r1, [sp, #40]	; 0x28
200054aa:	f041 0140 	orr.w	r1, r1, #64	; 0x40
200054ae:	910a      	str	r1, [sp, #40]	; 0x28
200054b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200054b2:	e73c      	b.n	2000532e <_vfprintf_r+0x6d2>
200054b4:	782a      	ldrb	r2, [r5, #0]
200054b6:	2a6c      	cmp	r2, #108	; 0x6c
200054b8:	f000 8555 	beq.w	20005f66 <_vfprintf_r+0x130a>
200054bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200054be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200054c0:	910b      	str	r1, [sp, #44]	; 0x2c
200054c2:	f043 0310 	orr.w	r3, r3, #16
200054c6:	930a      	str	r3, [sp, #40]	; 0x28
200054c8:	462b      	mov	r3, r5
200054ca:	e472      	b.n	20004db2 <_vfprintf_r+0x156>
200054cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200054ce:	f012 0f20 	tst.w	r2, #32
200054d2:	f000 8482 	beq.w	20005dda <_vfprintf_r+0x117e>
200054d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200054d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
200054da:	6803      	ldr	r3, [r0, #0]
200054dc:	4610      	mov	r0, r2
200054de:	ea4f 71e0 	mov.w	r1, r0, asr #31
200054e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200054e4:	e9c3 0100 	strd	r0, r1, [r3]
200054e8:	f102 0a04 	add.w	sl, r2, #4
200054ec:	e41e      	b.n	20004d2c <_vfprintf_r+0xd0>
200054ee:	9216      	str	r2, [sp, #88]	; 0x58
200054f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200054f2:	f012 0320 	ands.w	r3, r2, #32
200054f6:	f000 80ef 	beq.w	200056d8 <_vfprintf_r+0xa7c>
200054fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200054fc:	1dda      	adds	r2, r3, #7
200054fe:	2300      	movs	r3, #0
20005500:	f022 0207 	bic.w	r2, r2, #7
20005504:	f102 0c08 	add.w	ip, r2, #8
20005508:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000550c:	e9d2 ab00 	ldrd	sl, fp, [r2]
20005510:	ea5a 000b 	orrs.w	r0, sl, fp
20005514:	bf0c      	ite	eq
20005516:	2200      	moveq	r2, #0
20005518:	2201      	movne	r2, #1
2000551a:	e531      	b.n	20004f80 <_vfprintf_r+0x324>
2000551c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000551e:	2178      	movs	r1, #120	; 0x78
20005520:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005524:	9116      	str	r1, [sp, #88]	; 0x58
20005526:	6803      	ldr	r3, [r0, #0]
20005528:	f64a 1000 	movw	r0, #43264	; 0xa900
2000552c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20005530:	2130      	movs	r1, #48	; 0x30
20005532:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20005536:	f04c 0c02 	orr.w	ip, ip, #2
2000553a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000553c:	1e1a      	subs	r2, r3, #0
2000553e:	bf18      	it	ne
20005540:	2201      	movne	r2, #1
20005542:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005546:	469a      	mov	sl, r3
20005548:	f04f 0b00 	mov.w	fp, #0
2000554c:	3104      	adds	r1, #4
2000554e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20005552:	9019      	str	r0, [sp, #100]	; 0x64
20005554:	2302      	movs	r3, #2
20005556:	910b      	str	r1, [sp, #44]	; 0x2c
20005558:	e512      	b.n	20004f80 <_vfprintf_r+0x324>
2000555a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000555c:	9216      	str	r2, [sp, #88]	; 0x58
2000555e:	f04f 0200 	mov.w	r2, #0
20005562:	1d18      	adds	r0, r3, #4
20005564:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20005568:	681b      	ldr	r3, [r3, #0]
2000556a:	900b      	str	r0, [sp, #44]	; 0x2c
2000556c:	9313      	str	r3, [sp, #76]	; 0x4c
2000556e:	2b00      	cmp	r3, #0
20005570:	f000 86c6 	beq.w	20006300 <_vfprintf_r+0x16a4>
20005574:	2f00      	cmp	r7, #0
20005576:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005578:	f2c0 868f 	blt.w	2000629a <_vfprintf_r+0x163e>
2000557c:	2100      	movs	r1, #0
2000557e:	463a      	mov	r2, r7
20005580:	f003 f8a6 	bl	200086d0 <memchr>
20005584:	4603      	mov	r3, r0
20005586:	2800      	cmp	r0, #0
20005588:	f000 86f5 	beq.w	20006376 <_vfprintf_r+0x171a>
2000558c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000558e:	1a1b      	subs	r3, r3, r0
20005590:	9310      	str	r3, [sp, #64]	; 0x40
20005592:	42bb      	cmp	r3, r7
20005594:	f340 85be 	ble.w	20006114 <_vfprintf_r+0x14b8>
20005598:	9710      	str	r7, [sp, #64]	; 0x40
2000559a:	2100      	movs	r1, #0
2000559c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200055a0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200055a4:	970c      	str	r7, [sp, #48]	; 0x30
200055a6:	9117      	str	r1, [sp, #92]	; 0x5c
200055a8:	e527      	b.n	20004ffa <_vfprintf_r+0x39e>
200055aa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200055ae:	9216      	str	r2, [sp, #88]	; 0x58
200055b0:	f01c 0f20 	tst.w	ip, #32
200055b4:	d023      	beq.n	200055fe <_vfprintf_r+0x9a2>
200055b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200055b8:	2301      	movs	r3, #1
200055ba:	1dc2      	adds	r2, r0, #7
200055bc:	f022 0207 	bic.w	r2, r2, #7
200055c0:	f102 0108 	add.w	r1, r2, #8
200055c4:	910b      	str	r1, [sp, #44]	; 0x2c
200055c6:	e9d2 ab00 	ldrd	sl, fp, [r2]
200055ca:	ea5a 020b 	orrs.w	r2, sl, fp
200055ce:	bf0c      	ite	eq
200055d0:	2200      	moveq	r2, #0
200055d2:	2201      	movne	r2, #1
200055d4:	e4d4      	b.n	20004f80 <_vfprintf_r+0x324>
200055d6:	990a      	ldr	r1, [sp, #40]	; 0x28
200055d8:	462b      	mov	r3, r5
200055da:	f041 0120 	orr.w	r1, r1, #32
200055de:	910a      	str	r1, [sp, #40]	; 0x28
200055e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200055e2:	782a      	ldrb	r2, [r5, #0]
200055e4:	910b      	str	r1, [sp, #44]	; 0x2c
200055e6:	f7ff bbe4 	b.w	20004db2 <_vfprintf_r+0x156>
200055ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200055ec:	9216      	str	r2, [sp, #88]	; 0x58
200055ee:	f043 0310 	orr.w	r3, r3, #16
200055f2:	930a      	str	r3, [sp, #40]	; 0x28
200055f4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200055f8:	f01c 0f20 	tst.w	ip, #32
200055fc:	d1db      	bne.n	200055b6 <_vfprintf_r+0x95a>
200055fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005600:	f013 0f10 	tst.w	r3, #16
20005604:	f000 83d5 	beq.w	20005db2 <_vfprintf_r+0x1156>
20005608:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000560a:	2301      	movs	r3, #1
2000560c:	1d02      	adds	r2, r0, #4
2000560e:	920b      	str	r2, [sp, #44]	; 0x2c
20005610:	6801      	ldr	r1, [r0, #0]
20005612:	1e0a      	subs	r2, r1, #0
20005614:	bf18      	it	ne
20005616:	2201      	movne	r2, #1
20005618:	468a      	mov	sl, r1
2000561a:	f04f 0b00 	mov.w	fp, #0
2000561e:	e4af      	b.n	20004f80 <_vfprintf_r+0x324>
20005620:	980a      	ldr	r0, [sp, #40]	; 0x28
20005622:	9216      	str	r2, [sp, #88]	; 0x58
20005624:	f64a 02dc 	movw	r2, #43228	; 0xa8dc
20005628:	f010 0f20 	tst.w	r0, #32
2000562c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005630:	9219      	str	r2, [sp, #100]	; 0x64
20005632:	f47f ac92 	bne.w	20004f5a <_vfprintf_r+0x2fe>
20005636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005638:	f013 0f10 	tst.w	r3, #16
2000563c:	f040 831a 	bne.w	20005c74 <_vfprintf_r+0x1018>
20005640:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005642:	f012 0f40 	tst.w	r2, #64	; 0x40
20005646:	f000 8315 	beq.w	20005c74 <_vfprintf_r+0x1018>
2000564a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000564c:	f103 0c04 	add.w	ip, r3, #4
20005650:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005654:	f8b3 a000 	ldrh.w	sl, [r3]
20005658:	46d2      	mov	sl, sl
2000565a:	f04f 0b00 	mov.w	fp, #0
2000565e:	e485      	b.n	20004f6c <_vfprintf_r+0x310>
20005660:	9216      	str	r2, [sp, #88]	; 0x58
20005662:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20005666:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005668:	f04f 0c01 	mov.w	ip, #1
2000566c:	f04f 0000 	mov.w	r0, #0
20005670:	3104      	adds	r1, #4
20005672:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005676:	6813      	ldr	r3, [r2, #0]
20005678:	3204      	adds	r2, #4
2000567a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000567e:	920b      	str	r2, [sp, #44]	; 0x2c
20005680:	9113      	str	r1, [sp, #76]	; 0x4c
20005682:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005686:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
2000568a:	e62f      	b.n	200052ec <_vfprintf_r+0x690>
2000568c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005690:	9216      	str	r2, [sp, #88]	; 0x58
20005692:	f01c 0f20 	tst.w	ip, #32
20005696:	f47f aea3 	bne.w	200053e0 <_vfprintf_r+0x784>
2000569a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000569c:	f012 0f10 	tst.w	r2, #16
200056a0:	f040 82f1 	bne.w	20005c86 <_vfprintf_r+0x102a>
200056a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200056a6:	f012 0f40 	tst.w	r2, #64	; 0x40
200056aa:	f000 82ec 	beq.w	20005c86 <_vfprintf_r+0x102a>
200056ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200056b0:	f103 0c04 	add.w	ip, r3, #4
200056b4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200056b8:	f9b3 a000 	ldrsh.w	sl, [r3]
200056bc:	46d2      	mov	sl, sl
200056be:	ea4f 7bea 	mov.w	fp, sl, asr #31
200056c2:	e696      	b.n	200053f2 <_vfprintf_r+0x796>
200056c4:	990a      	ldr	r1, [sp, #40]	; 0x28
200056c6:	9216      	str	r2, [sp, #88]	; 0x58
200056c8:	f041 0110 	orr.w	r1, r1, #16
200056cc:	910a      	str	r1, [sp, #40]	; 0x28
200056ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200056d0:	f012 0320 	ands.w	r3, r2, #32
200056d4:	f47f af11 	bne.w	200054fa <_vfprintf_r+0x89e>
200056d8:	990a      	ldr	r1, [sp, #40]	; 0x28
200056da:	f011 0210 	ands.w	r2, r1, #16
200056de:	f000 8354 	beq.w	20005d8a <_vfprintf_r+0x112e>
200056e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200056e4:	f102 0c04 	add.w	ip, r2, #4
200056e8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200056ec:	6811      	ldr	r1, [r2, #0]
200056ee:	1e0a      	subs	r2, r1, #0
200056f0:	bf18      	it	ne
200056f2:	2201      	movne	r2, #1
200056f4:	468a      	mov	sl, r1
200056f6:	f04f 0b00 	mov.w	fp, #0
200056fa:	e441      	b.n	20004f80 <_vfprintf_r+0x324>
200056fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200056fe:	2a65      	cmp	r2, #101	; 0x65
20005700:	f340 8128 	ble.w	20005954 <_vfprintf_r+0xcf8>
20005704:	9812      	ldr	r0, [sp, #72]	; 0x48
20005706:	2200      	movs	r2, #0
20005708:	2300      	movs	r3, #0
2000570a:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000570c:	f004 fbf4 	bl	20009ef8 <__aeabi_dcmpeq>
20005710:	2800      	cmp	r0, #0
20005712:	f000 81be 	beq.w	20005a92 <_vfprintf_r+0xe36>
20005716:	2301      	movs	r3, #1
20005718:	6063      	str	r3, [r4, #4]
2000571a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000571e:	f64a 131c 	movw	r3, #43292	; 0xa91c
20005722:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005726:	6023      	str	r3, [r4, #0]
20005728:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000572c:	3201      	adds	r2, #1
2000572e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005732:	3301      	adds	r3, #1
20005734:	2a07      	cmp	r2, #7
20005736:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000573a:	bfd8      	it	le
2000573c:	f104 0308 	addle.w	r3, r4, #8
20005740:	f300 839b 	bgt.w	20005e7a <_vfprintf_r+0x121e>
20005744:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005748:	981a      	ldr	r0, [sp, #104]	; 0x68
2000574a:	4282      	cmp	r2, r0
2000574c:	db04      	blt.n	20005758 <_vfprintf_r+0xafc>
2000574e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005750:	f011 0f01 	tst.w	r1, #1
20005754:	f43f ad49 	beq.w	200051ea <_vfprintf_r+0x58e>
20005758:	2201      	movs	r2, #1
2000575a:	605a      	str	r2, [r3, #4]
2000575c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005760:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005764:	3201      	adds	r2, #1
20005766:	981d      	ldr	r0, [sp, #116]	; 0x74
20005768:	3101      	adds	r1, #1
2000576a:	2a07      	cmp	r2, #7
2000576c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005770:	6018      	str	r0, [r3, #0]
20005772:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005776:	f300 855f 	bgt.w	20006238 <_vfprintf_r+0x15dc>
2000577a:	3308      	adds	r3, #8
2000577c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000577e:	1e4f      	subs	r7, r1, #1
20005780:	2f00      	cmp	r7, #0
20005782:	f77f ad32 	ble.w	200051ea <_vfprintf_r+0x58e>
20005786:	2f10      	cmp	r7, #16
20005788:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20005cc0 <_vfprintf_r+0x1064>
2000578c:	f340 82ea 	ble.w	20005d64 <_vfprintf_r+0x1108>
20005790:	4642      	mov	r2, r8
20005792:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005796:	46a8      	mov	r8, r5
20005798:	2410      	movs	r4, #16
2000579a:	f10a 0a0c 	add.w	sl, sl, #12
2000579e:	4615      	mov	r5, r2
200057a0:	e003      	b.n	200057aa <_vfprintf_r+0xb4e>
200057a2:	3f10      	subs	r7, #16
200057a4:	2f10      	cmp	r7, #16
200057a6:	f340 82da 	ble.w	20005d5e <_vfprintf_r+0x1102>
200057aa:	605c      	str	r4, [r3, #4]
200057ac:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200057b0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200057b4:	3201      	adds	r2, #1
200057b6:	601d      	str	r5, [r3, #0]
200057b8:	3110      	adds	r1, #16
200057ba:	2a07      	cmp	r2, #7
200057bc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200057c0:	f103 0308 	add.w	r3, r3, #8
200057c4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200057c8:	ddeb      	ble.n	200057a2 <_vfprintf_r+0xb46>
200057ca:	4648      	mov	r0, r9
200057cc:	4631      	mov	r1, r6
200057ce:	4652      	mov	r2, sl
200057d0:	f7ff fa36 	bl	20004c40 <__sprint_r>
200057d4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200057d8:	3304      	adds	r3, #4
200057da:	2800      	cmp	r0, #0
200057dc:	d0e1      	beq.n	200057a2 <_vfprintf_r+0xb46>
200057de:	f7ff bb5d 	b.w	20004e9c <_vfprintf_r+0x240>
200057e2:	b97b      	cbnz	r3, 20005804 <_vfprintf_r+0xba8>
200057e4:	990a      	ldr	r1, [sp, #40]	; 0x28
200057e6:	f011 0f01 	tst.w	r1, #1
200057ea:	d00b      	beq.n	20005804 <_vfprintf_r+0xba8>
200057ec:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200057f0:	2330      	movs	r3, #48	; 0x30
200057f2:	3204      	adds	r2, #4
200057f4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200057f8:	3227      	adds	r2, #39	; 0x27
200057fa:	2301      	movs	r3, #1
200057fc:	9213      	str	r2, [sp, #76]	; 0x4c
200057fe:	9310      	str	r3, [sp, #64]	; 0x40
20005800:	f7ff bbf3 	b.w	20004fea <_vfprintf_r+0x38e>
20005804:	9818      	ldr	r0, [sp, #96]	; 0x60
20005806:	2100      	movs	r1, #0
20005808:	9110      	str	r1, [sp, #64]	; 0x40
2000580a:	9013      	str	r0, [sp, #76]	; 0x4c
2000580c:	f7ff bbed 	b.w	20004fea <_vfprintf_r+0x38e>
20005810:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005812:	990c      	ldr	r1, [sp, #48]	; 0x30
20005814:	1a47      	subs	r7, r0, r1
20005816:	2f00      	cmp	r7, #0
20005818:	f77f ac84 	ble.w	20005124 <_vfprintf_r+0x4c8>
2000581c:	2f10      	cmp	r7, #16
2000581e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20005cc0 <_vfprintf_r+0x1064>
20005822:	dd2e      	ble.n	20005882 <_vfprintf_r+0xc26>
20005824:	4643      	mov	r3, r8
20005826:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000582a:	46a8      	mov	r8, r5
2000582c:	f04f 0a10 	mov.w	sl, #16
20005830:	f10b 0b0c 	add.w	fp, fp, #12
20005834:	461d      	mov	r5, r3
20005836:	e002      	b.n	2000583e <_vfprintf_r+0xbe2>
20005838:	3f10      	subs	r7, #16
2000583a:	2f10      	cmp	r7, #16
2000583c:	dd1e      	ble.n	2000587c <_vfprintf_r+0xc20>
2000583e:	f8c4 a004 	str.w	sl, [r4, #4]
20005842:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005846:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000584a:	3301      	adds	r3, #1
2000584c:	6025      	str	r5, [r4, #0]
2000584e:	3210      	adds	r2, #16
20005850:	2b07      	cmp	r3, #7
20005852:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005856:	f104 0408 	add.w	r4, r4, #8
2000585a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000585e:	ddeb      	ble.n	20005838 <_vfprintf_r+0xbdc>
20005860:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005864:	4648      	mov	r0, r9
20005866:	4631      	mov	r1, r6
20005868:	465a      	mov	r2, fp
2000586a:	3404      	adds	r4, #4
2000586c:	f7ff f9e8 	bl	20004c40 <__sprint_r>
20005870:	2800      	cmp	r0, #0
20005872:	f47f ab13 	bne.w	20004e9c <_vfprintf_r+0x240>
20005876:	3f10      	subs	r7, #16
20005878:	2f10      	cmp	r7, #16
2000587a:	dce0      	bgt.n	2000583e <_vfprintf_r+0xbe2>
2000587c:	462b      	mov	r3, r5
2000587e:	4645      	mov	r5, r8
20005880:	4698      	mov	r8, r3
20005882:	6067      	str	r7, [r4, #4]
20005884:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005888:	f8c4 8000 	str.w	r8, [r4]
2000588c:	1c5a      	adds	r2, r3, #1
2000588e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005892:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005896:	19db      	adds	r3, r3, r7
20005898:	2a07      	cmp	r2, #7
2000589a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000589e:	f300 823a 	bgt.w	20005d16 <_vfprintf_r+0x10ba>
200058a2:	3408      	adds	r4, #8
200058a4:	e43e      	b.n	20005124 <_vfprintf_r+0x4c8>
200058a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
200058a8:	6063      	str	r3, [r4, #4]
200058aa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200058ae:	6021      	str	r1, [r4, #0]
200058b0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200058b4:	3201      	adds	r2, #1
200058b6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200058ba:	18cb      	adds	r3, r1, r3
200058bc:	2a07      	cmp	r2, #7
200058be:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200058c2:	f300 8549 	bgt.w	20006358 <_vfprintf_r+0x16fc>
200058c6:	3408      	adds	r4, #8
200058c8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200058ca:	2301      	movs	r3, #1
200058cc:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200058d0:	6063      	str	r3, [r4, #4]
200058d2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200058d6:	6022      	str	r2, [r4, #0]
200058d8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200058dc:	3301      	adds	r3, #1
200058de:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200058e2:	3201      	adds	r2, #1
200058e4:	2b07      	cmp	r3, #7
200058e6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200058ea:	bfd8      	it	le
200058ec:	f104 0308 	addle.w	r3, r4, #8
200058f0:	f300 8523 	bgt.w	2000633a <_vfprintf_r+0x16de>
200058f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200058f6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200058fa:	19c7      	adds	r7, r0, r7
200058fc:	981a      	ldr	r0, [sp, #104]	; 0x68
200058fe:	601f      	str	r7, [r3, #0]
20005900:	1a81      	subs	r1, r0, r2
20005902:	6059      	str	r1, [r3, #4]
20005904:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005908:	1a8a      	subs	r2, r1, r2
2000590a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
2000590e:	1812      	adds	r2, r2, r0
20005910:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005914:	3101      	adds	r1, #1
20005916:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
2000591a:	2907      	cmp	r1, #7
2000591c:	f340 8232 	ble.w	20005d84 <_vfprintf_r+0x1128>
20005920:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005924:	4648      	mov	r0, r9
20005926:	4631      	mov	r1, r6
20005928:	320c      	adds	r2, #12
2000592a:	f7ff f989 	bl	20004c40 <__sprint_r>
2000592e:	2800      	cmp	r0, #0
20005930:	f47f aab4 	bne.w	20004e9c <_vfprintf_r+0x240>
20005934:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005938:	3304      	adds	r3, #4
2000593a:	e456      	b.n	200051ea <_vfprintf_r+0x58e>
2000593c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005940:	4648      	mov	r0, r9
20005942:	4631      	mov	r1, r6
20005944:	320c      	adds	r2, #12
20005946:	f7ff f97b 	bl	20004c40 <__sprint_r>
2000594a:	2800      	cmp	r0, #0
2000594c:	f43f acb4 	beq.w	200052b8 <_vfprintf_r+0x65c>
20005950:	f7ff baa4 	b.w	20004e9c <_vfprintf_r+0x240>
20005954:	991a      	ldr	r1, [sp, #104]	; 0x68
20005956:	2901      	cmp	r1, #1
20005958:	dd4c      	ble.n	200059f4 <_vfprintf_r+0xd98>
2000595a:	2301      	movs	r3, #1
2000595c:	6063      	str	r3, [r4, #4]
2000595e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005962:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005966:	3301      	adds	r3, #1
20005968:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000596a:	3201      	adds	r2, #1
2000596c:	2b07      	cmp	r3, #7
2000596e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005972:	6020      	str	r0, [r4, #0]
20005974:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005978:	f300 81b2 	bgt.w	20005ce0 <_vfprintf_r+0x1084>
2000597c:	3408      	adds	r4, #8
2000597e:	2301      	movs	r3, #1
20005980:	6063      	str	r3, [r4, #4]
20005982:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005986:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000598a:	3301      	adds	r3, #1
2000598c:	991d      	ldr	r1, [sp, #116]	; 0x74
2000598e:	3201      	adds	r2, #1
20005990:	2b07      	cmp	r3, #7
20005992:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005996:	6021      	str	r1, [r4, #0]
20005998:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000599c:	f300 8192 	bgt.w	20005cc4 <_vfprintf_r+0x1068>
200059a0:	3408      	adds	r4, #8
200059a2:	9812      	ldr	r0, [sp, #72]	; 0x48
200059a4:	2200      	movs	r2, #0
200059a6:	2300      	movs	r3, #0
200059a8:	991b      	ldr	r1, [sp, #108]	; 0x6c
200059aa:	f004 faa5 	bl	20009ef8 <__aeabi_dcmpeq>
200059ae:	2800      	cmp	r0, #0
200059b0:	f040 811d 	bne.w	20005bee <_vfprintf_r+0xf92>
200059b4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200059b6:	9813      	ldr	r0, [sp, #76]	; 0x4c
200059b8:	1e5a      	subs	r2, r3, #1
200059ba:	6062      	str	r2, [r4, #4]
200059bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200059c0:	1c41      	adds	r1, r0, #1
200059c2:	6021      	str	r1, [r4, #0]
200059c4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200059c8:	3301      	adds	r3, #1
200059ca:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200059ce:	188a      	adds	r2, r1, r2
200059d0:	2b07      	cmp	r3, #7
200059d2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200059d6:	dc21      	bgt.n	20005a1c <_vfprintf_r+0xdc0>
200059d8:	3408      	adds	r4, #8
200059da:	9b1c      	ldr	r3, [sp, #112]	; 0x70
200059dc:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200059e0:	981c      	ldr	r0, [sp, #112]	; 0x70
200059e2:	6022      	str	r2, [r4, #0]
200059e4:	6063      	str	r3, [r4, #4]
200059e6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200059ea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200059ee:	3301      	adds	r3, #1
200059f0:	f7ff bbf0 	b.w	200051d4 <_vfprintf_r+0x578>
200059f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200059f6:	f012 0f01 	tst.w	r2, #1
200059fa:	d1ae      	bne.n	2000595a <_vfprintf_r+0xcfe>
200059fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200059fe:	2301      	movs	r3, #1
20005a00:	6063      	str	r3, [r4, #4]
20005a02:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005a06:	6022      	str	r2, [r4, #0]
20005a08:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005a0c:	3301      	adds	r3, #1
20005a0e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005a12:	3201      	adds	r2, #1
20005a14:	2b07      	cmp	r3, #7
20005a16:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005a1a:	dddd      	ble.n	200059d8 <_vfprintf_r+0xd7c>
20005a1c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a20:	4648      	mov	r0, r9
20005a22:	4631      	mov	r1, r6
20005a24:	320c      	adds	r2, #12
20005a26:	f7ff f90b 	bl	20004c40 <__sprint_r>
20005a2a:	2800      	cmp	r0, #0
20005a2c:	f47f aa36 	bne.w	20004e9c <_vfprintf_r+0x240>
20005a30:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005a34:	3404      	adds	r4, #4
20005a36:	e7d0      	b.n	200059da <_vfprintf_r+0xd7e>
20005a38:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a3c:	4648      	mov	r0, r9
20005a3e:	4631      	mov	r1, r6
20005a40:	320c      	adds	r2, #12
20005a42:	f7ff f8fd 	bl	20004c40 <__sprint_r>
20005a46:	2800      	cmp	r0, #0
20005a48:	f47f aa28 	bne.w	20004e9c <_vfprintf_r+0x240>
20005a4c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005a50:	3404      	adds	r4, #4
20005a52:	f7ff bbb0 	b.w	200051b6 <_vfprintf_r+0x55a>
20005a56:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a5a:	4648      	mov	r0, r9
20005a5c:	4631      	mov	r1, r6
20005a5e:	320c      	adds	r2, #12
20005a60:	f7ff f8ee 	bl	20004c40 <__sprint_r>
20005a64:	2800      	cmp	r0, #0
20005a66:	f47f aa19 	bne.w	20004e9c <_vfprintf_r+0x240>
20005a6a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005a6e:	3404      	adds	r4, #4
20005a70:	f7ff bb3c 	b.w	200050ec <_vfprintf_r+0x490>
20005a74:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a78:	4648      	mov	r0, r9
20005a7a:	4631      	mov	r1, r6
20005a7c:	320c      	adds	r2, #12
20005a7e:	f7ff f8df 	bl	20004c40 <__sprint_r>
20005a82:	2800      	cmp	r0, #0
20005a84:	f47f aa0a 	bne.w	20004e9c <_vfprintf_r+0x240>
20005a88:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005a8c:	3404      	adds	r4, #4
20005a8e:	f7ff bb43 	b.w	20005118 <_vfprintf_r+0x4bc>
20005a92:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005a96:	2b00      	cmp	r3, #0
20005a98:	f340 81fd 	ble.w	20005e96 <_vfprintf_r+0x123a>
20005a9c:	991a      	ldr	r1, [sp, #104]	; 0x68
20005a9e:	428b      	cmp	r3, r1
20005aa0:	f6ff af01 	blt.w	200058a6 <_vfprintf_r+0xc4a>
20005aa4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20005aa6:	6061      	str	r1, [r4, #4]
20005aa8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005aac:	6022      	str	r2, [r4, #0]
20005aae:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005ab2:	3301      	adds	r3, #1
20005ab4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005ab8:	1852      	adds	r2, r2, r1
20005aba:	2b07      	cmp	r3, #7
20005abc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005ac0:	bfd8      	it	le
20005ac2:	f104 0308 	addle.w	r3, r4, #8
20005ac6:	f300 8429 	bgt.w	2000631c <_vfprintf_r+0x16c0>
20005aca:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20005ace:	981a      	ldr	r0, [sp, #104]	; 0x68
20005ad0:	1a24      	subs	r4, r4, r0
20005ad2:	2c00      	cmp	r4, #0
20005ad4:	f340 81b3 	ble.w	20005e3e <_vfprintf_r+0x11e2>
20005ad8:	2c10      	cmp	r4, #16
20005ada:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20005cc0 <_vfprintf_r+0x1064>
20005ade:	f340 819d 	ble.w	20005e1c <_vfprintf_r+0x11c0>
20005ae2:	4642      	mov	r2, r8
20005ae4:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005ae8:	46a8      	mov	r8, r5
20005aea:	2710      	movs	r7, #16
20005aec:	f10a 0a0c 	add.w	sl, sl, #12
20005af0:	4615      	mov	r5, r2
20005af2:	e003      	b.n	20005afc <_vfprintf_r+0xea0>
20005af4:	3c10      	subs	r4, #16
20005af6:	2c10      	cmp	r4, #16
20005af8:	f340 818d 	ble.w	20005e16 <_vfprintf_r+0x11ba>
20005afc:	605f      	str	r7, [r3, #4]
20005afe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005b02:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005b06:	3201      	adds	r2, #1
20005b08:	601d      	str	r5, [r3, #0]
20005b0a:	3110      	adds	r1, #16
20005b0c:	2a07      	cmp	r2, #7
20005b0e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005b12:	f103 0308 	add.w	r3, r3, #8
20005b16:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005b1a:	ddeb      	ble.n	20005af4 <_vfprintf_r+0xe98>
20005b1c:	4648      	mov	r0, r9
20005b1e:	4631      	mov	r1, r6
20005b20:	4652      	mov	r2, sl
20005b22:	f7ff f88d 	bl	20004c40 <__sprint_r>
20005b26:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005b2a:	3304      	adds	r3, #4
20005b2c:	2800      	cmp	r0, #0
20005b2e:	d0e1      	beq.n	20005af4 <_vfprintf_r+0xe98>
20005b30:	f7ff b9b4 	b.w	20004e9c <_vfprintf_r+0x240>
20005b34:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005b36:	9819      	ldr	r0, [sp, #100]	; 0x64
20005b38:	4613      	mov	r3, r2
20005b3a:	9213      	str	r2, [sp, #76]	; 0x4c
20005b3c:	f00a 020f 	and.w	r2, sl, #15
20005b40:	ea4f 111a 	mov.w	r1, sl, lsr #4
20005b44:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20005b48:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20005b4c:	5c82      	ldrb	r2, [r0, r2]
20005b4e:	468a      	mov	sl, r1
20005b50:	46e3      	mov	fp, ip
20005b52:	ea5a 0c0b 	orrs.w	ip, sl, fp
20005b56:	f803 2d01 	strb.w	r2, [r3, #-1]!
20005b5a:	d1ef      	bne.n	20005b3c <_vfprintf_r+0xee0>
20005b5c:	9818      	ldr	r0, [sp, #96]	; 0x60
20005b5e:	9313      	str	r3, [sp, #76]	; 0x4c
20005b60:	1ac0      	subs	r0, r0, r3
20005b62:	9010      	str	r0, [sp, #64]	; 0x40
20005b64:	f7ff ba41 	b.w	20004fea <_vfprintf_r+0x38e>
20005b68:	2209      	movs	r2, #9
20005b6a:	2300      	movs	r3, #0
20005b6c:	4552      	cmp	r2, sl
20005b6e:	eb73 000b 	sbcs.w	r0, r3, fp
20005b72:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20005b76:	d21f      	bcs.n	20005bb8 <_vfprintf_r+0xf5c>
20005b78:	4623      	mov	r3, r4
20005b7a:	4644      	mov	r4, r8
20005b7c:	46b8      	mov	r8, r7
20005b7e:	461f      	mov	r7, r3
20005b80:	4650      	mov	r0, sl
20005b82:	4659      	mov	r1, fp
20005b84:	220a      	movs	r2, #10
20005b86:	2300      	movs	r3, #0
20005b88:	f004 f9e8 	bl	20009f5c <__aeabi_uldivmod>
20005b8c:	2300      	movs	r3, #0
20005b8e:	4650      	mov	r0, sl
20005b90:	4659      	mov	r1, fp
20005b92:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20005b96:	220a      	movs	r2, #10
20005b98:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005b9c:	f004 f9de 	bl	20009f5c <__aeabi_uldivmod>
20005ba0:	2209      	movs	r2, #9
20005ba2:	2300      	movs	r3, #0
20005ba4:	4682      	mov	sl, r0
20005ba6:	468b      	mov	fp, r1
20005ba8:	4552      	cmp	r2, sl
20005baa:	eb73 030b 	sbcs.w	r3, r3, fp
20005bae:	d3e7      	bcc.n	20005b80 <_vfprintf_r+0xf24>
20005bb0:	463b      	mov	r3, r7
20005bb2:	4647      	mov	r7, r8
20005bb4:	46a0      	mov	r8, r4
20005bb6:	461c      	mov	r4, r3
20005bb8:	f108 30ff 	add.w	r0, r8, #4294967295
20005bbc:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20005bc0:	9013      	str	r0, [sp, #76]	; 0x4c
20005bc2:	f808 ac01 	strb.w	sl, [r8, #-1]
20005bc6:	9918      	ldr	r1, [sp, #96]	; 0x60
20005bc8:	1a09      	subs	r1, r1, r0
20005bca:	9110      	str	r1, [sp, #64]	; 0x40
20005bcc:	f7ff ba0d 	b.w	20004fea <_vfprintf_r+0x38e>
20005bd0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005bd4:	4648      	mov	r0, r9
20005bd6:	4631      	mov	r1, r6
20005bd8:	320c      	adds	r2, #12
20005bda:	f7ff f831 	bl	20004c40 <__sprint_r>
20005bde:	2800      	cmp	r0, #0
20005be0:	f47f a95c 	bne.w	20004e9c <_vfprintf_r+0x240>
20005be4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005be8:	3404      	adds	r4, #4
20005bea:	f7ff ba68 	b.w	200050be <_vfprintf_r+0x462>
20005bee:	991a      	ldr	r1, [sp, #104]	; 0x68
20005bf0:	1e4f      	subs	r7, r1, #1
20005bf2:	2f00      	cmp	r7, #0
20005bf4:	f77f aef1 	ble.w	200059da <_vfprintf_r+0xd7e>
20005bf8:	2f10      	cmp	r7, #16
20005bfa:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20005cc0 <_vfprintf_r+0x1064>
20005bfe:	dd4e      	ble.n	20005c9e <_vfprintf_r+0x1042>
20005c00:	4643      	mov	r3, r8
20005c02:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20005c06:	46a8      	mov	r8, r5
20005c08:	f04f 0a10 	mov.w	sl, #16
20005c0c:	f10b 0b0c 	add.w	fp, fp, #12
20005c10:	461d      	mov	r5, r3
20005c12:	e002      	b.n	20005c1a <_vfprintf_r+0xfbe>
20005c14:	3f10      	subs	r7, #16
20005c16:	2f10      	cmp	r7, #16
20005c18:	dd3e      	ble.n	20005c98 <_vfprintf_r+0x103c>
20005c1a:	f8c4 a004 	str.w	sl, [r4, #4]
20005c1e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005c22:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005c26:	3301      	adds	r3, #1
20005c28:	6025      	str	r5, [r4, #0]
20005c2a:	3210      	adds	r2, #16
20005c2c:	2b07      	cmp	r3, #7
20005c2e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005c32:	f104 0408 	add.w	r4, r4, #8
20005c36:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005c3a:	ddeb      	ble.n	20005c14 <_vfprintf_r+0xfb8>
20005c3c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005c40:	4648      	mov	r0, r9
20005c42:	4631      	mov	r1, r6
20005c44:	465a      	mov	r2, fp
20005c46:	3404      	adds	r4, #4
20005c48:	f7fe fffa 	bl	20004c40 <__sprint_r>
20005c4c:	2800      	cmp	r0, #0
20005c4e:	d0e1      	beq.n	20005c14 <_vfprintf_r+0xfb8>
20005c50:	f7ff b924 	b.w	20004e9c <_vfprintf_r+0x240>
20005c54:	9816      	ldr	r0, [sp, #88]	; 0x58
20005c56:	2130      	movs	r1, #48	; 0x30
20005c58:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005c5c:	2201      	movs	r2, #1
20005c5e:	2302      	movs	r3, #2
20005c60:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20005c64:	f04c 0c02 	orr.w	ip, ip, #2
20005c68:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20005c6c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20005c70:	f7ff b986 	b.w	20004f80 <_vfprintf_r+0x324>
20005c74:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005c76:	1d01      	adds	r1, r0, #4
20005c78:	6803      	ldr	r3, [r0, #0]
20005c7a:	910b      	str	r1, [sp, #44]	; 0x2c
20005c7c:	469a      	mov	sl, r3
20005c7e:	f04f 0b00 	mov.w	fp, #0
20005c82:	f7ff b973 	b.w	20004f6c <_vfprintf_r+0x310>
20005c86:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005c88:	1d01      	adds	r1, r0, #4
20005c8a:	6803      	ldr	r3, [r0, #0]
20005c8c:	910b      	str	r1, [sp, #44]	; 0x2c
20005c8e:	469a      	mov	sl, r3
20005c90:	ea4f 7bea 	mov.w	fp, sl, asr #31
20005c94:	f7ff bbad 	b.w	200053f2 <_vfprintf_r+0x796>
20005c98:	462b      	mov	r3, r5
20005c9a:	4645      	mov	r5, r8
20005c9c:	4698      	mov	r8, r3
20005c9e:	6067      	str	r7, [r4, #4]
20005ca0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005ca4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005ca8:	3301      	adds	r3, #1
20005caa:	f8c4 8000 	str.w	r8, [r4]
20005cae:	19d2      	adds	r2, r2, r7
20005cb0:	2b07      	cmp	r3, #7
20005cb2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005cb6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005cba:	f77f ae8d 	ble.w	200059d8 <_vfprintf_r+0xd7c>
20005cbe:	e6ad      	b.n	20005a1c <_vfprintf_r+0xdc0>
20005cc0:	2000a8cc 	.word	0x2000a8cc
20005cc4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005cc8:	4648      	mov	r0, r9
20005cca:	4631      	mov	r1, r6
20005ccc:	320c      	adds	r2, #12
20005cce:	f7fe ffb7 	bl	20004c40 <__sprint_r>
20005cd2:	2800      	cmp	r0, #0
20005cd4:	f47f a8e2 	bne.w	20004e9c <_vfprintf_r+0x240>
20005cd8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005cdc:	3404      	adds	r4, #4
20005cde:	e660      	b.n	200059a2 <_vfprintf_r+0xd46>
20005ce0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ce4:	4648      	mov	r0, r9
20005ce6:	4631      	mov	r1, r6
20005ce8:	320c      	adds	r2, #12
20005cea:	f7fe ffa9 	bl	20004c40 <__sprint_r>
20005cee:	2800      	cmp	r0, #0
20005cf0:	f47f a8d4 	bne.w	20004e9c <_vfprintf_r+0x240>
20005cf4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005cf8:	3404      	adds	r4, #4
20005cfa:	e640      	b.n	2000597e <_vfprintf_r+0xd22>
20005cfc:	2830      	cmp	r0, #48	; 0x30
20005cfe:	f000 82ec 	beq.w	200062da <_vfprintf_r+0x167e>
20005d02:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005d04:	2330      	movs	r3, #48	; 0x30
20005d06:	f800 3d01 	strb.w	r3, [r0, #-1]!
20005d0a:	9918      	ldr	r1, [sp, #96]	; 0x60
20005d0c:	9013      	str	r0, [sp, #76]	; 0x4c
20005d0e:	1a09      	subs	r1, r1, r0
20005d10:	9110      	str	r1, [sp, #64]	; 0x40
20005d12:	f7ff b96a 	b.w	20004fea <_vfprintf_r+0x38e>
20005d16:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d1a:	4648      	mov	r0, r9
20005d1c:	4631      	mov	r1, r6
20005d1e:	320c      	adds	r2, #12
20005d20:	f7fe ff8e 	bl	20004c40 <__sprint_r>
20005d24:	2800      	cmp	r0, #0
20005d26:	f47f a8b9 	bne.w	20004e9c <_vfprintf_r+0x240>
20005d2a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005d2e:	3404      	adds	r4, #4
20005d30:	f7ff b9f8 	b.w	20005124 <_vfprintf_r+0x4c8>
20005d34:	f1da 0a00 	rsbs	sl, sl, #0
20005d38:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20005d3c:	232d      	movs	r3, #45	; 0x2d
20005d3e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20005d42:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005d46:	bf0c      	ite	eq
20005d48:	2200      	moveq	r2, #0
20005d4a:	2201      	movne	r2, #1
20005d4c:	2301      	movs	r3, #1
20005d4e:	f7ff b91b 	b.w	20004f88 <_vfprintf_r+0x32c>
20005d52:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005d54:	462b      	mov	r3, r5
20005d56:	782a      	ldrb	r2, [r5, #0]
20005d58:	910b      	str	r1, [sp, #44]	; 0x2c
20005d5a:	f7ff b82a 	b.w	20004db2 <_vfprintf_r+0x156>
20005d5e:	462a      	mov	r2, r5
20005d60:	4645      	mov	r5, r8
20005d62:	4690      	mov	r8, r2
20005d64:	605f      	str	r7, [r3, #4]
20005d66:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005d6a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005d6e:	3201      	adds	r2, #1
20005d70:	f8c3 8000 	str.w	r8, [r3]
20005d74:	19c9      	adds	r1, r1, r7
20005d76:	2a07      	cmp	r2, #7
20005d78:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005d7c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005d80:	f73f adce 	bgt.w	20005920 <_vfprintf_r+0xcc4>
20005d84:	3308      	adds	r3, #8
20005d86:	f7ff ba30 	b.w	200051ea <_vfprintf_r+0x58e>
20005d8a:	980a      	ldr	r0, [sp, #40]	; 0x28
20005d8c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20005d90:	f000 81ed 	beq.w	2000616e <_vfprintf_r+0x1512>
20005d94:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005d96:	4613      	mov	r3, r2
20005d98:	1d0a      	adds	r2, r1, #4
20005d9a:	920b      	str	r2, [sp, #44]	; 0x2c
20005d9c:	f8b1 a000 	ldrh.w	sl, [r1]
20005da0:	f1ba 0200 	subs.w	r2, sl, #0
20005da4:	bf18      	it	ne
20005da6:	2201      	movne	r2, #1
20005da8:	46d2      	mov	sl, sl
20005daa:	f04f 0b00 	mov.w	fp, #0
20005dae:	f7ff b8e7 	b.w	20004f80 <_vfprintf_r+0x324>
20005db2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005db4:	f013 0f40 	tst.w	r3, #64	; 0x40
20005db8:	f000 81cc 	beq.w	20006154 <_vfprintf_r+0x14f8>
20005dbc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005dbe:	2301      	movs	r3, #1
20005dc0:	1d01      	adds	r1, r0, #4
20005dc2:	910b      	str	r1, [sp, #44]	; 0x2c
20005dc4:	f8b0 a000 	ldrh.w	sl, [r0]
20005dc8:	f1ba 0200 	subs.w	r2, sl, #0
20005dcc:	bf18      	it	ne
20005dce:	2201      	movne	r2, #1
20005dd0:	46d2      	mov	sl, sl
20005dd2:	f04f 0b00 	mov.w	fp, #0
20005dd6:	f7ff b8d3 	b.w	20004f80 <_vfprintf_r+0x324>
20005dda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005ddc:	f013 0f10 	tst.w	r3, #16
20005de0:	f000 81a4 	beq.w	2000612c <_vfprintf_r+0x14d0>
20005de4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005de6:	9911      	ldr	r1, [sp, #68]	; 0x44
20005de8:	f100 0a04 	add.w	sl, r0, #4
20005dec:	6803      	ldr	r3, [r0, #0]
20005dee:	6019      	str	r1, [r3, #0]
20005df0:	f7fe bf9c 	b.w	20004d2c <_vfprintf_r+0xd0>
20005df4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005df6:	1dc3      	adds	r3, r0, #7
20005df8:	f023 0307 	bic.w	r3, r3, #7
20005dfc:	f103 0108 	add.w	r1, r3, #8
20005e00:	910b      	str	r1, [sp, #44]	; 0x2c
20005e02:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005e06:	f8d3 a000 	ldr.w	sl, [r3]
20005e0a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20005e0e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005e12:	f7ff bb11 	b.w	20005438 <_vfprintf_r+0x7dc>
20005e16:	462a      	mov	r2, r5
20005e18:	4645      	mov	r5, r8
20005e1a:	4690      	mov	r8, r2
20005e1c:	605c      	str	r4, [r3, #4]
20005e1e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005e22:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005e26:	3201      	adds	r2, #1
20005e28:	f8c3 8000 	str.w	r8, [r3]
20005e2c:	1909      	adds	r1, r1, r4
20005e2e:	2a07      	cmp	r2, #7
20005e30:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005e34:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005e38:	f300 82ea 	bgt.w	20006410 <_vfprintf_r+0x17b4>
20005e3c:	3308      	adds	r3, #8
20005e3e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e40:	f011 0f01 	tst.w	r1, #1
20005e44:	f43f a9d1 	beq.w	200051ea <_vfprintf_r+0x58e>
20005e48:	2201      	movs	r2, #1
20005e4a:	605a      	str	r2, [r3, #4]
20005e4c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005e50:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005e54:	3201      	adds	r2, #1
20005e56:	981d      	ldr	r0, [sp, #116]	; 0x74
20005e58:	3101      	adds	r1, #1
20005e5a:	2a07      	cmp	r2, #7
20005e5c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005e60:	6018      	str	r0, [r3, #0]
20005e62:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005e66:	f73f ad5b 	bgt.w	20005920 <_vfprintf_r+0xcc4>
20005e6a:	3308      	adds	r3, #8
20005e6c:	f7ff b9bd 	b.w	200051ea <_vfprintf_r+0x58e>
20005e70:	232d      	movs	r3, #45	; 0x2d
20005e72:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005e76:	f7ff baf2 	b.w	2000545e <_vfprintf_r+0x802>
20005e7a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005e7e:	4648      	mov	r0, r9
20005e80:	4631      	mov	r1, r6
20005e82:	320c      	adds	r2, #12
20005e84:	f7fe fedc 	bl	20004c40 <__sprint_r>
20005e88:	2800      	cmp	r0, #0
20005e8a:	f47f a807 	bne.w	20004e9c <_vfprintf_r+0x240>
20005e8e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005e92:	3304      	adds	r3, #4
20005e94:	e456      	b.n	20005744 <_vfprintf_r+0xae8>
20005e96:	2301      	movs	r3, #1
20005e98:	6063      	str	r3, [r4, #4]
20005e9a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005e9e:	f64a 131c 	movw	r3, #43292	; 0xa91c
20005ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ea6:	6023      	str	r3, [r4, #0]
20005ea8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005eac:	3201      	adds	r2, #1
20005eae:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005eb2:	3301      	adds	r3, #1
20005eb4:	2a07      	cmp	r2, #7
20005eb6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005eba:	bfd8      	it	le
20005ebc:	f104 0308 	addle.w	r3, r4, #8
20005ec0:	f300 8187 	bgt.w	200061d2 <_vfprintf_r+0x1576>
20005ec4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005ec8:	b93a      	cbnz	r2, 20005eda <_vfprintf_r+0x127e>
20005eca:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005ecc:	b92a      	cbnz	r2, 20005eda <_vfprintf_r+0x127e>
20005ece:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005ed2:	f01c 0f01 	tst.w	ip, #1
20005ed6:	f43f a988 	beq.w	200051ea <_vfprintf_r+0x58e>
20005eda:	2201      	movs	r2, #1
20005edc:	605a      	str	r2, [r3, #4]
20005ede:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005ee2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005ee6:	3201      	adds	r2, #1
20005ee8:	981d      	ldr	r0, [sp, #116]	; 0x74
20005eea:	3101      	adds	r1, #1
20005eec:	2a07      	cmp	r2, #7
20005eee:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005ef2:	6018      	str	r0, [r3, #0]
20005ef4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005ef8:	f300 8179 	bgt.w	200061ee <_vfprintf_r+0x1592>
20005efc:	3308      	adds	r3, #8
20005efe:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005f02:	427f      	negs	r7, r7
20005f04:	2f00      	cmp	r7, #0
20005f06:	f340 81b3 	ble.w	20006270 <_vfprintf_r+0x1614>
20005f0a:	2f10      	cmp	r7, #16
20005f0c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20006560 <_vfprintf_r+0x1904>
20005f10:	f340 81d2 	ble.w	200062b8 <_vfprintf_r+0x165c>
20005f14:	4642      	mov	r2, r8
20005f16:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005f1a:	46a8      	mov	r8, r5
20005f1c:	2410      	movs	r4, #16
20005f1e:	f10a 0a0c 	add.w	sl, sl, #12
20005f22:	4615      	mov	r5, r2
20005f24:	e003      	b.n	20005f2e <_vfprintf_r+0x12d2>
20005f26:	3f10      	subs	r7, #16
20005f28:	2f10      	cmp	r7, #16
20005f2a:	f340 81c2 	ble.w	200062b2 <_vfprintf_r+0x1656>
20005f2e:	605c      	str	r4, [r3, #4]
20005f30:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005f34:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005f38:	3201      	adds	r2, #1
20005f3a:	601d      	str	r5, [r3, #0]
20005f3c:	3110      	adds	r1, #16
20005f3e:	2a07      	cmp	r2, #7
20005f40:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005f44:	f103 0308 	add.w	r3, r3, #8
20005f48:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005f4c:	ddeb      	ble.n	20005f26 <_vfprintf_r+0x12ca>
20005f4e:	4648      	mov	r0, r9
20005f50:	4631      	mov	r1, r6
20005f52:	4652      	mov	r2, sl
20005f54:	f7fe fe74 	bl	20004c40 <__sprint_r>
20005f58:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005f5c:	3304      	adds	r3, #4
20005f5e:	2800      	cmp	r0, #0
20005f60:	d0e1      	beq.n	20005f26 <_vfprintf_r+0x12ca>
20005f62:	f7fe bf9b 	b.w	20004e9c <_vfprintf_r+0x240>
20005f66:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005f68:	1c6b      	adds	r3, r5, #1
20005f6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005f6c:	f042 0220 	orr.w	r2, r2, #32
20005f70:	920a      	str	r2, [sp, #40]	; 0x28
20005f72:	786a      	ldrb	r2, [r5, #1]
20005f74:	910b      	str	r1, [sp, #44]	; 0x2c
20005f76:	f7fe bf1c 	b.w	20004db2 <_vfprintf_r+0x156>
20005f7a:	4650      	mov	r0, sl
20005f7c:	4641      	mov	r1, r8
20005f7e:	f003 fba1 	bl	200096c4 <__isnand>
20005f82:	2800      	cmp	r0, #0
20005f84:	f040 80ff 	bne.w	20006186 <_vfprintf_r+0x152a>
20005f88:	f1b7 3fff 	cmp.w	r7, #4294967295
20005f8c:	f000 8251 	beq.w	20006432 <_vfprintf_r+0x17d6>
20005f90:	9816      	ldr	r0, [sp, #88]	; 0x58
20005f92:	2867      	cmp	r0, #103	; 0x67
20005f94:	bf14      	ite	ne
20005f96:	2300      	movne	r3, #0
20005f98:	2301      	moveq	r3, #1
20005f9a:	2847      	cmp	r0, #71	; 0x47
20005f9c:	bf08      	it	eq
20005f9e:	f043 0301 	orreq.w	r3, r3, #1
20005fa2:	b113      	cbz	r3, 20005faa <_vfprintf_r+0x134e>
20005fa4:	2f00      	cmp	r7, #0
20005fa6:	bf08      	it	eq
20005fa8:	2701      	moveq	r7, #1
20005faa:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005fae:	4643      	mov	r3, r8
20005fb0:	4652      	mov	r2, sl
20005fb2:	990a      	ldr	r1, [sp, #40]	; 0x28
20005fb4:	e9c0 2300 	strd	r2, r3, [r0]
20005fb8:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005fbc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005fc0:	910a      	str	r1, [sp, #40]	; 0x28
20005fc2:	2b00      	cmp	r3, #0
20005fc4:	f2c0 8264 	blt.w	20006490 <_vfprintf_r+0x1834>
20005fc8:	2100      	movs	r1, #0
20005fca:	9117      	str	r1, [sp, #92]	; 0x5c
20005fcc:	9816      	ldr	r0, [sp, #88]	; 0x58
20005fce:	2866      	cmp	r0, #102	; 0x66
20005fd0:	bf14      	ite	ne
20005fd2:	2300      	movne	r3, #0
20005fd4:	2301      	moveq	r3, #1
20005fd6:	2846      	cmp	r0, #70	; 0x46
20005fd8:	bf08      	it	eq
20005fda:	f043 0301 	orreq.w	r3, r3, #1
20005fde:	9310      	str	r3, [sp, #64]	; 0x40
20005fe0:	2b00      	cmp	r3, #0
20005fe2:	f000 81d1 	beq.w	20006388 <_vfprintf_r+0x172c>
20005fe6:	46bc      	mov	ip, r7
20005fe8:	2303      	movs	r3, #3
20005fea:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20005fee:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20005ff2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20005ff6:	4648      	mov	r0, r9
20005ff8:	9300      	str	r3, [sp, #0]
20005ffa:	9102      	str	r1, [sp, #8]
20005ffc:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20006000:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006004:	310c      	adds	r1, #12
20006006:	f8cd c004 	str.w	ip, [sp, #4]
2000600a:	9103      	str	r1, [sp, #12]
2000600c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20006010:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20006014:	9104      	str	r1, [sp, #16]
20006016:	f000 fbc7 	bl	200067a8 <_dtoa_r>
2000601a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000601c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20006020:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20006024:	bf18      	it	ne
20006026:	2301      	movne	r3, #1
20006028:	2a47      	cmp	r2, #71	; 0x47
2000602a:	bf0c      	ite	eq
2000602c:	2300      	moveq	r3, #0
2000602e:	f003 0301 	andne.w	r3, r3, #1
20006032:	9013      	str	r0, [sp, #76]	; 0x4c
20006034:	b933      	cbnz	r3, 20006044 <_vfprintf_r+0x13e8>
20006036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006038:	f013 0f01 	tst.w	r3, #1
2000603c:	bf08      	it	eq
2000603e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20006042:	d016      	beq.n	20006072 <_vfprintf_r+0x1416>
20006044:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006046:	9910      	ldr	r1, [sp, #64]	; 0x40
20006048:	eb00 0b0c 	add.w	fp, r0, ip
2000604c:	b131      	cbz	r1, 2000605c <_vfprintf_r+0x1400>
2000604e:	7803      	ldrb	r3, [r0, #0]
20006050:	2b30      	cmp	r3, #48	; 0x30
20006052:	f000 80da 	beq.w	2000620a <_vfprintf_r+0x15ae>
20006056:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000605a:	449b      	add	fp, r3
2000605c:	4650      	mov	r0, sl
2000605e:	2200      	movs	r2, #0
20006060:	2300      	movs	r3, #0
20006062:	4641      	mov	r1, r8
20006064:	f003 ff48 	bl	20009ef8 <__aeabi_dcmpeq>
20006068:	2800      	cmp	r0, #0
2000606a:	f000 81c2 	beq.w	200063f2 <_vfprintf_r+0x1796>
2000606e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20006072:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006074:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006076:	2a67      	cmp	r2, #103	; 0x67
20006078:	bf14      	ite	ne
2000607a:	2300      	movne	r3, #0
2000607c:	2301      	moveq	r3, #1
2000607e:	2a47      	cmp	r2, #71	; 0x47
20006080:	bf08      	it	eq
20006082:	f043 0301 	orreq.w	r3, r3, #1
20006086:	ebc0 000b 	rsb	r0, r0, fp
2000608a:	901a      	str	r0, [sp, #104]	; 0x68
2000608c:	2b00      	cmp	r3, #0
2000608e:	f000 818a 	beq.w	200063a6 <_vfprintf_r+0x174a>
20006092:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20006096:	f111 0f03 	cmn.w	r1, #3
2000609a:	9110      	str	r1, [sp, #64]	; 0x40
2000609c:	db02      	blt.n	200060a4 <_vfprintf_r+0x1448>
2000609e:	428f      	cmp	r7, r1
200060a0:	f280 818c 	bge.w	200063bc <_vfprintf_r+0x1760>
200060a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200060a6:	3a02      	subs	r2, #2
200060a8:	9216      	str	r2, [sp, #88]	; 0x58
200060aa:	9910      	ldr	r1, [sp, #64]	; 0x40
200060ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
200060ae:	1e4b      	subs	r3, r1, #1
200060b0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200060b4:	2b00      	cmp	r3, #0
200060b6:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
200060ba:	f2c0 8234 	blt.w	20006526 <_vfprintf_r+0x18ca>
200060be:	222b      	movs	r2, #43	; 0x2b
200060c0:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200060c4:	2b09      	cmp	r3, #9
200060c6:	f300 81b6 	bgt.w	20006436 <_vfprintf_r+0x17da>
200060ca:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200060ce:	3330      	adds	r3, #48	; 0x30
200060d0:	3204      	adds	r2, #4
200060d2:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
200060d6:	2330      	movs	r3, #48	; 0x30
200060d8:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200060dc:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200060e0:	981a      	ldr	r0, [sp, #104]	; 0x68
200060e2:	991a      	ldr	r1, [sp, #104]	; 0x68
200060e4:	1ad3      	subs	r3, r2, r3
200060e6:	1818      	adds	r0, r3, r0
200060e8:	931c      	str	r3, [sp, #112]	; 0x70
200060ea:	2901      	cmp	r1, #1
200060ec:	9010      	str	r0, [sp, #64]	; 0x40
200060ee:	f340 8210 	ble.w	20006512 <_vfprintf_r+0x18b6>
200060f2:	9810      	ldr	r0, [sp, #64]	; 0x40
200060f4:	3001      	adds	r0, #1
200060f6:	9010      	str	r0, [sp, #64]	; 0x40
200060f8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200060fc:	910c      	str	r1, [sp, #48]	; 0x30
200060fe:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006100:	2800      	cmp	r0, #0
20006102:	f000 816e 	beq.w	200063e2 <_vfprintf_r+0x1786>
20006106:	232d      	movs	r3, #45	; 0x2d
20006108:	2100      	movs	r1, #0
2000610a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000610e:	9117      	str	r1, [sp, #92]	; 0x5c
20006110:	f7fe bf74 	b.w	20004ffc <_vfprintf_r+0x3a0>
20006114:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006116:	f04f 0c00 	mov.w	ip, #0
2000611a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000611e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20006122:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20006126:	920c      	str	r2, [sp, #48]	; 0x30
20006128:	f7fe bf67 	b.w	20004ffa <_vfprintf_r+0x39e>
2000612c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000612e:	f012 0f40 	tst.w	r2, #64	; 0x40
20006132:	bf17      	itett	ne
20006134:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20006136:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20006138:	9911      	ldrne	r1, [sp, #68]	; 0x44
2000613a:	f100 0a04 	addne.w	sl, r0, #4
2000613e:	bf11      	iteee	ne
20006140:	6803      	ldrne	r3, [r0, #0]
20006142:	f102 0a04 	addeq.w	sl, r2, #4
20006146:	6813      	ldreq	r3, [r2, #0]
20006148:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000614a:	bf14      	ite	ne
2000614c:	8019      	strhne	r1, [r3, #0]
2000614e:	6018      	streq	r0, [r3, #0]
20006150:	f7fe bdec 	b.w	20004d2c <_vfprintf_r+0xd0>
20006154:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006156:	1d13      	adds	r3, r2, #4
20006158:	930b      	str	r3, [sp, #44]	; 0x2c
2000615a:	6811      	ldr	r1, [r2, #0]
2000615c:	2301      	movs	r3, #1
2000615e:	1e0a      	subs	r2, r1, #0
20006160:	bf18      	it	ne
20006162:	2201      	movne	r2, #1
20006164:	468a      	mov	sl, r1
20006166:	f04f 0b00 	mov.w	fp, #0
2000616a:	f7fe bf09 	b.w	20004f80 <_vfprintf_r+0x324>
2000616e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006170:	1d02      	adds	r2, r0, #4
20006172:	920b      	str	r2, [sp, #44]	; 0x2c
20006174:	6801      	ldr	r1, [r0, #0]
20006176:	1e0a      	subs	r2, r1, #0
20006178:	bf18      	it	ne
2000617a:	2201      	movne	r2, #1
2000617c:	468a      	mov	sl, r1
2000617e:	f04f 0b00 	mov.w	fp, #0
20006182:	f7fe befd 	b.w	20004f80 <_vfprintf_r+0x324>
20006186:	f64a 02fc 	movw	r2, #43260	; 0xa8fc
2000618a:	f64a 03f8 	movw	r3, #43256	; 0xa8f8
2000618e:	9916      	ldr	r1, [sp, #88]	; 0x58
20006190:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006194:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006198:	2003      	movs	r0, #3
2000619a:	2947      	cmp	r1, #71	; 0x47
2000619c:	bfd8      	it	le
2000619e:	461a      	movle	r2, r3
200061a0:	9213      	str	r2, [sp, #76]	; 0x4c
200061a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200061a4:	900c      	str	r0, [sp, #48]	; 0x30
200061a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200061aa:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
200061ae:	920a      	str	r2, [sp, #40]	; 0x28
200061b0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200061b4:	9010      	str	r0, [sp, #64]	; 0x40
200061b6:	f7fe bf20 	b.w	20004ffa <_vfprintf_r+0x39e>
200061ba:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200061be:	4648      	mov	r0, r9
200061c0:	4631      	mov	r1, r6
200061c2:	320c      	adds	r2, #12
200061c4:	f7fe fd3c 	bl	20004c40 <__sprint_r>
200061c8:	2800      	cmp	r0, #0
200061ca:	f47e ae67 	bne.w	20004e9c <_vfprintf_r+0x240>
200061ce:	f7fe be62 	b.w	20004e96 <_vfprintf_r+0x23a>
200061d2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200061d6:	4648      	mov	r0, r9
200061d8:	4631      	mov	r1, r6
200061da:	320c      	adds	r2, #12
200061dc:	f7fe fd30 	bl	20004c40 <__sprint_r>
200061e0:	2800      	cmp	r0, #0
200061e2:	f47e ae5b 	bne.w	20004e9c <_vfprintf_r+0x240>
200061e6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200061ea:	3304      	adds	r3, #4
200061ec:	e66a      	b.n	20005ec4 <_vfprintf_r+0x1268>
200061ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200061f2:	4648      	mov	r0, r9
200061f4:	4631      	mov	r1, r6
200061f6:	320c      	adds	r2, #12
200061f8:	f7fe fd22 	bl	20004c40 <__sprint_r>
200061fc:	2800      	cmp	r0, #0
200061fe:	f47e ae4d 	bne.w	20004e9c <_vfprintf_r+0x240>
20006202:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006206:	3304      	adds	r3, #4
20006208:	e679      	b.n	20005efe <_vfprintf_r+0x12a2>
2000620a:	4650      	mov	r0, sl
2000620c:	2200      	movs	r2, #0
2000620e:	2300      	movs	r3, #0
20006210:	4641      	mov	r1, r8
20006212:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20006216:	f003 fe6f 	bl	20009ef8 <__aeabi_dcmpeq>
2000621a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000621e:	2800      	cmp	r0, #0
20006220:	f47f af19 	bne.w	20006056 <_vfprintf_r+0x13fa>
20006224:	f1cc 0301 	rsb	r3, ip, #1
20006228:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
2000622c:	e715      	b.n	2000605a <_vfprintf_r+0x13fe>
2000622e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006230:	4252      	negs	r2, r2
20006232:	920f      	str	r2, [sp, #60]	; 0x3c
20006234:	f7ff b887 	b.w	20005346 <_vfprintf_r+0x6ea>
20006238:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000623c:	4648      	mov	r0, r9
2000623e:	4631      	mov	r1, r6
20006240:	320c      	adds	r2, #12
20006242:	f7fe fcfd 	bl	20004c40 <__sprint_r>
20006246:	2800      	cmp	r0, #0
20006248:	f47e ae28 	bne.w	20004e9c <_vfprintf_r+0x240>
2000624c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006250:	3304      	adds	r3, #4
20006252:	f7ff ba93 	b.w	2000577c <_vfprintf_r+0xb20>
20006256:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000625a:	4648      	mov	r0, r9
2000625c:	4631      	mov	r1, r6
2000625e:	320c      	adds	r2, #12
20006260:	f7fe fcee 	bl	20004c40 <__sprint_r>
20006264:	2800      	cmp	r0, #0
20006266:	f47e ae19 	bne.w	20004e9c <_vfprintf_r+0x240>
2000626a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000626e:	3304      	adds	r3, #4
20006270:	991a      	ldr	r1, [sp, #104]	; 0x68
20006272:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006274:	6059      	str	r1, [r3, #4]
20006276:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000627a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000627e:	6018      	str	r0, [r3, #0]
20006280:	3201      	adds	r2, #1
20006282:	981a      	ldr	r0, [sp, #104]	; 0x68
20006284:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006288:	1809      	adds	r1, r1, r0
2000628a:	2a07      	cmp	r2, #7
2000628c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20006290:	f73f ab46 	bgt.w	20005920 <_vfprintf_r+0xcc4>
20006294:	3308      	adds	r3, #8
20006296:	f7fe bfa8 	b.w	200051ea <_vfprintf_r+0x58e>
2000629a:	2100      	movs	r1, #0
2000629c:	9117      	str	r1, [sp, #92]	; 0x5c
2000629e:	f003 fb69 	bl	20009974 <strlen>
200062a2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200062a6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200062aa:	9010      	str	r0, [sp, #64]	; 0x40
200062ac:	920c      	str	r2, [sp, #48]	; 0x30
200062ae:	f7fe bea4 	b.w	20004ffa <_vfprintf_r+0x39e>
200062b2:	462a      	mov	r2, r5
200062b4:	4645      	mov	r5, r8
200062b6:	4690      	mov	r8, r2
200062b8:	605f      	str	r7, [r3, #4]
200062ba:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200062be:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200062c2:	3201      	adds	r2, #1
200062c4:	f8c3 8000 	str.w	r8, [r3]
200062c8:	19c9      	adds	r1, r1, r7
200062ca:	2a07      	cmp	r2, #7
200062cc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200062d0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200062d4:	dcbf      	bgt.n	20006256 <_vfprintf_r+0x15fa>
200062d6:	3308      	adds	r3, #8
200062d8:	e7ca      	b.n	20006270 <_vfprintf_r+0x1614>
200062da:	9a18      	ldr	r2, [sp, #96]	; 0x60
200062dc:	9913      	ldr	r1, [sp, #76]	; 0x4c
200062de:	1a51      	subs	r1, r2, r1
200062e0:	9110      	str	r1, [sp, #64]	; 0x40
200062e2:	f7fe be82 	b.w	20004fea <_vfprintf_r+0x38e>
200062e6:	4648      	mov	r0, r9
200062e8:	4631      	mov	r1, r6
200062ea:	f000 f949 	bl	20006580 <__swsetup_r>
200062ee:	2800      	cmp	r0, #0
200062f0:	f47e add8 	bne.w	20004ea4 <_vfprintf_r+0x248>
200062f4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200062f8:	fa1f f38c 	uxth.w	r3, ip
200062fc:	f7fe bcf6 	b.w	20004cec <_vfprintf_r+0x90>
20006300:	2f06      	cmp	r7, #6
20006302:	bf28      	it	cs
20006304:	2706      	movcs	r7, #6
20006306:	f64a 1114 	movw	r1, #43284	; 0xa914
2000630a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000630e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20006312:	9710      	str	r7, [sp, #64]	; 0x40
20006314:	9113      	str	r1, [sp, #76]	; 0x4c
20006316:	920c      	str	r2, [sp, #48]	; 0x30
20006318:	f7fe bfe8 	b.w	200052ec <_vfprintf_r+0x690>
2000631c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006320:	4648      	mov	r0, r9
20006322:	4631      	mov	r1, r6
20006324:	320c      	adds	r2, #12
20006326:	f7fe fc8b 	bl	20004c40 <__sprint_r>
2000632a:	2800      	cmp	r0, #0
2000632c:	f47e adb6 	bne.w	20004e9c <_vfprintf_r+0x240>
20006330:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006334:	3304      	adds	r3, #4
20006336:	f7ff bbc8 	b.w	20005aca <_vfprintf_r+0xe6e>
2000633a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000633e:	4648      	mov	r0, r9
20006340:	4631      	mov	r1, r6
20006342:	320c      	adds	r2, #12
20006344:	f7fe fc7c 	bl	20004c40 <__sprint_r>
20006348:	2800      	cmp	r0, #0
2000634a:	f47e ada7 	bne.w	20004e9c <_vfprintf_r+0x240>
2000634e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006352:	3304      	adds	r3, #4
20006354:	f7ff bace 	b.w	200058f4 <_vfprintf_r+0xc98>
20006358:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000635c:	4648      	mov	r0, r9
2000635e:	4631      	mov	r1, r6
20006360:	320c      	adds	r2, #12
20006362:	f7fe fc6d 	bl	20004c40 <__sprint_r>
20006366:	2800      	cmp	r0, #0
20006368:	f47e ad98 	bne.w	20004e9c <_vfprintf_r+0x240>
2000636c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006370:	3404      	adds	r4, #4
20006372:	f7ff baa9 	b.w	200058c8 <_vfprintf_r+0xc6c>
20006376:	9710      	str	r7, [sp, #64]	; 0x40
20006378:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
2000637c:	9017      	str	r0, [sp, #92]	; 0x5c
2000637e:	970c      	str	r7, [sp, #48]	; 0x30
20006380:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006384:	f7fe be39 	b.w	20004ffa <_vfprintf_r+0x39e>
20006388:	9916      	ldr	r1, [sp, #88]	; 0x58
2000638a:	2965      	cmp	r1, #101	; 0x65
2000638c:	bf14      	ite	ne
2000638e:	2300      	movne	r3, #0
20006390:	2301      	moveq	r3, #1
20006392:	2945      	cmp	r1, #69	; 0x45
20006394:	bf08      	it	eq
20006396:	f043 0301 	orreq.w	r3, r3, #1
2000639a:	2b00      	cmp	r3, #0
2000639c:	d046      	beq.n	2000642c <_vfprintf_r+0x17d0>
2000639e:	f107 0c01 	add.w	ip, r7, #1
200063a2:	2302      	movs	r3, #2
200063a4:	e621      	b.n	20005fea <_vfprintf_r+0x138e>
200063a6:	9b16      	ldr	r3, [sp, #88]	; 0x58
200063a8:	2b65      	cmp	r3, #101	; 0x65
200063aa:	dd76      	ble.n	2000649a <_vfprintf_r+0x183e>
200063ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
200063ae:	2a66      	cmp	r2, #102	; 0x66
200063b0:	bf1c      	itt	ne
200063b2:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
200063b6:	9310      	strne	r3, [sp, #64]	; 0x40
200063b8:	f000 8083 	beq.w	200064c2 <_vfprintf_r+0x1866>
200063bc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200063be:	9810      	ldr	r0, [sp, #64]	; 0x40
200063c0:	4283      	cmp	r3, r0
200063c2:	dc6e      	bgt.n	200064a2 <_vfprintf_r+0x1846>
200063c4:	990a      	ldr	r1, [sp, #40]	; 0x28
200063c6:	f011 0f01 	tst.w	r1, #1
200063ca:	f040 808e 	bne.w	200064ea <_vfprintf_r+0x188e>
200063ce:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200063d2:	2367      	movs	r3, #103	; 0x67
200063d4:	920c      	str	r2, [sp, #48]	; 0x30
200063d6:	9316      	str	r3, [sp, #88]	; 0x58
200063d8:	e691      	b.n	200060fe <_vfprintf_r+0x14a2>
200063da:	2700      	movs	r7, #0
200063dc:	461d      	mov	r5, r3
200063de:	f7fe bce9 	b.w	20004db4 <_vfprintf_r+0x158>
200063e2:	9910      	ldr	r1, [sp, #64]	; 0x40
200063e4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200063e8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
200063ec:	910c      	str	r1, [sp, #48]	; 0x30
200063ee:	f7fe be04 	b.w	20004ffa <_vfprintf_r+0x39e>
200063f2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
200063f6:	459b      	cmp	fp, r3
200063f8:	bf98      	it	ls
200063fa:	469b      	movls	fp, r3
200063fc:	f67f ae39 	bls.w	20006072 <_vfprintf_r+0x1416>
20006400:	2230      	movs	r2, #48	; 0x30
20006402:	f803 2b01 	strb.w	r2, [r3], #1
20006406:	459b      	cmp	fp, r3
20006408:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
2000640c:	d8f9      	bhi.n	20006402 <_vfprintf_r+0x17a6>
2000640e:	e630      	b.n	20006072 <_vfprintf_r+0x1416>
20006410:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006414:	4648      	mov	r0, r9
20006416:	4631      	mov	r1, r6
20006418:	320c      	adds	r2, #12
2000641a:	f7fe fc11 	bl	20004c40 <__sprint_r>
2000641e:	2800      	cmp	r0, #0
20006420:	f47e ad3c 	bne.w	20004e9c <_vfprintf_r+0x240>
20006424:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006428:	3304      	adds	r3, #4
2000642a:	e508      	b.n	20005e3e <_vfprintf_r+0x11e2>
2000642c:	46bc      	mov	ip, r7
2000642e:	3302      	adds	r3, #2
20006430:	e5db      	b.n	20005fea <_vfprintf_r+0x138e>
20006432:	3707      	adds	r7, #7
20006434:	e5b9      	b.n	20005faa <_vfprintf_r+0x134e>
20006436:	f246 6c67 	movw	ip, #26215	; 0x6667
2000643a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
2000643e:	3103      	adds	r1, #3
20006440:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20006444:	fb8c 2003 	smull	r2, r0, ip, r3
20006448:	17da      	asrs	r2, r3, #31
2000644a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000644e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20006452:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20006456:	4613      	mov	r3, r2
20006458:	3030      	adds	r0, #48	; 0x30
2000645a:	2a09      	cmp	r2, #9
2000645c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20006460:	dcf0      	bgt.n	20006444 <_vfprintf_r+0x17e8>
20006462:	3330      	adds	r3, #48	; 0x30
20006464:	1e48      	subs	r0, r1, #1
20006466:	b2da      	uxtb	r2, r3
20006468:	f801 2c01 	strb.w	r2, [r1, #-1]
2000646c:	9b07      	ldr	r3, [sp, #28]
2000646e:	4283      	cmp	r3, r0
20006470:	d96a      	bls.n	20006548 <_vfprintf_r+0x18ec>
20006472:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20006476:	3303      	adds	r3, #3
20006478:	e001      	b.n	2000647e <_vfprintf_r+0x1822>
2000647a:	f811 2b01 	ldrb.w	r2, [r1], #1
2000647e:	f803 2c01 	strb.w	r2, [r3, #-1]
20006482:	461a      	mov	r2, r3
20006484:	f8dd c01c 	ldr.w	ip, [sp, #28]
20006488:	3301      	adds	r3, #1
2000648a:	458c      	cmp	ip, r1
2000648c:	d8f5      	bhi.n	2000647a <_vfprintf_r+0x181e>
2000648e:	e625      	b.n	200060dc <_vfprintf_r+0x1480>
20006490:	222d      	movs	r2, #45	; 0x2d
20006492:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20006496:	9217      	str	r2, [sp, #92]	; 0x5c
20006498:	e598      	b.n	20005fcc <_vfprintf_r+0x1370>
2000649a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000649e:	9010      	str	r0, [sp, #64]	; 0x40
200064a0:	e603      	b.n	200060aa <_vfprintf_r+0x144e>
200064a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
200064a4:	991a      	ldr	r1, [sp, #104]	; 0x68
200064a6:	2b00      	cmp	r3, #0
200064a8:	bfda      	itte	le
200064aa:	9810      	ldrle	r0, [sp, #64]	; 0x40
200064ac:	f1c0 0302 	rsble	r3, r0, #2
200064b0:	2301      	movgt	r3, #1
200064b2:	185b      	adds	r3, r3, r1
200064b4:	2267      	movs	r2, #103	; 0x67
200064b6:	9310      	str	r3, [sp, #64]	; 0x40
200064b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
200064bc:	9216      	str	r2, [sp, #88]	; 0x58
200064be:	930c      	str	r3, [sp, #48]	; 0x30
200064c0:	e61d      	b.n	200060fe <_vfprintf_r+0x14a2>
200064c2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200064c6:	2800      	cmp	r0, #0
200064c8:	9010      	str	r0, [sp, #64]	; 0x40
200064ca:	dd31      	ble.n	20006530 <_vfprintf_r+0x18d4>
200064cc:	b91f      	cbnz	r7, 200064d6 <_vfprintf_r+0x187a>
200064ce:	990a      	ldr	r1, [sp, #40]	; 0x28
200064d0:	f011 0f01 	tst.w	r1, #1
200064d4:	d00e      	beq.n	200064f4 <_vfprintf_r+0x1898>
200064d6:	9810      	ldr	r0, [sp, #64]	; 0x40
200064d8:	2166      	movs	r1, #102	; 0x66
200064da:	9116      	str	r1, [sp, #88]	; 0x58
200064dc:	1c43      	adds	r3, r0, #1
200064de:	19db      	adds	r3, r3, r7
200064e0:	9310      	str	r3, [sp, #64]	; 0x40
200064e2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200064e6:	920c      	str	r2, [sp, #48]	; 0x30
200064e8:	e609      	b.n	200060fe <_vfprintf_r+0x14a2>
200064ea:	9810      	ldr	r0, [sp, #64]	; 0x40
200064ec:	2167      	movs	r1, #103	; 0x67
200064ee:	9116      	str	r1, [sp, #88]	; 0x58
200064f0:	3001      	adds	r0, #1
200064f2:	9010      	str	r0, [sp, #64]	; 0x40
200064f4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200064f8:	920c      	str	r2, [sp, #48]	; 0x30
200064fa:	e600      	b.n	200060fe <_vfprintf_r+0x14a2>
200064fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200064fe:	781a      	ldrb	r2, [r3, #0]
20006500:	680f      	ldr	r7, [r1, #0]
20006502:	3104      	adds	r1, #4
20006504:	910b      	str	r1, [sp, #44]	; 0x2c
20006506:	2f00      	cmp	r7, #0
20006508:	bfb8      	it	lt
2000650a:	f04f 37ff 	movlt.w	r7, #4294967295
2000650e:	f7fe bc50 	b.w	20004db2 <_vfprintf_r+0x156>
20006512:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006514:	f012 0f01 	tst.w	r2, #1
20006518:	bf04      	itt	eq
2000651a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
2000651e:	930c      	streq	r3, [sp, #48]	; 0x30
20006520:	f43f aded 	beq.w	200060fe <_vfprintf_r+0x14a2>
20006524:	e5e5      	b.n	200060f2 <_vfprintf_r+0x1496>
20006526:	222d      	movs	r2, #45	; 0x2d
20006528:	425b      	negs	r3, r3
2000652a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000652e:	e5c9      	b.n	200060c4 <_vfprintf_r+0x1468>
20006530:	b977      	cbnz	r7, 20006550 <_vfprintf_r+0x18f4>
20006532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006534:	f013 0f01 	tst.w	r3, #1
20006538:	d10a      	bne.n	20006550 <_vfprintf_r+0x18f4>
2000653a:	f04f 0c01 	mov.w	ip, #1
2000653e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20006542:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20006546:	e5da      	b.n	200060fe <_vfprintf_r+0x14a2>
20006548:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000654c:	3202      	adds	r2, #2
2000654e:	e5c5      	b.n	200060dc <_vfprintf_r+0x1480>
20006550:	3702      	adds	r7, #2
20006552:	2166      	movs	r1, #102	; 0x66
20006554:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20006558:	9710      	str	r7, [sp, #64]	; 0x40
2000655a:	9116      	str	r1, [sp, #88]	; 0x58
2000655c:	920c      	str	r2, [sp, #48]	; 0x30
2000655e:	e5ce      	b.n	200060fe <_vfprintf_r+0x14a2>
20006560:	2000a8cc 	.word	0x2000a8cc

20006564 <vfprintf>:
20006564:	b410      	push	{r4}
20006566:	f64a 34a4 	movw	r4, #43940	; 0xaba4
2000656a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000656e:	468c      	mov	ip, r1
20006570:	4613      	mov	r3, r2
20006572:	4601      	mov	r1, r0
20006574:	4662      	mov	r2, ip
20006576:	6820      	ldr	r0, [r4, #0]
20006578:	bc10      	pop	{r4}
2000657a:	f7fe bb6f 	b.w	20004c5c <_vfprintf_r>
2000657e:	bf00      	nop

20006580 <__swsetup_r>:
20006580:	b570      	push	{r4, r5, r6, lr}
20006582:	f64a 35a4 	movw	r5, #43940	; 0xaba4
20006586:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000658a:	4606      	mov	r6, r0
2000658c:	460c      	mov	r4, r1
2000658e:	6828      	ldr	r0, [r5, #0]
20006590:	b110      	cbz	r0, 20006598 <__swsetup_r+0x18>
20006592:	6983      	ldr	r3, [r0, #24]
20006594:	2b00      	cmp	r3, #0
20006596:	d036      	beq.n	20006606 <__swsetup_r+0x86>
20006598:	f64a 1330 	movw	r3, #43312	; 0xa930
2000659c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065a0:	429c      	cmp	r4, r3
200065a2:	d038      	beq.n	20006616 <__swsetup_r+0x96>
200065a4:	f64a 1350 	movw	r3, #43344	; 0xa950
200065a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065ac:	429c      	cmp	r4, r3
200065ae:	d041      	beq.n	20006634 <__swsetup_r+0xb4>
200065b0:	f64a 1370 	movw	r3, #43376	; 0xa970
200065b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065b8:	429c      	cmp	r4, r3
200065ba:	bf04      	itt	eq
200065bc:	682b      	ldreq	r3, [r5, #0]
200065be:	68dc      	ldreq	r4, [r3, #12]
200065c0:	89a2      	ldrh	r2, [r4, #12]
200065c2:	4611      	mov	r1, r2
200065c4:	b293      	uxth	r3, r2
200065c6:	f013 0f08 	tst.w	r3, #8
200065ca:	4618      	mov	r0, r3
200065cc:	bf18      	it	ne
200065ce:	6922      	ldrne	r2, [r4, #16]
200065d0:	d033      	beq.n	2000663a <__swsetup_r+0xba>
200065d2:	b31a      	cbz	r2, 2000661c <__swsetup_r+0x9c>
200065d4:	f013 0101 	ands.w	r1, r3, #1
200065d8:	d007      	beq.n	200065ea <__swsetup_r+0x6a>
200065da:	6963      	ldr	r3, [r4, #20]
200065dc:	2100      	movs	r1, #0
200065de:	60a1      	str	r1, [r4, #8]
200065e0:	425b      	negs	r3, r3
200065e2:	61a3      	str	r3, [r4, #24]
200065e4:	b142      	cbz	r2, 200065f8 <__swsetup_r+0x78>
200065e6:	2000      	movs	r0, #0
200065e8:	bd70      	pop	{r4, r5, r6, pc}
200065ea:	f013 0f02 	tst.w	r3, #2
200065ee:	bf08      	it	eq
200065f0:	6961      	ldreq	r1, [r4, #20]
200065f2:	60a1      	str	r1, [r4, #8]
200065f4:	2a00      	cmp	r2, #0
200065f6:	d1f6      	bne.n	200065e6 <__swsetup_r+0x66>
200065f8:	89a3      	ldrh	r3, [r4, #12]
200065fa:	f013 0f80 	tst.w	r3, #128	; 0x80
200065fe:	d0f2      	beq.n	200065e6 <__swsetup_r+0x66>
20006600:	f04f 30ff 	mov.w	r0, #4294967295
20006604:	bd70      	pop	{r4, r5, r6, pc}
20006606:	f001 f98b 	bl	20007920 <__sinit>
2000660a:	f64a 1330 	movw	r3, #43312	; 0xa930
2000660e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006612:	429c      	cmp	r4, r3
20006614:	d1c6      	bne.n	200065a4 <__swsetup_r+0x24>
20006616:	682b      	ldr	r3, [r5, #0]
20006618:	685c      	ldr	r4, [r3, #4]
2000661a:	e7d1      	b.n	200065c0 <__swsetup_r+0x40>
2000661c:	f403 7120 	and.w	r1, r3, #640	; 0x280
20006620:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20006624:	d0d6      	beq.n	200065d4 <__swsetup_r+0x54>
20006626:	4630      	mov	r0, r6
20006628:	4621      	mov	r1, r4
2000662a:	f001 fd01 	bl	20008030 <__smakebuf_r>
2000662e:	89a3      	ldrh	r3, [r4, #12]
20006630:	6922      	ldr	r2, [r4, #16]
20006632:	e7cf      	b.n	200065d4 <__swsetup_r+0x54>
20006634:	682b      	ldr	r3, [r5, #0]
20006636:	689c      	ldr	r4, [r3, #8]
20006638:	e7c2      	b.n	200065c0 <__swsetup_r+0x40>
2000663a:	f013 0f10 	tst.w	r3, #16
2000663e:	d0df      	beq.n	20006600 <__swsetup_r+0x80>
20006640:	f013 0f04 	tst.w	r3, #4
20006644:	bf08      	it	eq
20006646:	6922      	ldreq	r2, [r4, #16]
20006648:	d017      	beq.n	2000667a <__swsetup_r+0xfa>
2000664a:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000664c:	b151      	cbz	r1, 20006664 <__swsetup_r+0xe4>
2000664e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006652:	4299      	cmp	r1, r3
20006654:	d003      	beq.n	2000665e <__swsetup_r+0xde>
20006656:	4630      	mov	r0, r6
20006658:	f001 f9e6 	bl	20007a28 <_free_r>
2000665c:	89a2      	ldrh	r2, [r4, #12]
2000665e:	b290      	uxth	r0, r2
20006660:	2300      	movs	r3, #0
20006662:	6363      	str	r3, [r4, #52]	; 0x34
20006664:	6922      	ldr	r2, [r4, #16]
20006666:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000666a:	f2c0 0100 	movt	r1, #0
2000666e:	2300      	movs	r3, #0
20006670:	ea00 0101 	and.w	r1, r0, r1
20006674:	6063      	str	r3, [r4, #4]
20006676:	81a1      	strh	r1, [r4, #12]
20006678:	6022      	str	r2, [r4, #0]
2000667a:	f041 0308 	orr.w	r3, r1, #8
2000667e:	81a3      	strh	r3, [r4, #12]
20006680:	b29b      	uxth	r3, r3
20006682:	e7a6      	b.n	200065d2 <__swsetup_r+0x52>
20006684:	0000      	lsls	r0, r0, #0
	...

20006688 <quorem>:
20006688:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000668c:	6903      	ldr	r3, [r0, #16]
2000668e:	690e      	ldr	r6, [r1, #16]
20006690:	4682      	mov	sl, r0
20006692:	4689      	mov	r9, r1
20006694:	429e      	cmp	r6, r3
20006696:	f300 8083 	bgt.w	200067a0 <quorem+0x118>
2000669a:	1cf2      	adds	r2, r6, #3
2000669c:	f101 0514 	add.w	r5, r1, #20
200066a0:	f100 0414 	add.w	r4, r0, #20
200066a4:	3e01      	subs	r6, #1
200066a6:	0092      	lsls	r2, r2, #2
200066a8:	188b      	adds	r3, r1, r2
200066aa:	1812      	adds	r2, r2, r0
200066ac:	f103 0804 	add.w	r8, r3, #4
200066b0:	6859      	ldr	r1, [r3, #4]
200066b2:	6850      	ldr	r0, [r2, #4]
200066b4:	3101      	adds	r1, #1
200066b6:	f003 fa8b 	bl	20009bd0 <__aeabi_uidiv>
200066ba:	4607      	mov	r7, r0
200066bc:	2800      	cmp	r0, #0
200066be:	d039      	beq.n	20006734 <quorem+0xac>
200066c0:	2300      	movs	r3, #0
200066c2:	469c      	mov	ip, r3
200066c4:	461a      	mov	r2, r3
200066c6:	58e9      	ldr	r1, [r5, r3]
200066c8:	58e0      	ldr	r0, [r4, r3]
200066ca:	fa1f fe81 	uxth.w	lr, r1
200066ce:	ea4f 4b11 	mov.w	fp, r1, lsr #16
200066d2:	b281      	uxth	r1, r0
200066d4:	fb0e ce07 	mla	lr, lr, r7, ip
200066d8:	1851      	adds	r1, r2, r1
200066da:	fb0b fc07 	mul.w	ip, fp, r7
200066de:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200066e2:	fa1f fe8e 	uxth.w	lr, lr
200066e6:	ebce 0101 	rsb	r1, lr, r1
200066ea:	fa1f f28c 	uxth.w	r2, ip
200066ee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200066f2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200066f6:	fa1f fe81 	uxth.w	lr, r1
200066fa:	eb02 4221 	add.w	r2, r2, r1, asr #16
200066fe:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20006702:	50e1      	str	r1, [r4, r3]
20006704:	3304      	adds	r3, #4
20006706:	1412      	asrs	r2, r2, #16
20006708:	1959      	adds	r1, r3, r5
2000670a:	4588      	cmp	r8, r1
2000670c:	d2db      	bcs.n	200066c6 <quorem+0x3e>
2000670e:	1d32      	adds	r2, r6, #4
20006710:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20006714:	6859      	ldr	r1, [r3, #4]
20006716:	b969      	cbnz	r1, 20006734 <quorem+0xac>
20006718:	429c      	cmp	r4, r3
2000671a:	d209      	bcs.n	20006730 <quorem+0xa8>
2000671c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20006720:	b112      	cbz	r2, 20006728 <quorem+0xa0>
20006722:	e005      	b.n	20006730 <quorem+0xa8>
20006724:	681a      	ldr	r2, [r3, #0]
20006726:	b91a      	cbnz	r2, 20006730 <quorem+0xa8>
20006728:	3b04      	subs	r3, #4
2000672a:	3e01      	subs	r6, #1
2000672c:	429c      	cmp	r4, r3
2000672e:	d3f9      	bcc.n	20006724 <quorem+0x9c>
20006730:	f8ca 6010 	str.w	r6, [sl, #16]
20006734:	4649      	mov	r1, r9
20006736:	4650      	mov	r0, sl
20006738:	f002 f97e 	bl	20008a38 <__mcmp>
2000673c:	2800      	cmp	r0, #0
2000673e:	db2c      	blt.n	2000679a <quorem+0x112>
20006740:	2300      	movs	r3, #0
20006742:	3701      	adds	r7, #1
20006744:	469c      	mov	ip, r3
20006746:	58ea      	ldr	r2, [r5, r3]
20006748:	58e0      	ldr	r0, [r4, r3]
2000674a:	b291      	uxth	r1, r2
2000674c:	0c12      	lsrs	r2, r2, #16
2000674e:	fa1f f980 	uxth.w	r9, r0
20006752:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20006756:	ebc1 0109 	rsb	r1, r1, r9
2000675a:	4461      	add	r1, ip
2000675c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006760:	b289      	uxth	r1, r1
20006762:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20006766:	50e1      	str	r1, [r4, r3]
20006768:	3304      	adds	r3, #4
2000676a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000676e:	195a      	adds	r2, r3, r5
20006770:	4590      	cmp	r8, r2
20006772:	d2e8      	bcs.n	20006746 <quorem+0xbe>
20006774:	1d32      	adds	r2, r6, #4
20006776:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000677a:	6859      	ldr	r1, [r3, #4]
2000677c:	b969      	cbnz	r1, 2000679a <quorem+0x112>
2000677e:	429c      	cmp	r4, r3
20006780:	d209      	bcs.n	20006796 <quorem+0x10e>
20006782:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20006786:	b112      	cbz	r2, 2000678e <quorem+0x106>
20006788:	e005      	b.n	20006796 <quorem+0x10e>
2000678a:	681a      	ldr	r2, [r3, #0]
2000678c:	b91a      	cbnz	r2, 20006796 <quorem+0x10e>
2000678e:	3b04      	subs	r3, #4
20006790:	3e01      	subs	r6, #1
20006792:	429c      	cmp	r4, r3
20006794:	d3f9      	bcc.n	2000678a <quorem+0x102>
20006796:	f8ca 6010 	str.w	r6, [sl, #16]
2000679a:	4638      	mov	r0, r7
2000679c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200067a0:	2000      	movs	r0, #0
200067a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200067a6:	bf00      	nop

200067a8 <_dtoa_r>:
200067a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200067ac:	6a46      	ldr	r6, [r0, #36]	; 0x24
200067ae:	b0a1      	sub	sp, #132	; 0x84
200067b0:	4604      	mov	r4, r0
200067b2:	4690      	mov	r8, r2
200067b4:	4699      	mov	r9, r3
200067b6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200067b8:	2e00      	cmp	r6, #0
200067ba:	f000 8423 	beq.w	20007004 <_dtoa_r+0x85c>
200067be:	6832      	ldr	r2, [r6, #0]
200067c0:	b182      	cbz	r2, 200067e4 <_dtoa_r+0x3c>
200067c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
200067c4:	f04f 0c01 	mov.w	ip, #1
200067c8:	6876      	ldr	r6, [r6, #4]
200067ca:	4620      	mov	r0, r4
200067cc:	680b      	ldr	r3, [r1, #0]
200067ce:	6056      	str	r6, [r2, #4]
200067d0:	684a      	ldr	r2, [r1, #4]
200067d2:	4619      	mov	r1, r3
200067d4:	fa0c f202 	lsl.w	r2, ip, r2
200067d8:	609a      	str	r2, [r3, #8]
200067da:	f002 fa67 	bl	20008cac <_Bfree>
200067de:	6a63      	ldr	r3, [r4, #36]	; 0x24
200067e0:	2200      	movs	r2, #0
200067e2:	601a      	str	r2, [r3, #0]
200067e4:	f1b9 0600 	subs.w	r6, r9, #0
200067e8:	db38      	blt.n	2000685c <_dtoa_r+0xb4>
200067ea:	2300      	movs	r3, #0
200067ec:	602b      	str	r3, [r5, #0]
200067ee:	f240 0300 	movw	r3, #0
200067f2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200067f6:	461a      	mov	r2, r3
200067f8:	ea06 0303 	and.w	r3, r6, r3
200067fc:	4293      	cmp	r3, r2
200067fe:	d017      	beq.n	20006830 <_dtoa_r+0x88>
20006800:	2200      	movs	r2, #0
20006802:	2300      	movs	r3, #0
20006804:	4640      	mov	r0, r8
20006806:	4649      	mov	r1, r9
20006808:	e9cd 8906 	strd	r8, r9, [sp, #24]
2000680c:	f003 fb74 	bl	20009ef8 <__aeabi_dcmpeq>
20006810:	2800      	cmp	r0, #0
20006812:	d029      	beq.n	20006868 <_dtoa_r+0xc0>
20006814:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006816:	2301      	movs	r3, #1
20006818:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000681a:	6003      	str	r3, [r0, #0]
2000681c:	2900      	cmp	r1, #0
2000681e:	f000 80d0 	beq.w	200069c2 <_dtoa_r+0x21a>
20006822:	4b79      	ldr	r3, [pc, #484]	; (20006a08 <_dtoa_r+0x260>)
20006824:	1e58      	subs	r0, r3, #1
20006826:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006828:	6013      	str	r3, [r2, #0]
2000682a:	b021      	add	sp, #132	; 0x84
2000682c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006830:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006832:	f242 730f 	movw	r3, #9999	; 0x270f
20006836:	6003      	str	r3, [r0, #0]
20006838:	f1b8 0f00 	cmp.w	r8, #0
2000683c:	f000 8095 	beq.w	2000696a <_dtoa_r+0x1c2>
20006840:	f64a 102c 	movw	r0, #43308	; 0xa92c
20006844:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006848:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000684a:	2900      	cmp	r1, #0
2000684c:	d0ed      	beq.n	2000682a <_dtoa_r+0x82>
2000684e:	78c2      	ldrb	r2, [r0, #3]
20006850:	1cc3      	adds	r3, r0, #3
20006852:	2a00      	cmp	r2, #0
20006854:	d0e7      	beq.n	20006826 <_dtoa_r+0x7e>
20006856:	f100 0308 	add.w	r3, r0, #8
2000685a:	e7e4      	b.n	20006826 <_dtoa_r+0x7e>
2000685c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20006860:	2301      	movs	r3, #1
20006862:	46b1      	mov	r9, r6
20006864:	602b      	str	r3, [r5, #0]
20006866:	e7c2      	b.n	200067ee <_dtoa_r+0x46>
20006868:	4620      	mov	r0, r4
2000686a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000686e:	a91e      	add	r1, sp, #120	; 0x78
20006870:	9100      	str	r1, [sp, #0]
20006872:	a91f      	add	r1, sp, #124	; 0x7c
20006874:	9101      	str	r1, [sp, #4]
20006876:	f002 fa6b 	bl	20008d50 <__d2b>
2000687a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000687e:	4683      	mov	fp, r0
20006880:	2d00      	cmp	r5, #0
20006882:	d07e      	beq.n	20006982 <_dtoa_r+0x1da>
20006884:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006888:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000688c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000688e:	3d07      	subs	r5, #7
20006890:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20006894:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006898:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
2000689c:	2300      	movs	r3, #0
2000689e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200068a2:	9319      	str	r3, [sp, #100]	; 0x64
200068a4:	f240 0300 	movw	r3, #0
200068a8:	2200      	movs	r2, #0
200068aa:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200068ae:	f7fd fbad 	bl	2000400c <__aeabi_dsub>
200068b2:	a34f      	add	r3, pc, #316	; (adr r3, 200069f0 <_dtoa_r+0x248>)
200068b4:	e9d3 2300 	ldrd	r2, r3, [r3]
200068b8:	f7fd fd5c 	bl	20004374 <__aeabi_dmul>
200068bc:	a34e      	add	r3, pc, #312	; (adr r3, 200069f8 <_dtoa_r+0x250>)
200068be:	e9d3 2300 	ldrd	r2, r3, [r3]
200068c2:	f7fd fba5 	bl	20004010 <__adddf3>
200068c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200068ca:	4628      	mov	r0, r5
200068cc:	f7fd fcec 	bl	200042a8 <__aeabi_i2d>
200068d0:	a34b      	add	r3, pc, #300	; (adr r3, 20006a00 <_dtoa_r+0x258>)
200068d2:	e9d3 2300 	ldrd	r2, r3, [r3]
200068d6:	f7fd fd4d 	bl	20004374 <__aeabi_dmul>
200068da:	4602      	mov	r2, r0
200068dc:	460b      	mov	r3, r1
200068de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200068e2:	f7fd fb95 	bl	20004010 <__adddf3>
200068e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200068ea:	f7fd ff55 	bl	20004798 <__aeabi_d2iz>
200068ee:	2200      	movs	r2, #0
200068f0:	2300      	movs	r3, #0
200068f2:	4606      	mov	r6, r0
200068f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200068f8:	f003 fb08 	bl	20009f0c <__aeabi_dcmplt>
200068fc:	b140      	cbz	r0, 20006910 <_dtoa_r+0x168>
200068fe:	4630      	mov	r0, r6
20006900:	f7fd fcd2 	bl	200042a8 <__aeabi_i2d>
20006904:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20006908:	f003 faf6 	bl	20009ef8 <__aeabi_dcmpeq>
2000690c:	b900      	cbnz	r0, 20006910 <_dtoa_r+0x168>
2000690e:	3e01      	subs	r6, #1
20006910:	2e16      	cmp	r6, #22
20006912:	d95b      	bls.n	200069cc <_dtoa_r+0x224>
20006914:	2301      	movs	r3, #1
20006916:	9318      	str	r3, [sp, #96]	; 0x60
20006918:	3f01      	subs	r7, #1
2000691a:	ebb7 0a05 	subs.w	sl, r7, r5
2000691e:	bf42      	ittt	mi
20006920:	f1ca 0a00 	rsbmi	sl, sl, #0
20006924:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20006928:	f04f 0a00 	movmi.w	sl, #0
2000692c:	d401      	bmi.n	20006932 <_dtoa_r+0x18a>
2000692e:	2200      	movs	r2, #0
20006930:	920f      	str	r2, [sp, #60]	; 0x3c
20006932:	2e00      	cmp	r6, #0
20006934:	f2c0 8371 	blt.w	2000701a <_dtoa_r+0x872>
20006938:	44b2      	add	sl, r6
2000693a:	2300      	movs	r3, #0
2000693c:	9617      	str	r6, [sp, #92]	; 0x5c
2000693e:	9315      	str	r3, [sp, #84]	; 0x54
20006940:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20006942:	2b09      	cmp	r3, #9
20006944:	d862      	bhi.n	20006a0c <_dtoa_r+0x264>
20006946:	2b05      	cmp	r3, #5
20006948:	f340 8677 	ble.w	2000763a <_dtoa_r+0xe92>
2000694c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000694e:	2700      	movs	r7, #0
20006950:	3804      	subs	r0, #4
20006952:	902a      	str	r0, [sp, #168]	; 0xa8
20006954:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006956:	1e8b      	subs	r3, r1, #2
20006958:	2b03      	cmp	r3, #3
2000695a:	f200 83dd 	bhi.w	20007118 <_dtoa_r+0x970>
2000695e:	e8df f013 	tbh	[pc, r3, lsl #1]
20006962:	03a5      	.short	0x03a5
20006964:	03d503d8 	.word	0x03d503d8
20006968:	03c4      	.short	0x03c4
2000696a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
2000696e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20006972:	2e00      	cmp	r6, #0
20006974:	f47f af64 	bne.w	20006840 <_dtoa_r+0x98>
20006978:	f64a 1020 	movw	r0, #43296	; 0xa920
2000697c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006980:	e762      	b.n	20006848 <_dtoa_r+0xa0>
20006982:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20006984:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20006986:	18fb      	adds	r3, r7, r3
20006988:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000698c:	1c9d      	adds	r5, r3, #2
2000698e:	2d20      	cmp	r5, #32
20006990:	bfdc      	itt	le
20006992:	f1c5 0020 	rsble	r0, r5, #32
20006996:	fa08 f000 	lslle.w	r0, r8, r0
2000699a:	dd08      	ble.n	200069ae <_dtoa_r+0x206>
2000699c:	3b1e      	subs	r3, #30
2000699e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
200069a2:	fa16 f202 	lsls.w	r2, r6, r2
200069a6:	fa28 f303 	lsr.w	r3, r8, r3
200069aa:	ea42 0003 	orr.w	r0, r2, r3
200069ae:	f7fd fc6b 	bl	20004288 <__aeabi_ui2d>
200069b2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
200069b6:	2201      	movs	r2, #1
200069b8:	3d03      	subs	r5, #3
200069ba:	9219      	str	r2, [sp, #100]	; 0x64
200069bc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200069c0:	e770      	b.n	200068a4 <_dtoa_r+0xfc>
200069c2:	f64a 101c 	movw	r0, #43292	; 0xa91c
200069c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200069ca:	e72e      	b.n	2000682a <_dtoa_r+0x82>
200069cc:	f64a 13d8 	movw	r3, #43480	; 0xa9d8
200069d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200069d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069d8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200069dc:	e9d3 2300 	ldrd	r2, r3, [r3]
200069e0:	f003 fa94 	bl	20009f0c <__aeabi_dcmplt>
200069e4:	2800      	cmp	r0, #0
200069e6:	f040 8320 	bne.w	2000702a <_dtoa_r+0x882>
200069ea:	9018      	str	r0, [sp, #96]	; 0x60
200069ec:	e794      	b.n	20006918 <_dtoa_r+0x170>
200069ee:	bf00      	nop
200069f0:	636f4361 	.word	0x636f4361
200069f4:	3fd287a7 	.word	0x3fd287a7
200069f8:	8b60c8b3 	.word	0x8b60c8b3
200069fc:	3fc68a28 	.word	0x3fc68a28
20006a00:	509f79fb 	.word	0x509f79fb
20006a04:	3fd34413 	.word	0x3fd34413
20006a08:	2000a91d 	.word	0x2000a91d
20006a0c:	2300      	movs	r3, #0
20006a0e:	f04f 30ff 	mov.w	r0, #4294967295
20006a12:	461f      	mov	r7, r3
20006a14:	2101      	movs	r1, #1
20006a16:	932a      	str	r3, [sp, #168]	; 0xa8
20006a18:	9011      	str	r0, [sp, #68]	; 0x44
20006a1a:	9116      	str	r1, [sp, #88]	; 0x58
20006a1c:	9008      	str	r0, [sp, #32]
20006a1e:	932b      	str	r3, [sp, #172]	; 0xac
20006a20:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006a22:	2300      	movs	r3, #0
20006a24:	606b      	str	r3, [r5, #4]
20006a26:	4620      	mov	r0, r4
20006a28:	6869      	ldr	r1, [r5, #4]
20006a2a:	f002 f95b 	bl	20008ce4 <_Balloc>
20006a2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006a30:	6028      	str	r0, [r5, #0]
20006a32:	681b      	ldr	r3, [r3, #0]
20006a34:	9310      	str	r3, [sp, #64]	; 0x40
20006a36:	2f00      	cmp	r7, #0
20006a38:	f000 815b 	beq.w	20006cf2 <_dtoa_r+0x54a>
20006a3c:	2e00      	cmp	r6, #0
20006a3e:	f340 842a 	ble.w	20007296 <_dtoa_r+0xaee>
20006a42:	f64a 13d8 	movw	r3, #43480	; 0xa9d8
20006a46:	f006 020f 	and.w	r2, r6, #15
20006a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a4e:	1135      	asrs	r5, r6, #4
20006a50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20006a54:	f015 0f10 	tst.w	r5, #16
20006a58:	e9d3 0100 	ldrd	r0, r1, [r3]
20006a5c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006a60:	f000 82e7 	beq.w	20007032 <_dtoa_r+0x88a>
20006a64:	f64a 23b0 	movw	r3, #43696	; 0xaab0
20006a68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a70:	f005 050f 	and.w	r5, r5, #15
20006a74:	f04f 0803 	mov.w	r8, #3
20006a78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20006a7c:	f7fd fda4 	bl	200045c8 <__aeabi_ddiv>
20006a80:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20006a84:	b1bd      	cbz	r5, 20006ab6 <_dtoa_r+0x30e>
20006a86:	f64a 27b0 	movw	r7, #43696	; 0xaab0
20006a8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006a8e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006a92:	f015 0f01 	tst.w	r5, #1
20006a96:	4610      	mov	r0, r2
20006a98:	4619      	mov	r1, r3
20006a9a:	d007      	beq.n	20006aac <_dtoa_r+0x304>
20006a9c:	e9d7 2300 	ldrd	r2, r3, [r7]
20006aa0:	f108 0801 	add.w	r8, r8, #1
20006aa4:	f7fd fc66 	bl	20004374 <__aeabi_dmul>
20006aa8:	4602      	mov	r2, r0
20006aaa:	460b      	mov	r3, r1
20006aac:	3708      	adds	r7, #8
20006aae:	106d      	asrs	r5, r5, #1
20006ab0:	d1ef      	bne.n	20006a92 <_dtoa_r+0x2ea>
20006ab2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006ab6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006aba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20006abe:	f7fd fd83 	bl	200045c8 <__aeabi_ddiv>
20006ac2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006ac6:	9918      	ldr	r1, [sp, #96]	; 0x60
20006ac8:	2900      	cmp	r1, #0
20006aca:	f000 80de 	beq.w	20006c8a <_dtoa_r+0x4e2>
20006ace:	f240 0300 	movw	r3, #0
20006ad2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006ad6:	2200      	movs	r2, #0
20006ad8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20006adc:	f04f 0500 	mov.w	r5, #0
20006ae0:	f003 fa14 	bl	20009f0c <__aeabi_dcmplt>
20006ae4:	b108      	cbz	r0, 20006aea <_dtoa_r+0x342>
20006ae6:	f04f 0501 	mov.w	r5, #1
20006aea:	9a08      	ldr	r2, [sp, #32]
20006aec:	2a00      	cmp	r2, #0
20006aee:	bfd4      	ite	le
20006af0:	2500      	movle	r5, #0
20006af2:	f005 0501 	andgt.w	r5, r5, #1
20006af6:	2d00      	cmp	r5, #0
20006af8:	f000 80c7 	beq.w	20006c8a <_dtoa_r+0x4e2>
20006afc:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006afe:	2b00      	cmp	r3, #0
20006b00:	f340 80f5 	ble.w	20006cee <_dtoa_r+0x546>
20006b04:	f240 0300 	movw	r3, #0
20006b08:	2200      	movs	r2, #0
20006b0a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006b0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006b12:	f7fd fc2f 	bl	20004374 <__aeabi_dmul>
20006b16:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006b1a:	f108 0001 	add.w	r0, r8, #1
20006b1e:	1e71      	subs	r1, r6, #1
20006b20:	9112      	str	r1, [sp, #72]	; 0x48
20006b22:	f7fd fbc1 	bl	200042a8 <__aeabi_i2d>
20006b26:	4602      	mov	r2, r0
20006b28:	460b      	mov	r3, r1
20006b2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006b2e:	f7fd fc21 	bl	20004374 <__aeabi_dmul>
20006b32:	f240 0300 	movw	r3, #0
20006b36:	2200      	movs	r2, #0
20006b38:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006b3c:	f7fd fa68 	bl	20004010 <__adddf3>
20006b40:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20006b44:	4680      	mov	r8, r0
20006b46:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20006b4a:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006b4c:	2b00      	cmp	r3, #0
20006b4e:	f000 83ad 	beq.w	200072ac <_dtoa_r+0xb04>
20006b52:	f64a 13d8 	movw	r3, #43480	; 0xa9d8
20006b56:	f240 0100 	movw	r1, #0
20006b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b5e:	2000      	movs	r0, #0
20006b60:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20006b64:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006b68:	f8cd c00c 	str.w	ip, [sp, #12]
20006b6c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20006b70:	f7fd fd2a 	bl	200045c8 <__aeabi_ddiv>
20006b74:	4642      	mov	r2, r8
20006b76:	464b      	mov	r3, r9
20006b78:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006b7a:	f7fd fa47 	bl	2000400c <__aeabi_dsub>
20006b7e:	4680      	mov	r8, r0
20006b80:	4689      	mov	r9, r1
20006b82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006b86:	f7fd fe07 	bl	20004798 <__aeabi_d2iz>
20006b8a:	4607      	mov	r7, r0
20006b8c:	f7fd fb8c 	bl	200042a8 <__aeabi_i2d>
20006b90:	4602      	mov	r2, r0
20006b92:	460b      	mov	r3, r1
20006b94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006b98:	f7fd fa38 	bl	2000400c <__aeabi_dsub>
20006b9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006ba0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006ba4:	4640      	mov	r0, r8
20006ba6:	f805 3b01 	strb.w	r3, [r5], #1
20006baa:	4649      	mov	r1, r9
20006bac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006bb0:	f003 f9ca 	bl	20009f48 <__aeabi_dcmpgt>
20006bb4:	2800      	cmp	r0, #0
20006bb6:	f040 8213 	bne.w	20006fe0 <_dtoa_r+0x838>
20006bba:	f240 0100 	movw	r1, #0
20006bbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006bc2:	2000      	movs	r0, #0
20006bc4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006bc8:	f7fd fa20 	bl	2000400c <__aeabi_dsub>
20006bcc:	4602      	mov	r2, r0
20006bce:	460b      	mov	r3, r1
20006bd0:	4640      	mov	r0, r8
20006bd2:	4649      	mov	r1, r9
20006bd4:	f003 f9b8 	bl	20009f48 <__aeabi_dcmpgt>
20006bd8:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006bdc:	2800      	cmp	r0, #0
20006bde:	f040 83e7 	bne.w	200073b0 <_dtoa_r+0xc08>
20006be2:	f1bc 0f01 	cmp.w	ip, #1
20006be6:	f340 8082 	ble.w	20006cee <_dtoa_r+0x546>
20006bea:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20006bee:	2701      	movs	r7, #1
20006bf0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20006bf4:	961d      	str	r6, [sp, #116]	; 0x74
20006bf6:	4666      	mov	r6, ip
20006bf8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20006bfc:	940c      	str	r4, [sp, #48]	; 0x30
20006bfe:	e010      	b.n	20006c22 <_dtoa_r+0x47a>
20006c00:	f240 0100 	movw	r1, #0
20006c04:	2000      	movs	r0, #0
20006c06:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006c0a:	f7fd f9ff 	bl	2000400c <__aeabi_dsub>
20006c0e:	4642      	mov	r2, r8
20006c10:	464b      	mov	r3, r9
20006c12:	f003 f97b 	bl	20009f0c <__aeabi_dcmplt>
20006c16:	2800      	cmp	r0, #0
20006c18:	f040 83c7 	bne.w	200073aa <_dtoa_r+0xc02>
20006c1c:	42b7      	cmp	r7, r6
20006c1e:	f280 848b 	bge.w	20007538 <_dtoa_r+0xd90>
20006c22:	f240 0300 	movw	r3, #0
20006c26:	4640      	mov	r0, r8
20006c28:	4649      	mov	r1, r9
20006c2a:	2200      	movs	r2, #0
20006c2c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006c30:	3501      	adds	r5, #1
20006c32:	f7fd fb9f 	bl	20004374 <__aeabi_dmul>
20006c36:	f240 0300 	movw	r3, #0
20006c3a:	2200      	movs	r2, #0
20006c3c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006c40:	4680      	mov	r8, r0
20006c42:	4689      	mov	r9, r1
20006c44:	4650      	mov	r0, sl
20006c46:	4659      	mov	r1, fp
20006c48:	f7fd fb94 	bl	20004374 <__aeabi_dmul>
20006c4c:	468b      	mov	fp, r1
20006c4e:	4682      	mov	sl, r0
20006c50:	f7fd fda2 	bl	20004798 <__aeabi_d2iz>
20006c54:	4604      	mov	r4, r0
20006c56:	f7fd fb27 	bl	200042a8 <__aeabi_i2d>
20006c5a:	3430      	adds	r4, #48	; 0x30
20006c5c:	4602      	mov	r2, r0
20006c5e:	460b      	mov	r3, r1
20006c60:	4650      	mov	r0, sl
20006c62:	4659      	mov	r1, fp
20006c64:	f7fd f9d2 	bl	2000400c <__aeabi_dsub>
20006c68:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006c6a:	464b      	mov	r3, r9
20006c6c:	55d4      	strb	r4, [r2, r7]
20006c6e:	4642      	mov	r2, r8
20006c70:	3701      	adds	r7, #1
20006c72:	4682      	mov	sl, r0
20006c74:	468b      	mov	fp, r1
20006c76:	f003 f949 	bl	20009f0c <__aeabi_dcmplt>
20006c7a:	4652      	mov	r2, sl
20006c7c:	465b      	mov	r3, fp
20006c7e:	2800      	cmp	r0, #0
20006c80:	d0be      	beq.n	20006c00 <_dtoa_r+0x458>
20006c82:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006c86:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006c88:	e1aa      	b.n	20006fe0 <_dtoa_r+0x838>
20006c8a:	4640      	mov	r0, r8
20006c8c:	f7fd fb0c 	bl	200042a8 <__aeabi_i2d>
20006c90:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006c94:	f7fd fb6e 	bl	20004374 <__aeabi_dmul>
20006c98:	f240 0300 	movw	r3, #0
20006c9c:	2200      	movs	r2, #0
20006c9e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006ca2:	f7fd f9b5 	bl	20004010 <__adddf3>
20006ca6:	9a08      	ldr	r2, [sp, #32]
20006ca8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20006cac:	4680      	mov	r8, r0
20006cae:	46a9      	mov	r9, r5
20006cb0:	2a00      	cmp	r2, #0
20006cb2:	f040 82ec 	bne.w	2000728e <_dtoa_r+0xae6>
20006cb6:	f240 0300 	movw	r3, #0
20006cba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006cbe:	2200      	movs	r2, #0
20006cc0:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006cc4:	f7fd f9a2 	bl	2000400c <__aeabi_dsub>
20006cc8:	4642      	mov	r2, r8
20006cca:	462b      	mov	r3, r5
20006ccc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006cd0:	f003 f93a 	bl	20009f48 <__aeabi_dcmpgt>
20006cd4:	2800      	cmp	r0, #0
20006cd6:	f040 824a 	bne.w	2000716e <_dtoa_r+0x9c6>
20006cda:	4642      	mov	r2, r8
20006cdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006ce0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20006ce4:	f003 f912 	bl	20009f0c <__aeabi_dcmplt>
20006ce8:	2800      	cmp	r0, #0
20006cea:	f040 81d5 	bne.w	20007098 <_dtoa_r+0x8f0>
20006cee:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20006cf2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20006cf4:	ea6f 0703 	mvn.w	r7, r3
20006cf8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20006cfc:	2e0e      	cmp	r6, #14
20006cfe:	bfcc      	ite	gt
20006d00:	2700      	movgt	r7, #0
20006d02:	f007 0701 	andle.w	r7, r7, #1
20006d06:	2f00      	cmp	r7, #0
20006d08:	f000 80b7 	beq.w	20006e7a <_dtoa_r+0x6d2>
20006d0c:	982b      	ldr	r0, [sp, #172]	; 0xac
20006d0e:	f64a 13d8 	movw	r3, #43480	; 0xa9d8
20006d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d16:	9908      	ldr	r1, [sp, #32]
20006d18:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006d1c:	0fc2      	lsrs	r2, r0, #31
20006d1e:	2900      	cmp	r1, #0
20006d20:	bfcc      	ite	gt
20006d22:	2200      	movgt	r2, #0
20006d24:	f002 0201 	andle.w	r2, r2, #1
20006d28:	e9d3 0100 	ldrd	r0, r1, [r3]
20006d2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20006d30:	2a00      	cmp	r2, #0
20006d32:	f040 81a0 	bne.w	20007076 <_dtoa_r+0x8ce>
20006d36:	4602      	mov	r2, r0
20006d38:	460b      	mov	r3, r1
20006d3a:	4640      	mov	r0, r8
20006d3c:	4649      	mov	r1, r9
20006d3e:	f7fd fc43 	bl	200045c8 <__aeabi_ddiv>
20006d42:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006d44:	f7fd fd28 	bl	20004798 <__aeabi_d2iz>
20006d48:	4682      	mov	sl, r0
20006d4a:	f7fd faad 	bl	200042a8 <__aeabi_i2d>
20006d4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006d52:	f7fd fb0f 	bl	20004374 <__aeabi_dmul>
20006d56:	4602      	mov	r2, r0
20006d58:	460b      	mov	r3, r1
20006d5a:	4640      	mov	r0, r8
20006d5c:	4649      	mov	r1, r9
20006d5e:	f7fd f955 	bl	2000400c <__aeabi_dsub>
20006d62:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20006d66:	f805 3b01 	strb.w	r3, [r5], #1
20006d6a:	9a08      	ldr	r2, [sp, #32]
20006d6c:	2a01      	cmp	r2, #1
20006d6e:	4680      	mov	r8, r0
20006d70:	4689      	mov	r9, r1
20006d72:	d052      	beq.n	20006e1a <_dtoa_r+0x672>
20006d74:	f240 0300 	movw	r3, #0
20006d78:	2200      	movs	r2, #0
20006d7a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006d7e:	f7fd faf9 	bl	20004374 <__aeabi_dmul>
20006d82:	2200      	movs	r2, #0
20006d84:	2300      	movs	r3, #0
20006d86:	e9cd 0106 	strd	r0, r1, [sp, #24]
20006d8a:	f003 f8b5 	bl	20009ef8 <__aeabi_dcmpeq>
20006d8e:	2800      	cmp	r0, #0
20006d90:	f040 81eb 	bne.w	2000716a <_dtoa_r+0x9c2>
20006d94:	9810      	ldr	r0, [sp, #64]	; 0x40
20006d96:	f04f 0801 	mov.w	r8, #1
20006d9a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20006d9e:	46a3      	mov	fp, r4
20006da0:	1c87      	adds	r7, r0, #2
20006da2:	960f      	str	r6, [sp, #60]	; 0x3c
20006da4:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006da8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20006dac:	e00a      	b.n	20006dc4 <_dtoa_r+0x61c>
20006dae:	f7fd fae1 	bl	20004374 <__aeabi_dmul>
20006db2:	2200      	movs	r2, #0
20006db4:	2300      	movs	r3, #0
20006db6:	4604      	mov	r4, r0
20006db8:	460d      	mov	r5, r1
20006dba:	f003 f89d 	bl	20009ef8 <__aeabi_dcmpeq>
20006dbe:	2800      	cmp	r0, #0
20006dc0:	f040 81ce 	bne.w	20007160 <_dtoa_r+0x9b8>
20006dc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006dc8:	4620      	mov	r0, r4
20006dca:	4629      	mov	r1, r5
20006dcc:	f108 0801 	add.w	r8, r8, #1
20006dd0:	f7fd fbfa 	bl	200045c8 <__aeabi_ddiv>
20006dd4:	463e      	mov	r6, r7
20006dd6:	f7fd fcdf 	bl	20004798 <__aeabi_d2iz>
20006dda:	4682      	mov	sl, r0
20006ddc:	f7fd fa64 	bl	200042a8 <__aeabi_i2d>
20006de0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006de4:	f7fd fac6 	bl	20004374 <__aeabi_dmul>
20006de8:	4602      	mov	r2, r0
20006dea:	460b      	mov	r3, r1
20006dec:	4620      	mov	r0, r4
20006dee:	4629      	mov	r1, r5
20006df0:	f7fd f90c 	bl	2000400c <__aeabi_dsub>
20006df4:	2200      	movs	r2, #0
20006df6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20006dfa:	f807 cc01 	strb.w	ip, [r7, #-1]
20006dfe:	3701      	adds	r7, #1
20006e00:	45c1      	cmp	r9, r8
20006e02:	f240 0300 	movw	r3, #0
20006e06:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006e0a:	d1d0      	bne.n	20006dae <_dtoa_r+0x606>
20006e0c:	4635      	mov	r5, r6
20006e0e:	465c      	mov	r4, fp
20006e10:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006e12:	4680      	mov	r8, r0
20006e14:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006e18:	4689      	mov	r9, r1
20006e1a:	4642      	mov	r2, r8
20006e1c:	464b      	mov	r3, r9
20006e1e:	4640      	mov	r0, r8
20006e20:	4649      	mov	r1, r9
20006e22:	f7fd f8f5 	bl	20004010 <__adddf3>
20006e26:	4680      	mov	r8, r0
20006e28:	4689      	mov	r9, r1
20006e2a:	4642      	mov	r2, r8
20006e2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006e30:	464b      	mov	r3, r9
20006e32:	f003 f86b 	bl	20009f0c <__aeabi_dcmplt>
20006e36:	b960      	cbnz	r0, 20006e52 <_dtoa_r+0x6aa>
20006e38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006e3c:	4642      	mov	r2, r8
20006e3e:	464b      	mov	r3, r9
20006e40:	f003 f85a 	bl	20009ef8 <__aeabi_dcmpeq>
20006e44:	2800      	cmp	r0, #0
20006e46:	f000 8190 	beq.w	2000716a <_dtoa_r+0x9c2>
20006e4a:	f01a 0f01 	tst.w	sl, #1
20006e4e:	f000 818c 	beq.w	2000716a <_dtoa_r+0x9c2>
20006e52:	9910      	ldr	r1, [sp, #64]	; 0x40
20006e54:	e000      	b.n	20006e58 <_dtoa_r+0x6b0>
20006e56:	461d      	mov	r5, r3
20006e58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006e5c:	1e6b      	subs	r3, r5, #1
20006e5e:	2a39      	cmp	r2, #57	; 0x39
20006e60:	f040 8367 	bne.w	20007532 <_dtoa_r+0xd8a>
20006e64:	428b      	cmp	r3, r1
20006e66:	d1f6      	bne.n	20006e56 <_dtoa_r+0x6ae>
20006e68:	9910      	ldr	r1, [sp, #64]	; 0x40
20006e6a:	2330      	movs	r3, #48	; 0x30
20006e6c:	3601      	adds	r6, #1
20006e6e:	2231      	movs	r2, #49	; 0x31
20006e70:	700b      	strb	r3, [r1, #0]
20006e72:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006e74:	701a      	strb	r2, [r3, #0]
20006e76:	9612      	str	r6, [sp, #72]	; 0x48
20006e78:	e0b2      	b.n	20006fe0 <_dtoa_r+0x838>
20006e7a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006e7c:	2a00      	cmp	r2, #0
20006e7e:	f040 80df 	bne.w	20007040 <_dtoa_r+0x898>
20006e82:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006e84:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006e86:	920c      	str	r2, [sp, #48]	; 0x30
20006e88:	2d00      	cmp	r5, #0
20006e8a:	bfd4      	ite	le
20006e8c:	2300      	movle	r3, #0
20006e8e:	2301      	movgt	r3, #1
20006e90:	f1ba 0f00 	cmp.w	sl, #0
20006e94:	bfd4      	ite	le
20006e96:	2300      	movle	r3, #0
20006e98:	f003 0301 	andgt.w	r3, r3, #1
20006e9c:	b14b      	cbz	r3, 20006eb2 <_dtoa_r+0x70a>
20006e9e:	45aa      	cmp	sl, r5
20006ea0:	bfb4      	ite	lt
20006ea2:	4653      	movlt	r3, sl
20006ea4:	462b      	movge	r3, r5
20006ea6:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006ea8:	ebc3 0a0a 	rsb	sl, r3, sl
20006eac:	1aed      	subs	r5, r5, r3
20006eae:	1ac0      	subs	r0, r0, r3
20006eb0:	900f      	str	r0, [sp, #60]	; 0x3c
20006eb2:	9915      	ldr	r1, [sp, #84]	; 0x54
20006eb4:	2900      	cmp	r1, #0
20006eb6:	dd1c      	ble.n	20006ef2 <_dtoa_r+0x74a>
20006eb8:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006eba:	2a00      	cmp	r2, #0
20006ebc:	f000 82e9 	beq.w	20007492 <_dtoa_r+0xcea>
20006ec0:	2f00      	cmp	r7, #0
20006ec2:	dd12      	ble.n	20006eea <_dtoa_r+0x742>
20006ec4:	990c      	ldr	r1, [sp, #48]	; 0x30
20006ec6:	463a      	mov	r2, r7
20006ec8:	4620      	mov	r0, r4
20006eca:	f002 f96b 	bl	200091a4 <__pow5mult>
20006ece:	465a      	mov	r2, fp
20006ed0:	900c      	str	r0, [sp, #48]	; 0x30
20006ed2:	4620      	mov	r0, r4
20006ed4:	990c      	ldr	r1, [sp, #48]	; 0x30
20006ed6:	f002 f87d 	bl	20008fd4 <__multiply>
20006eda:	4659      	mov	r1, fp
20006edc:	4603      	mov	r3, r0
20006ede:	4620      	mov	r0, r4
20006ee0:	9303      	str	r3, [sp, #12]
20006ee2:	f001 fee3 	bl	20008cac <_Bfree>
20006ee6:	9b03      	ldr	r3, [sp, #12]
20006ee8:	469b      	mov	fp, r3
20006eea:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006eec:	1bda      	subs	r2, r3, r7
20006eee:	f040 8311 	bne.w	20007514 <_dtoa_r+0xd6c>
20006ef2:	2101      	movs	r1, #1
20006ef4:	4620      	mov	r0, r4
20006ef6:	f002 f907 	bl	20009108 <__i2b>
20006efa:	9006      	str	r0, [sp, #24]
20006efc:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006efe:	2800      	cmp	r0, #0
20006f00:	dd05      	ble.n	20006f0e <_dtoa_r+0x766>
20006f02:	9906      	ldr	r1, [sp, #24]
20006f04:	4620      	mov	r0, r4
20006f06:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006f08:	f002 f94c 	bl	200091a4 <__pow5mult>
20006f0c:	9006      	str	r0, [sp, #24]
20006f0e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006f10:	2901      	cmp	r1, #1
20006f12:	f340 810a 	ble.w	2000712a <_dtoa_r+0x982>
20006f16:	2700      	movs	r7, #0
20006f18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006f1a:	2b00      	cmp	r3, #0
20006f1c:	f040 8261 	bne.w	200073e2 <_dtoa_r+0xc3a>
20006f20:	2301      	movs	r3, #1
20006f22:	4453      	add	r3, sl
20006f24:	f013 031f 	ands.w	r3, r3, #31
20006f28:	f040 812a 	bne.w	20007180 <_dtoa_r+0x9d8>
20006f2c:	231c      	movs	r3, #28
20006f2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006f30:	449a      	add	sl, r3
20006f32:	18ed      	adds	r5, r5, r3
20006f34:	18d2      	adds	r2, r2, r3
20006f36:	920f      	str	r2, [sp, #60]	; 0x3c
20006f38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006f3a:	2b00      	cmp	r3, #0
20006f3c:	dd05      	ble.n	20006f4a <_dtoa_r+0x7a2>
20006f3e:	4659      	mov	r1, fp
20006f40:	461a      	mov	r2, r3
20006f42:	4620      	mov	r0, r4
20006f44:	f001 ffe8 	bl	20008f18 <__lshift>
20006f48:	4683      	mov	fp, r0
20006f4a:	f1ba 0f00 	cmp.w	sl, #0
20006f4e:	dd05      	ble.n	20006f5c <_dtoa_r+0x7b4>
20006f50:	9906      	ldr	r1, [sp, #24]
20006f52:	4652      	mov	r2, sl
20006f54:	4620      	mov	r0, r4
20006f56:	f001 ffdf 	bl	20008f18 <__lshift>
20006f5a:	9006      	str	r0, [sp, #24]
20006f5c:	9818      	ldr	r0, [sp, #96]	; 0x60
20006f5e:	2800      	cmp	r0, #0
20006f60:	f040 8229 	bne.w	200073b6 <_dtoa_r+0xc0e>
20006f64:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006f66:	9908      	ldr	r1, [sp, #32]
20006f68:	2802      	cmp	r0, #2
20006f6a:	bfd4      	ite	le
20006f6c:	2300      	movle	r3, #0
20006f6e:	2301      	movgt	r3, #1
20006f70:	2900      	cmp	r1, #0
20006f72:	bfcc      	ite	gt
20006f74:	2300      	movgt	r3, #0
20006f76:	f003 0301 	andle.w	r3, r3, #1
20006f7a:	2b00      	cmp	r3, #0
20006f7c:	f000 810c 	beq.w	20007198 <_dtoa_r+0x9f0>
20006f80:	2900      	cmp	r1, #0
20006f82:	f040 808c 	bne.w	2000709e <_dtoa_r+0x8f6>
20006f86:	2205      	movs	r2, #5
20006f88:	9906      	ldr	r1, [sp, #24]
20006f8a:	9b08      	ldr	r3, [sp, #32]
20006f8c:	4620      	mov	r0, r4
20006f8e:	f002 f8c5 	bl	2000911c <__multadd>
20006f92:	9006      	str	r0, [sp, #24]
20006f94:	4658      	mov	r0, fp
20006f96:	9906      	ldr	r1, [sp, #24]
20006f98:	f001 fd4e 	bl	20008a38 <__mcmp>
20006f9c:	2800      	cmp	r0, #0
20006f9e:	dd7e      	ble.n	2000709e <_dtoa_r+0x8f6>
20006fa0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006fa2:	3601      	adds	r6, #1
20006fa4:	2700      	movs	r7, #0
20006fa6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006faa:	2331      	movs	r3, #49	; 0x31
20006fac:	f805 3b01 	strb.w	r3, [r5], #1
20006fb0:	9906      	ldr	r1, [sp, #24]
20006fb2:	4620      	mov	r0, r4
20006fb4:	f001 fe7a 	bl	20008cac <_Bfree>
20006fb8:	f1ba 0f00 	cmp.w	sl, #0
20006fbc:	f000 80d5 	beq.w	2000716a <_dtoa_r+0x9c2>
20006fc0:	1e3b      	subs	r3, r7, #0
20006fc2:	bf18      	it	ne
20006fc4:	2301      	movne	r3, #1
20006fc6:	4557      	cmp	r7, sl
20006fc8:	bf0c      	ite	eq
20006fca:	2300      	moveq	r3, #0
20006fcc:	f003 0301 	andne.w	r3, r3, #1
20006fd0:	2b00      	cmp	r3, #0
20006fd2:	f040 80d0 	bne.w	20007176 <_dtoa_r+0x9ce>
20006fd6:	4651      	mov	r1, sl
20006fd8:	4620      	mov	r0, r4
20006fda:	f001 fe67 	bl	20008cac <_Bfree>
20006fde:	9612      	str	r6, [sp, #72]	; 0x48
20006fe0:	4620      	mov	r0, r4
20006fe2:	4659      	mov	r1, fp
20006fe4:	f001 fe62 	bl	20008cac <_Bfree>
20006fe8:	9a12      	ldr	r2, [sp, #72]	; 0x48
20006fea:	1c53      	adds	r3, r2, #1
20006fec:	2200      	movs	r2, #0
20006fee:	702a      	strb	r2, [r5, #0]
20006ff0:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006ff2:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006ff4:	6003      	str	r3, [r0, #0]
20006ff6:	2900      	cmp	r1, #0
20006ff8:	f000 81d4 	beq.w	200073a4 <_dtoa_r+0xbfc>
20006ffc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006ffe:	9810      	ldr	r0, [sp, #64]	; 0x40
20007000:	6015      	str	r5, [r2, #0]
20007002:	e412      	b.n	2000682a <_dtoa_r+0x82>
20007004:	2010      	movs	r0, #16
20007006:	f001 f889 	bl	2000811c <malloc>
2000700a:	60c6      	str	r6, [r0, #12]
2000700c:	6046      	str	r6, [r0, #4]
2000700e:	6086      	str	r6, [r0, #8]
20007010:	6006      	str	r6, [r0, #0]
20007012:	4606      	mov	r6, r0
20007014:	6260      	str	r0, [r4, #36]	; 0x24
20007016:	f7ff bbd2 	b.w	200067be <_dtoa_r+0x16>
2000701a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000701c:	4271      	negs	r1, r6
2000701e:	2200      	movs	r2, #0
20007020:	9115      	str	r1, [sp, #84]	; 0x54
20007022:	1b80      	subs	r0, r0, r6
20007024:	9217      	str	r2, [sp, #92]	; 0x5c
20007026:	900f      	str	r0, [sp, #60]	; 0x3c
20007028:	e48a      	b.n	20006940 <_dtoa_r+0x198>
2000702a:	2100      	movs	r1, #0
2000702c:	3e01      	subs	r6, #1
2000702e:	9118      	str	r1, [sp, #96]	; 0x60
20007030:	e472      	b.n	20006918 <_dtoa_r+0x170>
20007032:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20007036:	f04f 0802 	mov.w	r8, #2
2000703a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000703e:	e521      	b.n	20006a84 <_dtoa_r+0x2dc>
20007040:	982a      	ldr	r0, [sp, #168]	; 0xa8
20007042:	2801      	cmp	r0, #1
20007044:	f340 826c 	ble.w	20007520 <_dtoa_r+0xd78>
20007048:	9a08      	ldr	r2, [sp, #32]
2000704a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000704c:	1e53      	subs	r3, r2, #1
2000704e:	4298      	cmp	r0, r3
20007050:	f2c0 8258 	blt.w	20007504 <_dtoa_r+0xd5c>
20007054:	1ac7      	subs	r7, r0, r3
20007056:	9b08      	ldr	r3, [sp, #32]
20007058:	2b00      	cmp	r3, #0
2000705a:	bfa8      	it	ge
2000705c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000705e:	f2c0 8273 	blt.w	20007548 <_dtoa_r+0xda0>
20007062:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007064:	4620      	mov	r0, r4
20007066:	2101      	movs	r1, #1
20007068:	449a      	add	sl, r3
2000706a:	18d2      	adds	r2, r2, r3
2000706c:	920f      	str	r2, [sp, #60]	; 0x3c
2000706e:	f002 f84b 	bl	20009108 <__i2b>
20007072:	900c      	str	r0, [sp, #48]	; 0x30
20007074:	e708      	b.n	20006e88 <_dtoa_r+0x6e0>
20007076:	9b08      	ldr	r3, [sp, #32]
20007078:	b973      	cbnz	r3, 20007098 <_dtoa_r+0x8f0>
2000707a:	f240 0300 	movw	r3, #0
2000707e:	2200      	movs	r2, #0
20007080:	f2c4 0314 	movt	r3, #16404	; 0x4014
20007084:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20007088:	f7fd f974 	bl	20004374 <__aeabi_dmul>
2000708c:	4642      	mov	r2, r8
2000708e:	464b      	mov	r3, r9
20007090:	f002 ff50 	bl	20009f34 <__aeabi_dcmpge>
20007094:	2800      	cmp	r0, #0
20007096:	d06a      	beq.n	2000716e <_dtoa_r+0x9c6>
20007098:	2200      	movs	r2, #0
2000709a:	9206      	str	r2, [sp, #24]
2000709c:	920c      	str	r2, [sp, #48]	; 0x30
2000709e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200070a0:	2700      	movs	r7, #0
200070a2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200070a6:	43de      	mvns	r6, r3
200070a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200070aa:	e781      	b.n	20006fb0 <_dtoa_r+0x808>
200070ac:	2100      	movs	r1, #0
200070ae:	9116      	str	r1, [sp, #88]	; 0x58
200070b0:	982b      	ldr	r0, [sp, #172]	; 0xac
200070b2:	2800      	cmp	r0, #0
200070b4:	f340 819f 	ble.w	200073f6 <_dtoa_r+0xc4e>
200070b8:	982b      	ldr	r0, [sp, #172]	; 0xac
200070ba:	4601      	mov	r1, r0
200070bc:	9011      	str	r0, [sp, #68]	; 0x44
200070be:	9008      	str	r0, [sp, #32]
200070c0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200070c2:	2200      	movs	r2, #0
200070c4:	2917      	cmp	r1, #23
200070c6:	606a      	str	r2, [r5, #4]
200070c8:	f240 82ab 	bls.w	20007622 <_dtoa_r+0xe7a>
200070cc:	2304      	movs	r3, #4
200070ce:	005b      	lsls	r3, r3, #1
200070d0:	3201      	adds	r2, #1
200070d2:	f103 0014 	add.w	r0, r3, #20
200070d6:	4288      	cmp	r0, r1
200070d8:	d9f9      	bls.n	200070ce <_dtoa_r+0x926>
200070da:	9b08      	ldr	r3, [sp, #32]
200070dc:	606a      	str	r2, [r5, #4]
200070de:	2b0e      	cmp	r3, #14
200070e0:	bf8c      	ite	hi
200070e2:	2700      	movhi	r7, #0
200070e4:	f007 0701 	andls.w	r7, r7, #1
200070e8:	e49d      	b.n	20006a26 <_dtoa_r+0x27e>
200070ea:	2201      	movs	r2, #1
200070ec:	9216      	str	r2, [sp, #88]	; 0x58
200070ee:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200070f0:	18f3      	adds	r3, r6, r3
200070f2:	9311      	str	r3, [sp, #68]	; 0x44
200070f4:	1c59      	adds	r1, r3, #1
200070f6:	2900      	cmp	r1, #0
200070f8:	bfc8      	it	gt
200070fa:	9108      	strgt	r1, [sp, #32]
200070fc:	dce0      	bgt.n	200070c0 <_dtoa_r+0x918>
200070fe:	290e      	cmp	r1, #14
20007100:	bf8c      	ite	hi
20007102:	2700      	movhi	r7, #0
20007104:	f007 0701 	andls.w	r7, r7, #1
20007108:	9108      	str	r1, [sp, #32]
2000710a:	e489      	b.n	20006a20 <_dtoa_r+0x278>
2000710c:	2301      	movs	r3, #1
2000710e:	9316      	str	r3, [sp, #88]	; 0x58
20007110:	e7ce      	b.n	200070b0 <_dtoa_r+0x908>
20007112:	2200      	movs	r2, #0
20007114:	9216      	str	r2, [sp, #88]	; 0x58
20007116:	e7ea      	b.n	200070ee <_dtoa_r+0x946>
20007118:	f04f 33ff 	mov.w	r3, #4294967295
2000711c:	2700      	movs	r7, #0
2000711e:	2001      	movs	r0, #1
20007120:	9311      	str	r3, [sp, #68]	; 0x44
20007122:	9016      	str	r0, [sp, #88]	; 0x58
20007124:	9308      	str	r3, [sp, #32]
20007126:	972b      	str	r7, [sp, #172]	; 0xac
20007128:	e47a      	b.n	20006a20 <_dtoa_r+0x278>
2000712a:	f1b8 0f00 	cmp.w	r8, #0
2000712e:	f47f aef2 	bne.w	20006f16 <_dtoa_r+0x76e>
20007132:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20007136:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000713a:	2b00      	cmp	r3, #0
2000713c:	f47f aeeb 	bne.w	20006f16 <_dtoa_r+0x76e>
20007140:	f240 0300 	movw	r3, #0
20007144:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007148:	ea09 0303 	and.w	r3, r9, r3
2000714c:	2b00      	cmp	r3, #0
2000714e:	f43f aee2 	beq.w	20006f16 <_dtoa_r+0x76e>
20007152:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007154:	f10a 0a01 	add.w	sl, sl, #1
20007158:	2701      	movs	r7, #1
2000715a:	3201      	adds	r2, #1
2000715c:	920f      	str	r2, [sp, #60]	; 0x3c
2000715e:	e6db      	b.n	20006f18 <_dtoa_r+0x770>
20007160:	4635      	mov	r5, r6
20007162:	465c      	mov	r4, fp
20007164:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20007166:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000716a:	9612      	str	r6, [sp, #72]	; 0x48
2000716c:	e738      	b.n	20006fe0 <_dtoa_r+0x838>
2000716e:	2000      	movs	r0, #0
20007170:	9006      	str	r0, [sp, #24]
20007172:	900c      	str	r0, [sp, #48]	; 0x30
20007174:	e714      	b.n	20006fa0 <_dtoa_r+0x7f8>
20007176:	4639      	mov	r1, r7
20007178:	4620      	mov	r0, r4
2000717a:	f001 fd97 	bl	20008cac <_Bfree>
2000717e:	e72a      	b.n	20006fd6 <_dtoa_r+0x82e>
20007180:	f1c3 0320 	rsb	r3, r3, #32
20007184:	2b04      	cmp	r3, #4
20007186:	f340 8254 	ble.w	20007632 <_dtoa_r+0xe8a>
2000718a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000718c:	3b04      	subs	r3, #4
2000718e:	449a      	add	sl, r3
20007190:	18ed      	adds	r5, r5, r3
20007192:	18c9      	adds	r1, r1, r3
20007194:	910f      	str	r1, [sp, #60]	; 0x3c
20007196:	e6cf      	b.n	20006f38 <_dtoa_r+0x790>
20007198:	9916      	ldr	r1, [sp, #88]	; 0x58
2000719a:	2900      	cmp	r1, #0
2000719c:	f000 8131 	beq.w	20007402 <_dtoa_r+0xc5a>
200071a0:	2d00      	cmp	r5, #0
200071a2:	dd05      	ble.n	200071b0 <_dtoa_r+0xa08>
200071a4:	990c      	ldr	r1, [sp, #48]	; 0x30
200071a6:	462a      	mov	r2, r5
200071a8:	4620      	mov	r0, r4
200071aa:	f001 feb5 	bl	20008f18 <__lshift>
200071ae:	900c      	str	r0, [sp, #48]	; 0x30
200071b0:	2f00      	cmp	r7, #0
200071b2:	f040 81ea 	bne.w	2000758a <_dtoa_r+0xde2>
200071b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200071ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
200071bc:	2301      	movs	r3, #1
200071be:	f008 0001 	and.w	r0, r8, #1
200071c2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200071c4:	9011      	str	r0, [sp, #68]	; 0x44
200071c6:	950f      	str	r5, [sp, #60]	; 0x3c
200071c8:	461d      	mov	r5, r3
200071ca:	960c      	str	r6, [sp, #48]	; 0x30
200071cc:	9906      	ldr	r1, [sp, #24]
200071ce:	4658      	mov	r0, fp
200071d0:	f7ff fa5a 	bl	20006688 <quorem>
200071d4:	4639      	mov	r1, r7
200071d6:	3030      	adds	r0, #48	; 0x30
200071d8:	900b      	str	r0, [sp, #44]	; 0x2c
200071da:	4658      	mov	r0, fp
200071dc:	f001 fc2c 	bl	20008a38 <__mcmp>
200071e0:	9906      	ldr	r1, [sp, #24]
200071e2:	4652      	mov	r2, sl
200071e4:	4606      	mov	r6, r0
200071e6:	4620      	mov	r0, r4
200071e8:	f001 fe1a 	bl	20008e20 <__mdiff>
200071ec:	68c3      	ldr	r3, [r0, #12]
200071ee:	4680      	mov	r8, r0
200071f0:	2b00      	cmp	r3, #0
200071f2:	d03d      	beq.n	20007270 <_dtoa_r+0xac8>
200071f4:	f04f 0901 	mov.w	r9, #1
200071f8:	4641      	mov	r1, r8
200071fa:	4620      	mov	r0, r4
200071fc:	f001 fd56 	bl	20008cac <_Bfree>
20007200:	992a      	ldr	r1, [sp, #168]	; 0xa8
20007202:	ea59 0101 	orrs.w	r1, r9, r1
20007206:	d103      	bne.n	20007210 <_dtoa_r+0xa68>
20007208:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000720a:	2a00      	cmp	r2, #0
2000720c:	f000 81eb 	beq.w	200075e6 <_dtoa_r+0xe3e>
20007210:	2e00      	cmp	r6, #0
20007212:	f2c0 819e 	blt.w	20007552 <_dtoa_r+0xdaa>
20007216:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20007218:	4332      	orrs	r2, r6
2000721a:	d103      	bne.n	20007224 <_dtoa_r+0xa7c>
2000721c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000721e:	2b00      	cmp	r3, #0
20007220:	f000 8197 	beq.w	20007552 <_dtoa_r+0xdaa>
20007224:	f1b9 0f00 	cmp.w	r9, #0
20007228:	f300 81ce 	bgt.w	200075c8 <_dtoa_r+0xe20>
2000722c:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000722e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007230:	f801 2b01 	strb.w	r2, [r1], #1
20007234:	9b08      	ldr	r3, [sp, #32]
20007236:	910f      	str	r1, [sp, #60]	; 0x3c
20007238:	429d      	cmp	r5, r3
2000723a:	f000 81c2 	beq.w	200075c2 <_dtoa_r+0xe1a>
2000723e:	4659      	mov	r1, fp
20007240:	220a      	movs	r2, #10
20007242:	2300      	movs	r3, #0
20007244:	4620      	mov	r0, r4
20007246:	f001 ff69 	bl	2000911c <__multadd>
2000724a:	4557      	cmp	r7, sl
2000724c:	4639      	mov	r1, r7
2000724e:	4683      	mov	fp, r0
20007250:	d014      	beq.n	2000727c <_dtoa_r+0xad4>
20007252:	220a      	movs	r2, #10
20007254:	2300      	movs	r3, #0
20007256:	4620      	mov	r0, r4
20007258:	3501      	adds	r5, #1
2000725a:	f001 ff5f 	bl	2000911c <__multadd>
2000725e:	4651      	mov	r1, sl
20007260:	220a      	movs	r2, #10
20007262:	2300      	movs	r3, #0
20007264:	4607      	mov	r7, r0
20007266:	4620      	mov	r0, r4
20007268:	f001 ff58 	bl	2000911c <__multadd>
2000726c:	4682      	mov	sl, r0
2000726e:	e7ad      	b.n	200071cc <_dtoa_r+0xa24>
20007270:	4658      	mov	r0, fp
20007272:	4641      	mov	r1, r8
20007274:	f001 fbe0 	bl	20008a38 <__mcmp>
20007278:	4681      	mov	r9, r0
2000727a:	e7bd      	b.n	200071f8 <_dtoa_r+0xa50>
2000727c:	4620      	mov	r0, r4
2000727e:	220a      	movs	r2, #10
20007280:	2300      	movs	r3, #0
20007282:	3501      	adds	r5, #1
20007284:	f001 ff4a 	bl	2000911c <__multadd>
20007288:	4607      	mov	r7, r0
2000728a:	4682      	mov	sl, r0
2000728c:	e79e      	b.n	200071cc <_dtoa_r+0xa24>
2000728e:	9612      	str	r6, [sp, #72]	; 0x48
20007290:	f8dd c020 	ldr.w	ip, [sp, #32]
20007294:	e459      	b.n	20006b4a <_dtoa_r+0x3a2>
20007296:	4275      	negs	r5, r6
20007298:	2d00      	cmp	r5, #0
2000729a:	f040 8101 	bne.w	200074a0 <_dtoa_r+0xcf8>
2000729e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200072a2:	f04f 0802 	mov.w	r8, #2
200072a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200072aa:	e40c      	b.n	20006ac6 <_dtoa_r+0x31e>
200072ac:	f64a 11d8 	movw	r1, #43480	; 0xa9d8
200072b0:	4642      	mov	r2, r8
200072b2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200072b6:	464b      	mov	r3, r9
200072b8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
200072bc:	f8cd c00c 	str.w	ip, [sp, #12]
200072c0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200072c2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200072c6:	f7fd f855 	bl	20004374 <__aeabi_dmul>
200072ca:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
200072ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200072d2:	f7fd fa61 	bl	20004798 <__aeabi_d2iz>
200072d6:	4607      	mov	r7, r0
200072d8:	f7fc ffe6 	bl	200042a8 <__aeabi_i2d>
200072dc:	460b      	mov	r3, r1
200072de:	4602      	mov	r2, r0
200072e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200072e4:	f7fc fe92 	bl	2000400c <__aeabi_dsub>
200072e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
200072ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200072f0:	f805 3b01 	strb.w	r3, [r5], #1
200072f4:	f8dd c00c 	ldr.w	ip, [sp, #12]
200072f8:	f1bc 0f01 	cmp.w	ip, #1
200072fc:	d029      	beq.n	20007352 <_dtoa_r+0xbaa>
200072fe:	46d1      	mov	r9, sl
20007300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007304:	46b2      	mov	sl, r6
20007306:	9e10      	ldr	r6, [sp, #64]	; 0x40
20007308:	951c      	str	r5, [sp, #112]	; 0x70
2000730a:	2701      	movs	r7, #1
2000730c:	4665      	mov	r5, ip
2000730e:	46a0      	mov	r8, r4
20007310:	f240 0300 	movw	r3, #0
20007314:	2200      	movs	r2, #0
20007316:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000731a:	f7fd f82b 	bl	20004374 <__aeabi_dmul>
2000731e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007322:	f7fd fa39 	bl	20004798 <__aeabi_d2iz>
20007326:	4604      	mov	r4, r0
20007328:	f7fc ffbe 	bl	200042a8 <__aeabi_i2d>
2000732c:	3430      	adds	r4, #48	; 0x30
2000732e:	4602      	mov	r2, r0
20007330:	460b      	mov	r3, r1
20007332:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007336:	f7fc fe69 	bl	2000400c <__aeabi_dsub>
2000733a:	55f4      	strb	r4, [r6, r7]
2000733c:	3701      	adds	r7, #1
2000733e:	42af      	cmp	r7, r5
20007340:	d1e6      	bne.n	20007310 <_dtoa_r+0xb68>
20007342:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20007344:	3f01      	subs	r7, #1
20007346:	4656      	mov	r6, sl
20007348:	4644      	mov	r4, r8
2000734a:	46ca      	mov	sl, r9
2000734c:	19ed      	adds	r5, r5, r7
2000734e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007352:	f240 0300 	movw	r3, #0
20007356:	2200      	movs	r2, #0
20007358:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
2000735c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20007360:	f7fc fe56 	bl	20004010 <__adddf3>
20007364:	4602      	mov	r2, r0
20007366:	460b      	mov	r3, r1
20007368:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000736c:	f002 fdec 	bl	20009f48 <__aeabi_dcmpgt>
20007370:	b9f0      	cbnz	r0, 200073b0 <_dtoa_r+0xc08>
20007372:	f240 0100 	movw	r1, #0
20007376:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
2000737a:	2000      	movs	r0, #0
2000737c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20007380:	f7fc fe44 	bl	2000400c <__aeabi_dsub>
20007384:	4602      	mov	r2, r0
20007386:	460b      	mov	r3, r1
20007388:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000738c:	f002 fdbe 	bl	20009f0c <__aeabi_dcmplt>
20007390:	2800      	cmp	r0, #0
20007392:	f43f acac 	beq.w	20006cee <_dtoa_r+0x546>
20007396:	462b      	mov	r3, r5
20007398:	461d      	mov	r5, r3
2000739a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000739e:	2a30      	cmp	r2, #48	; 0x30
200073a0:	d0fa      	beq.n	20007398 <_dtoa_r+0xbf0>
200073a2:	e61d      	b.n	20006fe0 <_dtoa_r+0x838>
200073a4:	9810      	ldr	r0, [sp, #64]	; 0x40
200073a6:	f7ff ba40 	b.w	2000682a <_dtoa_r+0x82>
200073aa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200073ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200073b0:	9e12      	ldr	r6, [sp, #72]	; 0x48
200073b2:	9910      	ldr	r1, [sp, #64]	; 0x40
200073b4:	e550      	b.n	20006e58 <_dtoa_r+0x6b0>
200073b6:	4658      	mov	r0, fp
200073b8:	9906      	ldr	r1, [sp, #24]
200073ba:	f001 fb3d 	bl	20008a38 <__mcmp>
200073be:	2800      	cmp	r0, #0
200073c0:	f6bf add0 	bge.w	20006f64 <_dtoa_r+0x7bc>
200073c4:	4659      	mov	r1, fp
200073c6:	4620      	mov	r0, r4
200073c8:	220a      	movs	r2, #10
200073ca:	2300      	movs	r3, #0
200073cc:	f001 fea6 	bl	2000911c <__multadd>
200073d0:	9916      	ldr	r1, [sp, #88]	; 0x58
200073d2:	3e01      	subs	r6, #1
200073d4:	4683      	mov	fp, r0
200073d6:	2900      	cmp	r1, #0
200073d8:	f040 8119 	bne.w	2000760e <_dtoa_r+0xe66>
200073dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
200073de:	9208      	str	r2, [sp, #32]
200073e0:	e5c0      	b.n	20006f64 <_dtoa_r+0x7bc>
200073e2:	9806      	ldr	r0, [sp, #24]
200073e4:	6903      	ldr	r3, [r0, #16]
200073e6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200073ea:	6918      	ldr	r0, [r3, #16]
200073ec:	f001 fad2 	bl	20008994 <__hi0bits>
200073f0:	f1c0 0320 	rsb	r3, r0, #32
200073f4:	e595      	b.n	20006f22 <_dtoa_r+0x77a>
200073f6:	2101      	movs	r1, #1
200073f8:	9111      	str	r1, [sp, #68]	; 0x44
200073fa:	9108      	str	r1, [sp, #32]
200073fc:	912b      	str	r1, [sp, #172]	; 0xac
200073fe:	f7ff bb0f 	b.w	20006a20 <_dtoa_r+0x278>
20007402:	9d10      	ldr	r5, [sp, #64]	; 0x40
20007404:	46b1      	mov	r9, r6
20007406:	9f16      	ldr	r7, [sp, #88]	; 0x58
20007408:	46aa      	mov	sl, r5
2000740a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000740e:	9e08      	ldr	r6, [sp, #32]
20007410:	e002      	b.n	20007418 <_dtoa_r+0xc70>
20007412:	f001 fe83 	bl	2000911c <__multadd>
20007416:	4683      	mov	fp, r0
20007418:	4641      	mov	r1, r8
2000741a:	4658      	mov	r0, fp
2000741c:	f7ff f934 	bl	20006688 <quorem>
20007420:	3501      	adds	r5, #1
20007422:	220a      	movs	r2, #10
20007424:	2300      	movs	r3, #0
20007426:	4659      	mov	r1, fp
20007428:	f100 0c30 	add.w	ip, r0, #48	; 0x30
2000742c:	f80a c007 	strb.w	ip, [sl, r7]
20007430:	3701      	adds	r7, #1
20007432:	4620      	mov	r0, r4
20007434:	42be      	cmp	r6, r7
20007436:	dcec      	bgt.n	20007412 <_dtoa_r+0xc6a>
20007438:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000743c:	464e      	mov	r6, r9
2000743e:	2700      	movs	r7, #0
20007440:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007444:	4659      	mov	r1, fp
20007446:	2201      	movs	r2, #1
20007448:	4620      	mov	r0, r4
2000744a:	f001 fd65 	bl	20008f18 <__lshift>
2000744e:	9906      	ldr	r1, [sp, #24]
20007450:	4683      	mov	fp, r0
20007452:	f001 faf1 	bl	20008a38 <__mcmp>
20007456:	2800      	cmp	r0, #0
20007458:	dd0f      	ble.n	2000747a <_dtoa_r+0xcd2>
2000745a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000745c:	e000      	b.n	20007460 <_dtoa_r+0xcb8>
2000745e:	461d      	mov	r5, r3
20007460:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20007464:	1e6b      	subs	r3, r5, #1
20007466:	2a39      	cmp	r2, #57	; 0x39
20007468:	f040 808c 	bne.w	20007584 <_dtoa_r+0xddc>
2000746c:	428b      	cmp	r3, r1
2000746e:	d1f6      	bne.n	2000745e <_dtoa_r+0xcb6>
20007470:	9910      	ldr	r1, [sp, #64]	; 0x40
20007472:	2331      	movs	r3, #49	; 0x31
20007474:	3601      	adds	r6, #1
20007476:	700b      	strb	r3, [r1, #0]
20007478:	e59a      	b.n	20006fb0 <_dtoa_r+0x808>
2000747a:	d103      	bne.n	20007484 <_dtoa_r+0xcdc>
2000747c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000747e:	f010 0f01 	tst.w	r0, #1
20007482:	d1ea      	bne.n	2000745a <_dtoa_r+0xcb2>
20007484:	462b      	mov	r3, r5
20007486:	461d      	mov	r5, r3
20007488:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000748c:	2a30      	cmp	r2, #48	; 0x30
2000748e:	d0fa      	beq.n	20007486 <_dtoa_r+0xcde>
20007490:	e58e      	b.n	20006fb0 <_dtoa_r+0x808>
20007492:	4659      	mov	r1, fp
20007494:	9a15      	ldr	r2, [sp, #84]	; 0x54
20007496:	4620      	mov	r0, r4
20007498:	f001 fe84 	bl	200091a4 <__pow5mult>
2000749c:	4683      	mov	fp, r0
2000749e:	e528      	b.n	20006ef2 <_dtoa_r+0x74a>
200074a0:	f005 030f 	and.w	r3, r5, #15
200074a4:	f64a 12d8 	movw	r2, #43480	; 0xa9d8
200074a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200074ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200074b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
200074b4:	e9d3 2300 	ldrd	r2, r3, [r3]
200074b8:	f7fc ff5c 	bl	20004374 <__aeabi_dmul>
200074bc:	112d      	asrs	r5, r5, #4
200074be:	bf08      	it	eq
200074c0:	f04f 0802 	moveq.w	r8, #2
200074c4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200074c8:	f43f aafd 	beq.w	20006ac6 <_dtoa_r+0x31e>
200074cc:	f64a 27b0 	movw	r7, #43696	; 0xaab0
200074d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200074d4:	f04f 0802 	mov.w	r8, #2
200074d8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200074dc:	f015 0f01 	tst.w	r5, #1
200074e0:	4610      	mov	r0, r2
200074e2:	4619      	mov	r1, r3
200074e4:	d007      	beq.n	200074f6 <_dtoa_r+0xd4e>
200074e6:	e9d7 2300 	ldrd	r2, r3, [r7]
200074ea:	f108 0801 	add.w	r8, r8, #1
200074ee:	f7fc ff41 	bl	20004374 <__aeabi_dmul>
200074f2:	4602      	mov	r2, r0
200074f4:	460b      	mov	r3, r1
200074f6:	3708      	adds	r7, #8
200074f8:	106d      	asrs	r5, r5, #1
200074fa:	d1ef      	bne.n	200074dc <_dtoa_r+0xd34>
200074fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20007500:	f7ff bae1 	b.w	20006ac6 <_dtoa_r+0x31e>
20007504:	9915      	ldr	r1, [sp, #84]	; 0x54
20007506:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20007508:	1a5b      	subs	r3, r3, r1
2000750a:	18c9      	adds	r1, r1, r3
2000750c:	18d2      	adds	r2, r2, r3
2000750e:	9115      	str	r1, [sp, #84]	; 0x54
20007510:	9217      	str	r2, [sp, #92]	; 0x5c
20007512:	e5a0      	b.n	20007056 <_dtoa_r+0x8ae>
20007514:	4659      	mov	r1, fp
20007516:	4620      	mov	r0, r4
20007518:	f001 fe44 	bl	200091a4 <__pow5mult>
2000751c:	4683      	mov	fp, r0
2000751e:	e4e8      	b.n	20006ef2 <_dtoa_r+0x74a>
20007520:	9919      	ldr	r1, [sp, #100]	; 0x64
20007522:	2900      	cmp	r1, #0
20007524:	d047      	beq.n	200075b6 <_dtoa_r+0xe0e>
20007526:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000752a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000752c:	3303      	adds	r3, #3
2000752e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007530:	e597      	b.n	20007062 <_dtoa_r+0x8ba>
20007532:	3201      	adds	r2, #1
20007534:	b2d2      	uxtb	r2, r2
20007536:	e49d      	b.n	20006e74 <_dtoa_r+0x6cc>
20007538:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000753c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20007540:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20007542:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20007544:	f7ff bbd3 	b.w	20006cee <_dtoa_r+0x546>
20007548:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000754a:	2300      	movs	r3, #0
2000754c:	9808      	ldr	r0, [sp, #32]
2000754e:	1a0d      	subs	r5, r1, r0
20007550:	e587      	b.n	20007062 <_dtoa_r+0x8ba>
20007552:	f1b9 0f00 	cmp.w	r9, #0
20007556:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007558:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000755a:	dd0f      	ble.n	2000757c <_dtoa_r+0xdd4>
2000755c:	4659      	mov	r1, fp
2000755e:	2201      	movs	r2, #1
20007560:	4620      	mov	r0, r4
20007562:	f001 fcd9 	bl	20008f18 <__lshift>
20007566:	9906      	ldr	r1, [sp, #24]
20007568:	4683      	mov	fp, r0
2000756a:	f001 fa65 	bl	20008a38 <__mcmp>
2000756e:	2800      	cmp	r0, #0
20007570:	dd47      	ble.n	20007602 <_dtoa_r+0xe5a>
20007572:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007574:	2939      	cmp	r1, #57	; 0x39
20007576:	d031      	beq.n	200075dc <_dtoa_r+0xe34>
20007578:	3101      	adds	r1, #1
2000757a:	910b      	str	r1, [sp, #44]	; 0x2c
2000757c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000757e:	f805 2b01 	strb.w	r2, [r5], #1
20007582:	e515      	b.n	20006fb0 <_dtoa_r+0x808>
20007584:	3201      	adds	r2, #1
20007586:	701a      	strb	r2, [r3, #0]
20007588:	e512      	b.n	20006fb0 <_dtoa_r+0x808>
2000758a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000758c:	4620      	mov	r0, r4
2000758e:	6851      	ldr	r1, [r2, #4]
20007590:	f001 fba8 	bl	20008ce4 <_Balloc>
20007594:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20007596:	f103 010c 	add.w	r1, r3, #12
2000759a:	691a      	ldr	r2, [r3, #16]
2000759c:	3202      	adds	r2, #2
2000759e:	0092      	lsls	r2, r2, #2
200075a0:	4605      	mov	r5, r0
200075a2:	300c      	adds	r0, #12
200075a4:	f001 f8ce 	bl	20008744 <memcpy>
200075a8:	4620      	mov	r0, r4
200075aa:	4629      	mov	r1, r5
200075ac:	2201      	movs	r2, #1
200075ae:	f001 fcb3 	bl	20008f18 <__lshift>
200075b2:	4682      	mov	sl, r0
200075b4:	e601      	b.n	200071ba <_dtoa_r+0xa12>
200075b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200075b8:	9f15      	ldr	r7, [sp, #84]	; 0x54
200075ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200075bc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200075c0:	e54f      	b.n	20007062 <_dtoa_r+0x8ba>
200075c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200075c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200075c6:	e73d      	b.n	20007444 <_dtoa_r+0xc9c>
200075c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200075ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200075cc:	2b39      	cmp	r3, #57	; 0x39
200075ce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200075d0:	d004      	beq.n	200075dc <_dtoa_r+0xe34>
200075d2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200075d4:	1c43      	adds	r3, r0, #1
200075d6:	f805 3b01 	strb.w	r3, [r5], #1
200075da:	e4e9      	b.n	20006fb0 <_dtoa_r+0x808>
200075dc:	2339      	movs	r3, #57	; 0x39
200075de:	f805 3b01 	strb.w	r3, [r5], #1
200075e2:	9910      	ldr	r1, [sp, #64]	; 0x40
200075e4:	e73c      	b.n	20007460 <_dtoa_r+0xcb8>
200075e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200075e8:	4633      	mov	r3, r6
200075ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200075ec:	2839      	cmp	r0, #57	; 0x39
200075ee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200075f0:	d0f4      	beq.n	200075dc <_dtoa_r+0xe34>
200075f2:	2b00      	cmp	r3, #0
200075f4:	dd01      	ble.n	200075fa <_dtoa_r+0xe52>
200075f6:	3001      	adds	r0, #1
200075f8:	900b      	str	r0, [sp, #44]	; 0x2c
200075fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200075fc:	f805 1b01 	strb.w	r1, [r5], #1
20007600:	e4d6      	b.n	20006fb0 <_dtoa_r+0x808>
20007602:	d1bb      	bne.n	2000757c <_dtoa_r+0xdd4>
20007604:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007606:	f010 0f01 	tst.w	r0, #1
2000760a:	d0b7      	beq.n	2000757c <_dtoa_r+0xdd4>
2000760c:	e7b1      	b.n	20007572 <_dtoa_r+0xdca>
2000760e:	2300      	movs	r3, #0
20007610:	990c      	ldr	r1, [sp, #48]	; 0x30
20007612:	4620      	mov	r0, r4
20007614:	220a      	movs	r2, #10
20007616:	f001 fd81 	bl	2000911c <__multadd>
2000761a:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000761c:	9308      	str	r3, [sp, #32]
2000761e:	900c      	str	r0, [sp, #48]	; 0x30
20007620:	e4a0      	b.n	20006f64 <_dtoa_r+0x7bc>
20007622:	9908      	ldr	r1, [sp, #32]
20007624:	290e      	cmp	r1, #14
20007626:	bf8c      	ite	hi
20007628:	2700      	movhi	r7, #0
2000762a:	f007 0701 	andls.w	r7, r7, #1
2000762e:	f7ff b9fa 	b.w	20006a26 <_dtoa_r+0x27e>
20007632:	f43f ac81 	beq.w	20006f38 <_dtoa_r+0x790>
20007636:	331c      	adds	r3, #28
20007638:	e479      	b.n	20006f2e <_dtoa_r+0x786>
2000763a:	2701      	movs	r7, #1
2000763c:	f7ff b98a 	b.w	20006954 <_dtoa_r+0x1ac>

20007640 <_fflush_r>:
20007640:	690b      	ldr	r3, [r1, #16]
20007642:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007646:	460c      	mov	r4, r1
20007648:	4680      	mov	r8, r0
2000764a:	2b00      	cmp	r3, #0
2000764c:	d071      	beq.n	20007732 <_fflush_r+0xf2>
2000764e:	b110      	cbz	r0, 20007656 <_fflush_r+0x16>
20007650:	6983      	ldr	r3, [r0, #24]
20007652:	2b00      	cmp	r3, #0
20007654:	d078      	beq.n	20007748 <_fflush_r+0x108>
20007656:	f64a 1330 	movw	r3, #43312	; 0xa930
2000765a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000765e:	429c      	cmp	r4, r3
20007660:	bf08      	it	eq
20007662:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20007666:	d010      	beq.n	2000768a <_fflush_r+0x4a>
20007668:	f64a 1350 	movw	r3, #43344	; 0xa950
2000766c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007670:	429c      	cmp	r4, r3
20007672:	bf08      	it	eq
20007674:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20007678:	d007      	beq.n	2000768a <_fflush_r+0x4a>
2000767a:	f64a 1370 	movw	r3, #43376	; 0xa970
2000767e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007682:	429c      	cmp	r4, r3
20007684:	bf08      	it	eq
20007686:	f8d8 400c 	ldreq.w	r4, [r8, #12]
2000768a:	89a3      	ldrh	r3, [r4, #12]
2000768c:	b21a      	sxth	r2, r3
2000768e:	f012 0f08 	tst.w	r2, #8
20007692:	d135      	bne.n	20007700 <_fflush_r+0xc0>
20007694:	6862      	ldr	r2, [r4, #4]
20007696:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000769a:	81a3      	strh	r3, [r4, #12]
2000769c:	2a00      	cmp	r2, #0
2000769e:	dd5e      	ble.n	2000775e <_fflush_r+0x11e>
200076a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200076a2:	2e00      	cmp	r6, #0
200076a4:	d045      	beq.n	20007732 <_fflush_r+0xf2>
200076a6:	b29b      	uxth	r3, r3
200076a8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200076ac:	bf18      	it	ne
200076ae:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200076b0:	d059      	beq.n	20007766 <_fflush_r+0x126>
200076b2:	f013 0f04 	tst.w	r3, #4
200076b6:	d14a      	bne.n	2000774e <_fflush_r+0x10e>
200076b8:	2300      	movs	r3, #0
200076ba:	4640      	mov	r0, r8
200076bc:	6a21      	ldr	r1, [r4, #32]
200076be:	462a      	mov	r2, r5
200076c0:	47b0      	blx	r6
200076c2:	4285      	cmp	r5, r0
200076c4:	d138      	bne.n	20007738 <_fflush_r+0xf8>
200076c6:	89a1      	ldrh	r1, [r4, #12]
200076c8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200076cc:	6922      	ldr	r2, [r4, #16]
200076ce:	f2c0 0300 	movt	r3, #0
200076d2:	ea01 0303 	and.w	r3, r1, r3
200076d6:	2100      	movs	r1, #0
200076d8:	6061      	str	r1, [r4, #4]
200076da:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200076de:	6b61      	ldr	r1, [r4, #52]	; 0x34
200076e0:	81a3      	strh	r3, [r4, #12]
200076e2:	6022      	str	r2, [r4, #0]
200076e4:	bf18      	it	ne
200076e6:	6565      	strne	r5, [r4, #84]	; 0x54
200076e8:	b319      	cbz	r1, 20007732 <_fflush_r+0xf2>
200076ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
200076ee:	4299      	cmp	r1, r3
200076f0:	d002      	beq.n	200076f8 <_fflush_r+0xb8>
200076f2:	4640      	mov	r0, r8
200076f4:	f000 f998 	bl	20007a28 <_free_r>
200076f8:	2000      	movs	r0, #0
200076fa:	6360      	str	r0, [r4, #52]	; 0x34
200076fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007700:	6926      	ldr	r6, [r4, #16]
20007702:	b1b6      	cbz	r6, 20007732 <_fflush_r+0xf2>
20007704:	6825      	ldr	r5, [r4, #0]
20007706:	6026      	str	r6, [r4, #0]
20007708:	1bad      	subs	r5, r5, r6
2000770a:	f012 0f03 	tst.w	r2, #3
2000770e:	bf0c      	ite	eq
20007710:	6963      	ldreq	r3, [r4, #20]
20007712:	2300      	movne	r3, #0
20007714:	60a3      	str	r3, [r4, #8]
20007716:	e00a      	b.n	2000772e <_fflush_r+0xee>
20007718:	4632      	mov	r2, r6
2000771a:	462b      	mov	r3, r5
2000771c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000771e:	4640      	mov	r0, r8
20007720:	6a21      	ldr	r1, [r4, #32]
20007722:	47b8      	blx	r7
20007724:	2800      	cmp	r0, #0
20007726:	ebc0 0505 	rsb	r5, r0, r5
2000772a:	4406      	add	r6, r0
2000772c:	dd04      	ble.n	20007738 <_fflush_r+0xf8>
2000772e:	2d00      	cmp	r5, #0
20007730:	dcf2      	bgt.n	20007718 <_fflush_r+0xd8>
20007732:	2000      	movs	r0, #0
20007734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007738:	89a3      	ldrh	r3, [r4, #12]
2000773a:	f04f 30ff 	mov.w	r0, #4294967295
2000773e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007742:	81a3      	strh	r3, [r4, #12]
20007744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007748:	f000 f8ea 	bl	20007920 <__sinit>
2000774c:	e783      	b.n	20007656 <_fflush_r+0x16>
2000774e:	6862      	ldr	r2, [r4, #4]
20007750:	6b63      	ldr	r3, [r4, #52]	; 0x34
20007752:	1aad      	subs	r5, r5, r2
20007754:	2b00      	cmp	r3, #0
20007756:	d0af      	beq.n	200076b8 <_fflush_r+0x78>
20007758:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000775a:	1aed      	subs	r5, r5, r3
2000775c:	e7ac      	b.n	200076b8 <_fflush_r+0x78>
2000775e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20007760:	2a00      	cmp	r2, #0
20007762:	dc9d      	bgt.n	200076a0 <_fflush_r+0x60>
20007764:	e7e5      	b.n	20007732 <_fflush_r+0xf2>
20007766:	2301      	movs	r3, #1
20007768:	4640      	mov	r0, r8
2000776a:	6a21      	ldr	r1, [r4, #32]
2000776c:	47b0      	blx	r6
2000776e:	f1b0 3fff 	cmp.w	r0, #4294967295
20007772:	4605      	mov	r5, r0
20007774:	d002      	beq.n	2000777c <_fflush_r+0x13c>
20007776:	89a3      	ldrh	r3, [r4, #12]
20007778:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000777a:	e79a      	b.n	200076b2 <_fflush_r+0x72>
2000777c:	f8d8 3000 	ldr.w	r3, [r8]
20007780:	2b1d      	cmp	r3, #29
20007782:	d0d6      	beq.n	20007732 <_fflush_r+0xf2>
20007784:	89a3      	ldrh	r3, [r4, #12]
20007786:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000778a:	81a3      	strh	r3, [r4, #12]
2000778c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20007790 <fflush>:
20007790:	4601      	mov	r1, r0
20007792:	b128      	cbz	r0, 200077a0 <fflush+0x10>
20007794:	f64a 33a4 	movw	r3, #43940	; 0xaba4
20007798:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000779c:	6818      	ldr	r0, [r3, #0]
2000779e:	e74f      	b.n	20007640 <_fflush_r>
200077a0:	f64a 03b4 	movw	r3, #43188	; 0xa8b4
200077a4:	f247 6141 	movw	r1, #30273	; 0x7641
200077a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200077ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200077b0:	6818      	ldr	r0, [r3, #0]
200077b2:	f000 bbb3 	b.w	20007f1c <_fwalk_reent>
200077b6:	bf00      	nop

200077b8 <__sfp_lock_acquire>:
200077b8:	4770      	bx	lr
200077ba:	bf00      	nop

200077bc <__sfp_lock_release>:
200077bc:	4770      	bx	lr
200077be:	bf00      	nop

200077c0 <__sinit_lock_acquire>:
200077c0:	4770      	bx	lr
200077c2:	bf00      	nop

200077c4 <__sinit_lock_release>:
200077c4:	4770      	bx	lr
200077c6:	bf00      	nop

200077c8 <__fp_lock>:
200077c8:	2000      	movs	r0, #0
200077ca:	4770      	bx	lr

200077cc <__fp_unlock>:
200077cc:	2000      	movs	r0, #0
200077ce:	4770      	bx	lr

200077d0 <__fp_unlock_all>:
200077d0:	f64a 33a4 	movw	r3, #43940	; 0xaba4
200077d4:	f247 71cd 	movw	r1, #30669	; 0x77cd
200077d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200077dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200077e0:	6818      	ldr	r0, [r3, #0]
200077e2:	f000 bbc5 	b.w	20007f70 <_fwalk>
200077e6:	bf00      	nop

200077e8 <__fp_lock_all>:
200077e8:	f64a 33a4 	movw	r3, #43940	; 0xaba4
200077ec:	f247 71c9 	movw	r1, #30665	; 0x77c9
200077f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200077f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200077f8:	6818      	ldr	r0, [r3, #0]
200077fa:	f000 bbb9 	b.w	20007f70 <_fwalk>
200077fe:	bf00      	nop

20007800 <_cleanup_r>:
20007800:	f649 3115 	movw	r1, #39701	; 0x9b15
20007804:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007808:	f000 bbb2 	b.w	20007f70 <_fwalk>

2000780c <_cleanup>:
2000780c:	f64a 03b4 	movw	r3, #43188	; 0xa8b4
20007810:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007814:	6818      	ldr	r0, [r3, #0]
20007816:	e7f3      	b.n	20007800 <_cleanup_r>

20007818 <std>:
20007818:	b510      	push	{r4, lr}
2000781a:	4604      	mov	r4, r0
2000781c:	2300      	movs	r3, #0
2000781e:	305c      	adds	r0, #92	; 0x5c
20007820:	81a1      	strh	r1, [r4, #12]
20007822:	4619      	mov	r1, r3
20007824:	81e2      	strh	r2, [r4, #14]
20007826:	2208      	movs	r2, #8
20007828:	6023      	str	r3, [r4, #0]
2000782a:	6063      	str	r3, [r4, #4]
2000782c:	60a3      	str	r3, [r4, #8]
2000782e:	6663      	str	r3, [r4, #100]	; 0x64
20007830:	6123      	str	r3, [r4, #16]
20007832:	6163      	str	r3, [r4, #20]
20007834:	61a3      	str	r3, [r4, #24]
20007836:	f7fd f913 	bl	20004a60 <memset>
2000783a:	f249 7075 	movw	r0, #38773	; 0x9775
2000783e:	f249 7139 	movw	r1, #38713	; 0x9739
20007842:	f249 7211 	movw	r2, #38673	; 0x9711
20007846:	f249 7309 	movw	r3, #38665	; 0x9709
2000784a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000784e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007852:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007856:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000785a:	6260      	str	r0, [r4, #36]	; 0x24
2000785c:	62a1      	str	r1, [r4, #40]	; 0x28
2000785e:	62e2      	str	r2, [r4, #44]	; 0x2c
20007860:	6323      	str	r3, [r4, #48]	; 0x30
20007862:	6224      	str	r4, [r4, #32]
20007864:	bd10      	pop	{r4, pc}
20007866:	bf00      	nop

20007868 <__sfmoreglue>:
20007868:	b570      	push	{r4, r5, r6, lr}
2000786a:	2568      	movs	r5, #104	; 0x68
2000786c:	460e      	mov	r6, r1
2000786e:	fb05 f501 	mul.w	r5, r5, r1
20007872:	f105 010c 	add.w	r1, r5, #12
20007876:	f000 fc59 	bl	2000812c <_malloc_r>
2000787a:	4604      	mov	r4, r0
2000787c:	b148      	cbz	r0, 20007892 <__sfmoreglue+0x2a>
2000787e:	f100 030c 	add.w	r3, r0, #12
20007882:	2100      	movs	r1, #0
20007884:	6046      	str	r6, [r0, #4]
20007886:	462a      	mov	r2, r5
20007888:	4618      	mov	r0, r3
2000788a:	6021      	str	r1, [r4, #0]
2000788c:	60a3      	str	r3, [r4, #8]
2000788e:	f7fd f8e7 	bl	20004a60 <memset>
20007892:	4620      	mov	r0, r4
20007894:	bd70      	pop	{r4, r5, r6, pc}
20007896:	bf00      	nop

20007898 <__sfp>:
20007898:	f64a 03b4 	movw	r3, #43188	; 0xa8b4
2000789c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200078a0:	b570      	push	{r4, r5, r6, lr}
200078a2:	681d      	ldr	r5, [r3, #0]
200078a4:	4606      	mov	r6, r0
200078a6:	69ab      	ldr	r3, [r5, #24]
200078a8:	2b00      	cmp	r3, #0
200078aa:	d02a      	beq.n	20007902 <__sfp+0x6a>
200078ac:	35d8      	adds	r5, #216	; 0xd8
200078ae:	686b      	ldr	r3, [r5, #4]
200078b0:	68ac      	ldr	r4, [r5, #8]
200078b2:	3b01      	subs	r3, #1
200078b4:	d503      	bpl.n	200078be <__sfp+0x26>
200078b6:	e020      	b.n	200078fa <__sfp+0x62>
200078b8:	3468      	adds	r4, #104	; 0x68
200078ba:	3b01      	subs	r3, #1
200078bc:	d41d      	bmi.n	200078fa <__sfp+0x62>
200078be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200078c2:	2a00      	cmp	r2, #0
200078c4:	d1f8      	bne.n	200078b8 <__sfp+0x20>
200078c6:	2500      	movs	r5, #0
200078c8:	f04f 33ff 	mov.w	r3, #4294967295
200078cc:	6665      	str	r5, [r4, #100]	; 0x64
200078ce:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200078d2:	81e3      	strh	r3, [r4, #14]
200078d4:	4629      	mov	r1, r5
200078d6:	f04f 0301 	mov.w	r3, #1
200078da:	6025      	str	r5, [r4, #0]
200078dc:	81a3      	strh	r3, [r4, #12]
200078de:	2208      	movs	r2, #8
200078e0:	60a5      	str	r5, [r4, #8]
200078e2:	6065      	str	r5, [r4, #4]
200078e4:	6125      	str	r5, [r4, #16]
200078e6:	6165      	str	r5, [r4, #20]
200078e8:	61a5      	str	r5, [r4, #24]
200078ea:	f7fd f8b9 	bl	20004a60 <memset>
200078ee:	64e5      	str	r5, [r4, #76]	; 0x4c
200078f0:	6365      	str	r5, [r4, #52]	; 0x34
200078f2:	63a5      	str	r5, [r4, #56]	; 0x38
200078f4:	64a5      	str	r5, [r4, #72]	; 0x48
200078f6:	4620      	mov	r0, r4
200078f8:	bd70      	pop	{r4, r5, r6, pc}
200078fa:	6828      	ldr	r0, [r5, #0]
200078fc:	b128      	cbz	r0, 2000790a <__sfp+0x72>
200078fe:	4605      	mov	r5, r0
20007900:	e7d5      	b.n	200078ae <__sfp+0x16>
20007902:	4628      	mov	r0, r5
20007904:	f000 f80c 	bl	20007920 <__sinit>
20007908:	e7d0      	b.n	200078ac <__sfp+0x14>
2000790a:	4630      	mov	r0, r6
2000790c:	2104      	movs	r1, #4
2000790e:	f7ff ffab 	bl	20007868 <__sfmoreglue>
20007912:	6028      	str	r0, [r5, #0]
20007914:	2800      	cmp	r0, #0
20007916:	d1f2      	bne.n	200078fe <__sfp+0x66>
20007918:	230c      	movs	r3, #12
2000791a:	4604      	mov	r4, r0
2000791c:	6033      	str	r3, [r6, #0]
2000791e:	e7ea      	b.n	200078f6 <__sfp+0x5e>

20007920 <__sinit>:
20007920:	b570      	push	{r4, r5, r6, lr}
20007922:	6986      	ldr	r6, [r0, #24]
20007924:	4604      	mov	r4, r0
20007926:	b106      	cbz	r6, 2000792a <__sinit+0xa>
20007928:	bd70      	pop	{r4, r5, r6, pc}
2000792a:	f647 0301 	movw	r3, #30721	; 0x7801
2000792e:	2501      	movs	r5, #1
20007930:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007934:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20007938:	6283      	str	r3, [r0, #40]	; 0x28
2000793a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
2000793e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20007942:	6185      	str	r5, [r0, #24]
20007944:	f7ff ffa8 	bl	20007898 <__sfp>
20007948:	6060      	str	r0, [r4, #4]
2000794a:	4620      	mov	r0, r4
2000794c:	f7ff ffa4 	bl	20007898 <__sfp>
20007950:	60a0      	str	r0, [r4, #8]
20007952:	4620      	mov	r0, r4
20007954:	f7ff ffa0 	bl	20007898 <__sfp>
20007958:	4632      	mov	r2, r6
2000795a:	2104      	movs	r1, #4
2000795c:	4623      	mov	r3, r4
2000795e:	60e0      	str	r0, [r4, #12]
20007960:	6860      	ldr	r0, [r4, #4]
20007962:	f7ff ff59 	bl	20007818 <std>
20007966:	462a      	mov	r2, r5
20007968:	68a0      	ldr	r0, [r4, #8]
2000796a:	2109      	movs	r1, #9
2000796c:	4623      	mov	r3, r4
2000796e:	f7ff ff53 	bl	20007818 <std>
20007972:	4623      	mov	r3, r4
20007974:	68e0      	ldr	r0, [r4, #12]
20007976:	2112      	movs	r1, #18
20007978:	2202      	movs	r2, #2
2000797a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000797e:	e74b      	b.n	20007818 <std>

20007980 <_malloc_trim_r>:
20007980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007982:	f64a 4498 	movw	r4, #44184	; 0xac98
20007986:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000798a:	460f      	mov	r7, r1
2000798c:	4605      	mov	r5, r0
2000798e:	f000 fffd 	bl	2000898c <__malloc_lock>
20007992:	68a3      	ldr	r3, [r4, #8]
20007994:	685e      	ldr	r6, [r3, #4]
20007996:	f026 0603 	bic.w	r6, r6, #3
2000799a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000799e:	330f      	adds	r3, #15
200079a0:	1bdf      	subs	r7, r3, r7
200079a2:	0b3f      	lsrs	r7, r7, #12
200079a4:	3f01      	subs	r7, #1
200079a6:	033f      	lsls	r7, r7, #12
200079a8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200079ac:	db07      	blt.n	200079be <_malloc_trim_r+0x3e>
200079ae:	2100      	movs	r1, #0
200079b0:	4628      	mov	r0, r5
200079b2:	f001 fe95 	bl	200096e0 <_sbrk_r>
200079b6:	68a3      	ldr	r3, [r4, #8]
200079b8:	18f3      	adds	r3, r6, r3
200079ba:	4283      	cmp	r3, r0
200079bc:	d004      	beq.n	200079c8 <_malloc_trim_r+0x48>
200079be:	4628      	mov	r0, r5
200079c0:	f000 ffe6 	bl	20008990 <__malloc_unlock>
200079c4:	2000      	movs	r0, #0
200079c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200079c8:	4279      	negs	r1, r7
200079ca:	4628      	mov	r0, r5
200079cc:	f001 fe88 	bl	200096e0 <_sbrk_r>
200079d0:	f1b0 3fff 	cmp.w	r0, #4294967295
200079d4:	d010      	beq.n	200079f8 <_malloc_trim_r+0x78>
200079d6:	68a2      	ldr	r2, [r4, #8]
200079d8:	f24b 03e4 	movw	r3, #45284	; 0xb0e4
200079dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200079e0:	1bf6      	subs	r6, r6, r7
200079e2:	f046 0601 	orr.w	r6, r6, #1
200079e6:	4628      	mov	r0, r5
200079e8:	6056      	str	r6, [r2, #4]
200079ea:	681a      	ldr	r2, [r3, #0]
200079ec:	1bd7      	subs	r7, r2, r7
200079ee:	601f      	str	r7, [r3, #0]
200079f0:	f000 ffce 	bl	20008990 <__malloc_unlock>
200079f4:	2001      	movs	r0, #1
200079f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200079f8:	2100      	movs	r1, #0
200079fa:	4628      	mov	r0, r5
200079fc:	f001 fe70 	bl	200096e0 <_sbrk_r>
20007a00:	68a3      	ldr	r3, [r4, #8]
20007a02:	1ac2      	subs	r2, r0, r3
20007a04:	2a0f      	cmp	r2, #15
20007a06:	ddda      	ble.n	200079be <_malloc_trim_r+0x3e>
20007a08:	f24b 04a0 	movw	r4, #45216	; 0xb0a0
20007a0c:	f24b 01e4 	movw	r1, #45284	; 0xb0e4
20007a10:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007a14:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007a18:	f042 0201 	orr.w	r2, r2, #1
20007a1c:	6824      	ldr	r4, [r4, #0]
20007a1e:	1b00      	subs	r0, r0, r4
20007a20:	6008      	str	r0, [r1, #0]
20007a22:	605a      	str	r2, [r3, #4]
20007a24:	e7cb      	b.n	200079be <_malloc_trim_r+0x3e>
20007a26:	bf00      	nop

20007a28 <_free_r>:
20007a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007a2c:	4605      	mov	r5, r0
20007a2e:	460c      	mov	r4, r1
20007a30:	2900      	cmp	r1, #0
20007a32:	f000 8088 	beq.w	20007b46 <_free_r+0x11e>
20007a36:	f000 ffa9 	bl	2000898c <__malloc_lock>
20007a3a:	f1a4 0208 	sub.w	r2, r4, #8
20007a3e:	f64a 4098 	movw	r0, #44184	; 0xac98
20007a42:	6856      	ldr	r6, [r2, #4]
20007a44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007a48:	f026 0301 	bic.w	r3, r6, #1
20007a4c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20007a50:	18d1      	adds	r1, r2, r3
20007a52:	458c      	cmp	ip, r1
20007a54:	684f      	ldr	r7, [r1, #4]
20007a56:	f027 0703 	bic.w	r7, r7, #3
20007a5a:	f000 8095 	beq.w	20007b88 <_free_r+0x160>
20007a5e:	f016 0601 	ands.w	r6, r6, #1
20007a62:	604f      	str	r7, [r1, #4]
20007a64:	d05f      	beq.n	20007b26 <_free_r+0xfe>
20007a66:	2600      	movs	r6, #0
20007a68:	19cc      	adds	r4, r1, r7
20007a6a:	6864      	ldr	r4, [r4, #4]
20007a6c:	f014 0f01 	tst.w	r4, #1
20007a70:	d106      	bne.n	20007a80 <_free_r+0x58>
20007a72:	19db      	adds	r3, r3, r7
20007a74:	2e00      	cmp	r6, #0
20007a76:	d07a      	beq.n	20007b6e <_free_r+0x146>
20007a78:	688c      	ldr	r4, [r1, #8]
20007a7a:	68c9      	ldr	r1, [r1, #12]
20007a7c:	608c      	str	r4, [r1, #8]
20007a7e:	60e1      	str	r1, [r4, #12]
20007a80:	f043 0101 	orr.w	r1, r3, #1
20007a84:	50d3      	str	r3, [r2, r3]
20007a86:	6051      	str	r1, [r2, #4]
20007a88:	2e00      	cmp	r6, #0
20007a8a:	d147      	bne.n	20007b1c <_free_r+0xf4>
20007a8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20007a90:	d35b      	bcc.n	20007b4a <_free_r+0x122>
20007a92:	0a59      	lsrs	r1, r3, #9
20007a94:	2904      	cmp	r1, #4
20007a96:	bf9e      	ittt	ls
20007a98:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20007a9c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20007aa0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007aa4:	d928      	bls.n	20007af8 <_free_r+0xd0>
20007aa6:	2914      	cmp	r1, #20
20007aa8:	bf9c      	itt	ls
20007aaa:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20007aae:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007ab2:	d921      	bls.n	20007af8 <_free_r+0xd0>
20007ab4:	2954      	cmp	r1, #84	; 0x54
20007ab6:	bf9e      	ittt	ls
20007ab8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20007abc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20007ac0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007ac4:	d918      	bls.n	20007af8 <_free_r+0xd0>
20007ac6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20007aca:	bf9e      	ittt	ls
20007acc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20007ad0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20007ad4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007ad8:	d90e      	bls.n	20007af8 <_free_r+0xd0>
20007ada:	f240 5c54 	movw	ip, #1364	; 0x554
20007ade:	4561      	cmp	r1, ip
20007ae0:	bf95      	itete	ls
20007ae2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20007ae6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20007aea:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20007aee:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20007af2:	bf98      	it	ls
20007af4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007af8:	1904      	adds	r4, r0, r4
20007afa:	68a1      	ldr	r1, [r4, #8]
20007afc:	42a1      	cmp	r1, r4
20007afe:	d103      	bne.n	20007b08 <_free_r+0xe0>
20007b00:	e064      	b.n	20007bcc <_free_r+0x1a4>
20007b02:	6889      	ldr	r1, [r1, #8]
20007b04:	428c      	cmp	r4, r1
20007b06:	d004      	beq.n	20007b12 <_free_r+0xea>
20007b08:	6848      	ldr	r0, [r1, #4]
20007b0a:	f020 0003 	bic.w	r0, r0, #3
20007b0e:	4283      	cmp	r3, r0
20007b10:	d3f7      	bcc.n	20007b02 <_free_r+0xda>
20007b12:	68cb      	ldr	r3, [r1, #12]
20007b14:	60d3      	str	r3, [r2, #12]
20007b16:	6091      	str	r1, [r2, #8]
20007b18:	60ca      	str	r2, [r1, #12]
20007b1a:	609a      	str	r2, [r3, #8]
20007b1c:	4628      	mov	r0, r5
20007b1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20007b22:	f000 bf35 	b.w	20008990 <__malloc_unlock>
20007b26:	f854 4c08 	ldr.w	r4, [r4, #-8]
20007b2a:	f100 0c08 	add.w	ip, r0, #8
20007b2e:	1b12      	subs	r2, r2, r4
20007b30:	191b      	adds	r3, r3, r4
20007b32:	6894      	ldr	r4, [r2, #8]
20007b34:	4564      	cmp	r4, ip
20007b36:	d047      	beq.n	20007bc8 <_free_r+0x1a0>
20007b38:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20007b3c:	f8cc 4008 	str.w	r4, [ip, #8]
20007b40:	f8c4 c00c 	str.w	ip, [r4, #12]
20007b44:	e790      	b.n	20007a68 <_free_r+0x40>
20007b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007b4a:	08db      	lsrs	r3, r3, #3
20007b4c:	f04f 0c01 	mov.w	ip, #1
20007b50:	6846      	ldr	r6, [r0, #4]
20007b52:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20007b56:	109b      	asrs	r3, r3, #2
20007b58:	fa0c f303 	lsl.w	r3, ip, r3
20007b5c:	60d1      	str	r1, [r2, #12]
20007b5e:	688c      	ldr	r4, [r1, #8]
20007b60:	ea46 0303 	orr.w	r3, r6, r3
20007b64:	6043      	str	r3, [r0, #4]
20007b66:	6094      	str	r4, [r2, #8]
20007b68:	60e2      	str	r2, [r4, #12]
20007b6a:	608a      	str	r2, [r1, #8]
20007b6c:	e7d6      	b.n	20007b1c <_free_r+0xf4>
20007b6e:	688c      	ldr	r4, [r1, #8]
20007b70:	4f1c      	ldr	r7, [pc, #112]	; (20007be4 <_free_r+0x1bc>)
20007b72:	42bc      	cmp	r4, r7
20007b74:	d181      	bne.n	20007a7a <_free_r+0x52>
20007b76:	50d3      	str	r3, [r2, r3]
20007b78:	f043 0301 	orr.w	r3, r3, #1
20007b7c:	60e2      	str	r2, [r4, #12]
20007b7e:	60a2      	str	r2, [r4, #8]
20007b80:	6053      	str	r3, [r2, #4]
20007b82:	6094      	str	r4, [r2, #8]
20007b84:	60d4      	str	r4, [r2, #12]
20007b86:	e7c9      	b.n	20007b1c <_free_r+0xf4>
20007b88:	18fb      	adds	r3, r7, r3
20007b8a:	f016 0f01 	tst.w	r6, #1
20007b8e:	d107      	bne.n	20007ba0 <_free_r+0x178>
20007b90:	f854 1c08 	ldr.w	r1, [r4, #-8]
20007b94:	1a52      	subs	r2, r2, r1
20007b96:	185b      	adds	r3, r3, r1
20007b98:	68d4      	ldr	r4, [r2, #12]
20007b9a:	6891      	ldr	r1, [r2, #8]
20007b9c:	60a1      	str	r1, [r4, #8]
20007b9e:	60cc      	str	r4, [r1, #12]
20007ba0:	f24b 01a4 	movw	r1, #45220	; 0xb0a4
20007ba4:	6082      	str	r2, [r0, #8]
20007ba6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007baa:	f043 0001 	orr.w	r0, r3, #1
20007bae:	6050      	str	r0, [r2, #4]
20007bb0:	680a      	ldr	r2, [r1, #0]
20007bb2:	4293      	cmp	r3, r2
20007bb4:	d3b2      	bcc.n	20007b1c <_free_r+0xf4>
20007bb6:	f24b 03e0 	movw	r3, #45280	; 0xb0e0
20007bba:	4628      	mov	r0, r5
20007bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007bc0:	6819      	ldr	r1, [r3, #0]
20007bc2:	f7ff fedd 	bl	20007980 <_malloc_trim_r>
20007bc6:	e7a9      	b.n	20007b1c <_free_r+0xf4>
20007bc8:	2601      	movs	r6, #1
20007bca:	e74d      	b.n	20007a68 <_free_r+0x40>
20007bcc:	2601      	movs	r6, #1
20007bce:	6844      	ldr	r4, [r0, #4]
20007bd0:	ea4f 0cac 	mov.w	ip, ip, asr #2
20007bd4:	460b      	mov	r3, r1
20007bd6:	fa06 fc0c 	lsl.w	ip, r6, ip
20007bda:	ea44 040c 	orr.w	r4, r4, ip
20007bde:	6044      	str	r4, [r0, #4]
20007be0:	e798      	b.n	20007b14 <_free_r+0xec>
20007be2:	bf00      	nop
20007be4:	2000aca0 	.word	0x2000aca0

20007be8 <__sfvwrite_r>:
20007be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007bec:	6893      	ldr	r3, [r2, #8]
20007bee:	b085      	sub	sp, #20
20007bf0:	4690      	mov	r8, r2
20007bf2:	460c      	mov	r4, r1
20007bf4:	9003      	str	r0, [sp, #12]
20007bf6:	2b00      	cmp	r3, #0
20007bf8:	d064      	beq.n	20007cc4 <__sfvwrite_r+0xdc>
20007bfa:	8988      	ldrh	r0, [r1, #12]
20007bfc:	fa1f fa80 	uxth.w	sl, r0
20007c00:	f01a 0f08 	tst.w	sl, #8
20007c04:	f000 80a0 	beq.w	20007d48 <__sfvwrite_r+0x160>
20007c08:	690b      	ldr	r3, [r1, #16]
20007c0a:	2b00      	cmp	r3, #0
20007c0c:	f000 809c 	beq.w	20007d48 <__sfvwrite_r+0x160>
20007c10:	f01a 0b02 	ands.w	fp, sl, #2
20007c14:	f8d8 5000 	ldr.w	r5, [r8]
20007c18:	bf1c      	itt	ne
20007c1a:	f04f 0a00 	movne.w	sl, #0
20007c1e:	4657      	movne	r7, sl
20007c20:	d136      	bne.n	20007c90 <__sfvwrite_r+0xa8>
20007c22:	f01a 0a01 	ands.w	sl, sl, #1
20007c26:	bf1d      	ittte	ne
20007c28:	46dc      	movne	ip, fp
20007c2a:	46d9      	movne	r9, fp
20007c2c:	465f      	movne	r7, fp
20007c2e:	4656      	moveq	r6, sl
20007c30:	d152      	bne.n	20007cd8 <__sfvwrite_r+0xf0>
20007c32:	b326      	cbz	r6, 20007c7e <__sfvwrite_r+0x96>
20007c34:	b280      	uxth	r0, r0
20007c36:	68a7      	ldr	r7, [r4, #8]
20007c38:	f410 7f00 	tst.w	r0, #512	; 0x200
20007c3c:	f000 808f 	beq.w	20007d5e <__sfvwrite_r+0x176>
20007c40:	42be      	cmp	r6, r7
20007c42:	46bb      	mov	fp, r7
20007c44:	f080 80a7 	bcs.w	20007d96 <__sfvwrite_r+0x1ae>
20007c48:	6820      	ldr	r0, [r4, #0]
20007c4a:	4637      	mov	r7, r6
20007c4c:	46b3      	mov	fp, r6
20007c4e:	465a      	mov	r2, fp
20007c50:	4651      	mov	r1, sl
20007c52:	f000 fe3f 	bl	200088d4 <memmove>
20007c56:	68a2      	ldr	r2, [r4, #8]
20007c58:	6823      	ldr	r3, [r4, #0]
20007c5a:	46b1      	mov	r9, r6
20007c5c:	1bd7      	subs	r7, r2, r7
20007c5e:	60a7      	str	r7, [r4, #8]
20007c60:	4637      	mov	r7, r6
20007c62:	445b      	add	r3, fp
20007c64:	6023      	str	r3, [r4, #0]
20007c66:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007c6a:	ebc9 0606 	rsb	r6, r9, r6
20007c6e:	44ca      	add	sl, r9
20007c70:	1bdf      	subs	r7, r3, r7
20007c72:	f8c8 7008 	str.w	r7, [r8, #8]
20007c76:	b32f      	cbz	r7, 20007cc4 <__sfvwrite_r+0xdc>
20007c78:	89a0      	ldrh	r0, [r4, #12]
20007c7a:	2e00      	cmp	r6, #0
20007c7c:	d1da      	bne.n	20007c34 <__sfvwrite_r+0x4c>
20007c7e:	f8d5 a000 	ldr.w	sl, [r5]
20007c82:	686e      	ldr	r6, [r5, #4]
20007c84:	3508      	adds	r5, #8
20007c86:	e7d4      	b.n	20007c32 <__sfvwrite_r+0x4a>
20007c88:	f8d5 a000 	ldr.w	sl, [r5]
20007c8c:	686f      	ldr	r7, [r5, #4]
20007c8e:	3508      	adds	r5, #8
20007c90:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20007c94:	bf34      	ite	cc
20007c96:	463b      	movcc	r3, r7
20007c98:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20007c9c:	4652      	mov	r2, sl
20007c9e:	9803      	ldr	r0, [sp, #12]
20007ca0:	2f00      	cmp	r7, #0
20007ca2:	d0f1      	beq.n	20007c88 <__sfvwrite_r+0xa0>
20007ca4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007ca6:	6a21      	ldr	r1, [r4, #32]
20007ca8:	47b0      	blx	r6
20007caa:	2800      	cmp	r0, #0
20007cac:	4482      	add	sl, r0
20007cae:	ebc0 0707 	rsb	r7, r0, r7
20007cb2:	f340 80ec 	ble.w	20007e8e <__sfvwrite_r+0x2a6>
20007cb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007cba:	1a18      	subs	r0, r3, r0
20007cbc:	f8c8 0008 	str.w	r0, [r8, #8]
20007cc0:	2800      	cmp	r0, #0
20007cc2:	d1e5      	bne.n	20007c90 <__sfvwrite_r+0xa8>
20007cc4:	2000      	movs	r0, #0
20007cc6:	b005      	add	sp, #20
20007cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007ccc:	f8d5 9000 	ldr.w	r9, [r5]
20007cd0:	f04f 0c00 	mov.w	ip, #0
20007cd4:	686f      	ldr	r7, [r5, #4]
20007cd6:	3508      	adds	r5, #8
20007cd8:	2f00      	cmp	r7, #0
20007cda:	d0f7      	beq.n	20007ccc <__sfvwrite_r+0xe4>
20007cdc:	f1bc 0f00 	cmp.w	ip, #0
20007ce0:	f000 80b5 	beq.w	20007e4e <__sfvwrite_r+0x266>
20007ce4:	6963      	ldr	r3, [r4, #20]
20007ce6:	45bb      	cmp	fp, r7
20007ce8:	bf34      	ite	cc
20007cea:	46da      	movcc	sl, fp
20007cec:	46ba      	movcs	sl, r7
20007cee:	68a6      	ldr	r6, [r4, #8]
20007cf0:	6820      	ldr	r0, [r4, #0]
20007cf2:	6922      	ldr	r2, [r4, #16]
20007cf4:	199e      	adds	r6, r3, r6
20007cf6:	4290      	cmp	r0, r2
20007cf8:	bf94      	ite	ls
20007cfa:	2200      	movls	r2, #0
20007cfc:	2201      	movhi	r2, #1
20007cfe:	45b2      	cmp	sl, r6
20007d00:	bfd4      	ite	le
20007d02:	2200      	movle	r2, #0
20007d04:	f002 0201 	andgt.w	r2, r2, #1
20007d08:	2a00      	cmp	r2, #0
20007d0a:	f040 80ae 	bne.w	20007e6a <__sfvwrite_r+0x282>
20007d0e:	459a      	cmp	sl, r3
20007d10:	f2c0 8082 	blt.w	20007e18 <__sfvwrite_r+0x230>
20007d14:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007d16:	464a      	mov	r2, r9
20007d18:	f8cd c004 	str.w	ip, [sp, #4]
20007d1c:	9803      	ldr	r0, [sp, #12]
20007d1e:	6a21      	ldr	r1, [r4, #32]
20007d20:	47b0      	blx	r6
20007d22:	f8dd c004 	ldr.w	ip, [sp, #4]
20007d26:	1e06      	subs	r6, r0, #0
20007d28:	f340 80b1 	ble.w	20007e8e <__sfvwrite_r+0x2a6>
20007d2c:	ebbb 0b06 	subs.w	fp, fp, r6
20007d30:	f000 8086 	beq.w	20007e40 <__sfvwrite_r+0x258>
20007d34:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007d38:	44b1      	add	r9, r6
20007d3a:	1bbf      	subs	r7, r7, r6
20007d3c:	1b9e      	subs	r6, r3, r6
20007d3e:	f8c8 6008 	str.w	r6, [r8, #8]
20007d42:	2e00      	cmp	r6, #0
20007d44:	d1c8      	bne.n	20007cd8 <__sfvwrite_r+0xf0>
20007d46:	e7bd      	b.n	20007cc4 <__sfvwrite_r+0xdc>
20007d48:	9803      	ldr	r0, [sp, #12]
20007d4a:	4621      	mov	r1, r4
20007d4c:	f7fe fc18 	bl	20006580 <__swsetup_r>
20007d50:	2800      	cmp	r0, #0
20007d52:	f040 80d4 	bne.w	20007efe <__sfvwrite_r+0x316>
20007d56:	89a0      	ldrh	r0, [r4, #12]
20007d58:	fa1f fa80 	uxth.w	sl, r0
20007d5c:	e758      	b.n	20007c10 <__sfvwrite_r+0x28>
20007d5e:	6820      	ldr	r0, [r4, #0]
20007d60:	46b9      	mov	r9, r7
20007d62:	6923      	ldr	r3, [r4, #16]
20007d64:	4298      	cmp	r0, r3
20007d66:	bf94      	ite	ls
20007d68:	2300      	movls	r3, #0
20007d6a:	2301      	movhi	r3, #1
20007d6c:	42b7      	cmp	r7, r6
20007d6e:	bf2c      	ite	cs
20007d70:	2300      	movcs	r3, #0
20007d72:	f003 0301 	andcc.w	r3, r3, #1
20007d76:	2b00      	cmp	r3, #0
20007d78:	f040 809d 	bne.w	20007eb6 <__sfvwrite_r+0x2ce>
20007d7c:	6963      	ldr	r3, [r4, #20]
20007d7e:	429e      	cmp	r6, r3
20007d80:	f0c0 808c 	bcc.w	20007e9c <__sfvwrite_r+0x2b4>
20007d84:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20007d86:	4652      	mov	r2, sl
20007d88:	9803      	ldr	r0, [sp, #12]
20007d8a:	6a21      	ldr	r1, [r4, #32]
20007d8c:	47b8      	blx	r7
20007d8e:	1e07      	subs	r7, r0, #0
20007d90:	dd7d      	ble.n	20007e8e <__sfvwrite_r+0x2a6>
20007d92:	46b9      	mov	r9, r7
20007d94:	e767      	b.n	20007c66 <__sfvwrite_r+0x7e>
20007d96:	f410 6f90 	tst.w	r0, #1152	; 0x480
20007d9a:	bf08      	it	eq
20007d9c:	6820      	ldreq	r0, [r4, #0]
20007d9e:	f43f af56 	beq.w	20007c4e <__sfvwrite_r+0x66>
20007da2:	6962      	ldr	r2, [r4, #20]
20007da4:	6921      	ldr	r1, [r4, #16]
20007da6:	6823      	ldr	r3, [r4, #0]
20007da8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20007dac:	1a5b      	subs	r3, r3, r1
20007dae:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20007db2:	f103 0c01 	add.w	ip, r3, #1
20007db6:	44b4      	add	ip, r6
20007db8:	ea4f 0969 	mov.w	r9, r9, asr #1
20007dbc:	45e1      	cmp	r9, ip
20007dbe:	464a      	mov	r2, r9
20007dc0:	bf3c      	itt	cc
20007dc2:	46e1      	movcc	r9, ip
20007dc4:	464a      	movcc	r2, r9
20007dc6:	f410 6f80 	tst.w	r0, #1024	; 0x400
20007dca:	f000 8083 	beq.w	20007ed4 <__sfvwrite_r+0x2ec>
20007dce:	4611      	mov	r1, r2
20007dd0:	9803      	ldr	r0, [sp, #12]
20007dd2:	9302      	str	r3, [sp, #8]
20007dd4:	f000 f9aa 	bl	2000812c <_malloc_r>
20007dd8:	9b02      	ldr	r3, [sp, #8]
20007dda:	2800      	cmp	r0, #0
20007ddc:	f000 8099 	beq.w	20007f12 <__sfvwrite_r+0x32a>
20007de0:	461a      	mov	r2, r3
20007de2:	6921      	ldr	r1, [r4, #16]
20007de4:	9302      	str	r3, [sp, #8]
20007de6:	9001      	str	r0, [sp, #4]
20007de8:	f000 fcac 	bl	20008744 <memcpy>
20007dec:	89a2      	ldrh	r2, [r4, #12]
20007dee:	9b02      	ldr	r3, [sp, #8]
20007df0:	f8dd c004 	ldr.w	ip, [sp, #4]
20007df4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20007df8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20007dfc:	81a2      	strh	r2, [r4, #12]
20007dfe:	ebc3 0209 	rsb	r2, r3, r9
20007e02:	eb0c 0003 	add.w	r0, ip, r3
20007e06:	4637      	mov	r7, r6
20007e08:	46b3      	mov	fp, r6
20007e0a:	60a2      	str	r2, [r4, #8]
20007e0c:	f8c4 c010 	str.w	ip, [r4, #16]
20007e10:	6020      	str	r0, [r4, #0]
20007e12:	f8c4 9014 	str.w	r9, [r4, #20]
20007e16:	e71a      	b.n	20007c4e <__sfvwrite_r+0x66>
20007e18:	4652      	mov	r2, sl
20007e1a:	4649      	mov	r1, r9
20007e1c:	4656      	mov	r6, sl
20007e1e:	f8cd c004 	str.w	ip, [sp, #4]
20007e22:	f000 fd57 	bl	200088d4 <memmove>
20007e26:	68a2      	ldr	r2, [r4, #8]
20007e28:	6823      	ldr	r3, [r4, #0]
20007e2a:	ebbb 0b06 	subs.w	fp, fp, r6
20007e2e:	ebca 0202 	rsb	r2, sl, r2
20007e32:	f8dd c004 	ldr.w	ip, [sp, #4]
20007e36:	4453      	add	r3, sl
20007e38:	60a2      	str	r2, [r4, #8]
20007e3a:	6023      	str	r3, [r4, #0]
20007e3c:	f47f af7a 	bne.w	20007d34 <__sfvwrite_r+0x14c>
20007e40:	9803      	ldr	r0, [sp, #12]
20007e42:	4621      	mov	r1, r4
20007e44:	f7ff fbfc 	bl	20007640 <_fflush_r>
20007e48:	bb08      	cbnz	r0, 20007e8e <__sfvwrite_r+0x2a6>
20007e4a:	46dc      	mov	ip, fp
20007e4c:	e772      	b.n	20007d34 <__sfvwrite_r+0x14c>
20007e4e:	4648      	mov	r0, r9
20007e50:	210a      	movs	r1, #10
20007e52:	463a      	mov	r2, r7
20007e54:	f000 fc3c 	bl	200086d0 <memchr>
20007e58:	2800      	cmp	r0, #0
20007e5a:	d04b      	beq.n	20007ef4 <__sfvwrite_r+0x30c>
20007e5c:	f100 0b01 	add.w	fp, r0, #1
20007e60:	f04f 0c01 	mov.w	ip, #1
20007e64:	ebc9 0b0b 	rsb	fp, r9, fp
20007e68:	e73c      	b.n	20007ce4 <__sfvwrite_r+0xfc>
20007e6a:	4649      	mov	r1, r9
20007e6c:	4632      	mov	r2, r6
20007e6e:	f8cd c004 	str.w	ip, [sp, #4]
20007e72:	f000 fd2f 	bl	200088d4 <memmove>
20007e76:	6823      	ldr	r3, [r4, #0]
20007e78:	4621      	mov	r1, r4
20007e7a:	9803      	ldr	r0, [sp, #12]
20007e7c:	199b      	adds	r3, r3, r6
20007e7e:	6023      	str	r3, [r4, #0]
20007e80:	f7ff fbde 	bl	20007640 <_fflush_r>
20007e84:	f8dd c004 	ldr.w	ip, [sp, #4]
20007e88:	2800      	cmp	r0, #0
20007e8a:	f43f af4f 	beq.w	20007d2c <__sfvwrite_r+0x144>
20007e8e:	89a3      	ldrh	r3, [r4, #12]
20007e90:	f04f 30ff 	mov.w	r0, #4294967295
20007e94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007e98:	81a3      	strh	r3, [r4, #12]
20007e9a:	e714      	b.n	20007cc6 <__sfvwrite_r+0xde>
20007e9c:	4632      	mov	r2, r6
20007e9e:	4651      	mov	r1, sl
20007ea0:	f000 fd18 	bl	200088d4 <memmove>
20007ea4:	68a2      	ldr	r2, [r4, #8]
20007ea6:	6823      	ldr	r3, [r4, #0]
20007ea8:	4637      	mov	r7, r6
20007eaa:	1b92      	subs	r2, r2, r6
20007eac:	46b1      	mov	r9, r6
20007eae:	199b      	adds	r3, r3, r6
20007eb0:	60a2      	str	r2, [r4, #8]
20007eb2:	6023      	str	r3, [r4, #0]
20007eb4:	e6d7      	b.n	20007c66 <__sfvwrite_r+0x7e>
20007eb6:	4651      	mov	r1, sl
20007eb8:	463a      	mov	r2, r7
20007eba:	f000 fd0b 	bl	200088d4 <memmove>
20007ebe:	6823      	ldr	r3, [r4, #0]
20007ec0:	9803      	ldr	r0, [sp, #12]
20007ec2:	4621      	mov	r1, r4
20007ec4:	19db      	adds	r3, r3, r7
20007ec6:	6023      	str	r3, [r4, #0]
20007ec8:	f7ff fbba 	bl	20007640 <_fflush_r>
20007ecc:	2800      	cmp	r0, #0
20007ece:	f43f aeca 	beq.w	20007c66 <__sfvwrite_r+0x7e>
20007ed2:	e7dc      	b.n	20007e8e <__sfvwrite_r+0x2a6>
20007ed4:	9803      	ldr	r0, [sp, #12]
20007ed6:	9302      	str	r3, [sp, #8]
20007ed8:	f001 fa08 	bl	200092ec <_realloc_r>
20007edc:	9b02      	ldr	r3, [sp, #8]
20007ede:	4684      	mov	ip, r0
20007ee0:	2800      	cmp	r0, #0
20007ee2:	d18c      	bne.n	20007dfe <__sfvwrite_r+0x216>
20007ee4:	6921      	ldr	r1, [r4, #16]
20007ee6:	9803      	ldr	r0, [sp, #12]
20007ee8:	f7ff fd9e 	bl	20007a28 <_free_r>
20007eec:	9903      	ldr	r1, [sp, #12]
20007eee:	230c      	movs	r3, #12
20007ef0:	600b      	str	r3, [r1, #0]
20007ef2:	e7cc      	b.n	20007e8e <__sfvwrite_r+0x2a6>
20007ef4:	f107 0b01 	add.w	fp, r7, #1
20007ef8:	f04f 0c01 	mov.w	ip, #1
20007efc:	e6f2      	b.n	20007ce4 <__sfvwrite_r+0xfc>
20007efe:	9903      	ldr	r1, [sp, #12]
20007f00:	2209      	movs	r2, #9
20007f02:	89a3      	ldrh	r3, [r4, #12]
20007f04:	f04f 30ff 	mov.w	r0, #4294967295
20007f08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007f0c:	600a      	str	r2, [r1, #0]
20007f0e:	81a3      	strh	r3, [r4, #12]
20007f10:	e6d9      	b.n	20007cc6 <__sfvwrite_r+0xde>
20007f12:	9a03      	ldr	r2, [sp, #12]
20007f14:	230c      	movs	r3, #12
20007f16:	6013      	str	r3, [r2, #0]
20007f18:	e7b9      	b.n	20007e8e <__sfvwrite_r+0x2a6>
20007f1a:	bf00      	nop

20007f1c <_fwalk_reent>:
20007f1c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007f20:	4607      	mov	r7, r0
20007f22:	468a      	mov	sl, r1
20007f24:	f7ff fc48 	bl	200077b8 <__sfp_lock_acquire>
20007f28:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20007f2c:	bf08      	it	eq
20007f2e:	46b0      	moveq	r8, r6
20007f30:	d018      	beq.n	20007f64 <_fwalk_reent+0x48>
20007f32:	f04f 0800 	mov.w	r8, #0
20007f36:	6875      	ldr	r5, [r6, #4]
20007f38:	68b4      	ldr	r4, [r6, #8]
20007f3a:	3d01      	subs	r5, #1
20007f3c:	d40f      	bmi.n	20007f5e <_fwalk_reent+0x42>
20007f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007f42:	b14b      	cbz	r3, 20007f58 <_fwalk_reent+0x3c>
20007f44:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007f48:	4621      	mov	r1, r4
20007f4a:	4638      	mov	r0, r7
20007f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
20007f50:	d002      	beq.n	20007f58 <_fwalk_reent+0x3c>
20007f52:	47d0      	blx	sl
20007f54:	ea48 0800 	orr.w	r8, r8, r0
20007f58:	3468      	adds	r4, #104	; 0x68
20007f5a:	3d01      	subs	r5, #1
20007f5c:	d5ef      	bpl.n	20007f3e <_fwalk_reent+0x22>
20007f5e:	6836      	ldr	r6, [r6, #0]
20007f60:	2e00      	cmp	r6, #0
20007f62:	d1e8      	bne.n	20007f36 <_fwalk_reent+0x1a>
20007f64:	f7ff fc2a 	bl	200077bc <__sfp_lock_release>
20007f68:	4640      	mov	r0, r8
20007f6a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007f6e:	bf00      	nop

20007f70 <_fwalk>:
20007f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007f74:	4606      	mov	r6, r0
20007f76:	4688      	mov	r8, r1
20007f78:	f7ff fc1e 	bl	200077b8 <__sfp_lock_acquire>
20007f7c:	36d8      	adds	r6, #216	; 0xd8
20007f7e:	bf08      	it	eq
20007f80:	4637      	moveq	r7, r6
20007f82:	d015      	beq.n	20007fb0 <_fwalk+0x40>
20007f84:	2700      	movs	r7, #0
20007f86:	6875      	ldr	r5, [r6, #4]
20007f88:	68b4      	ldr	r4, [r6, #8]
20007f8a:	3d01      	subs	r5, #1
20007f8c:	d40d      	bmi.n	20007faa <_fwalk+0x3a>
20007f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007f92:	b13b      	cbz	r3, 20007fa4 <_fwalk+0x34>
20007f94:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007f98:	4620      	mov	r0, r4
20007f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
20007f9e:	d001      	beq.n	20007fa4 <_fwalk+0x34>
20007fa0:	47c0      	blx	r8
20007fa2:	4307      	orrs	r7, r0
20007fa4:	3468      	adds	r4, #104	; 0x68
20007fa6:	3d01      	subs	r5, #1
20007fa8:	d5f1      	bpl.n	20007f8e <_fwalk+0x1e>
20007faa:	6836      	ldr	r6, [r6, #0]
20007fac:	2e00      	cmp	r6, #0
20007fae:	d1ea      	bne.n	20007f86 <_fwalk+0x16>
20007fb0:	f7ff fc04 	bl	200077bc <__sfp_lock_release>
20007fb4:	4638      	mov	r0, r7
20007fb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007fba:	bf00      	nop

20007fbc <__locale_charset>:
20007fbc:	f64a 1390 	movw	r3, #43408	; 0xa990
20007fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007fc4:	6818      	ldr	r0, [r3, #0]
20007fc6:	4770      	bx	lr

20007fc8 <_localeconv_r>:
20007fc8:	4800      	ldr	r0, [pc, #0]	; (20007fcc <_localeconv_r+0x4>)
20007fca:	4770      	bx	lr
20007fcc:	2000a994 	.word	0x2000a994

20007fd0 <localeconv>:
20007fd0:	4800      	ldr	r0, [pc, #0]	; (20007fd4 <localeconv+0x4>)
20007fd2:	4770      	bx	lr
20007fd4:	2000a994 	.word	0x2000a994

20007fd8 <_setlocale_r>:
20007fd8:	b570      	push	{r4, r5, r6, lr}
20007fda:	4605      	mov	r5, r0
20007fdc:	460e      	mov	r6, r1
20007fde:	4614      	mov	r4, r2
20007fe0:	b172      	cbz	r2, 20008000 <_setlocale_r+0x28>
20007fe2:	f64a 01b8 	movw	r1, #43192	; 0xa8b8
20007fe6:	4610      	mov	r0, r2
20007fe8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007fec:	f001 fbd4 	bl	20009798 <strcmp>
20007ff0:	b958      	cbnz	r0, 2000800a <_setlocale_r+0x32>
20007ff2:	f64a 00b8 	movw	r0, #43192	; 0xa8b8
20007ff6:	622c      	str	r4, [r5, #32]
20007ff8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007ffc:	61ee      	str	r6, [r5, #28]
20007ffe:	bd70      	pop	{r4, r5, r6, pc}
20008000:	f64a 00b8 	movw	r0, #43192	; 0xa8b8
20008004:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008008:	bd70      	pop	{r4, r5, r6, pc}
2000800a:	f64a 01ec 	movw	r1, #43244	; 0xa8ec
2000800e:	4620      	mov	r0, r4
20008010:	f2c2 0100 	movt	r1, #8192	; 0x2000
20008014:	f001 fbc0 	bl	20009798 <strcmp>
20008018:	2800      	cmp	r0, #0
2000801a:	d0ea      	beq.n	20007ff2 <_setlocale_r+0x1a>
2000801c:	2000      	movs	r0, #0
2000801e:	bd70      	pop	{r4, r5, r6, pc}

20008020 <setlocale>:
20008020:	f64a 33a4 	movw	r3, #43940	; 0xaba4
20008024:	460a      	mov	r2, r1
20008026:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000802a:	4601      	mov	r1, r0
2000802c:	6818      	ldr	r0, [r3, #0]
2000802e:	e7d3      	b.n	20007fd8 <_setlocale_r>

20008030 <__smakebuf_r>:
20008030:	898b      	ldrh	r3, [r1, #12]
20008032:	b5f0      	push	{r4, r5, r6, r7, lr}
20008034:	460c      	mov	r4, r1
20008036:	b29a      	uxth	r2, r3
20008038:	b091      	sub	sp, #68	; 0x44
2000803a:	f012 0f02 	tst.w	r2, #2
2000803e:	4605      	mov	r5, r0
20008040:	d141      	bne.n	200080c6 <__smakebuf_r+0x96>
20008042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008046:	2900      	cmp	r1, #0
20008048:	db18      	blt.n	2000807c <__smakebuf_r+0x4c>
2000804a:	aa01      	add	r2, sp, #4
2000804c:	f001 fd6a 	bl	20009b24 <_fstat_r>
20008050:	2800      	cmp	r0, #0
20008052:	db11      	blt.n	20008078 <__smakebuf_r+0x48>
20008054:	9b02      	ldr	r3, [sp, #8]
20008056:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000805a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000805e:	bf14      	ite	ne
20008060:	2700      	movne	r7, #0
20008062:	2701      	moveq	r7, #1
20008064:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20008068:	d040      	beq.n	200080ec <__smakebuf_r+0xbc>
2000806a:	89a3      	ldrh	r3, [r4, #12]
2000806c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20008070:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20008074:	81a3      	strh	r3, [r4, #12]
20008076:	e00b      	b.n	20008090 <__smakebuf_r+0x60>
20008078:	89a3      	ldrh	r3, [r4, #12]
2000807a:	b29a      	uxth	r2, r3
2000807c:	f012 0f80 	tst.w	r2, #128	; 0x80
20008080:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20008084:	bf0c      	ite	eq
20008086:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000808a:	2640      	movne	r6, #64	; 0x40
2000808c:	2700      	movs	r7, #0
2000808e:	81a3      	strh	r3, [r4, #12]
20008090:	4628      	mov	r0, r5
20008092:	4631      	mov	r1, r6
20008094:	f000 f84a 	bl	2000812c <_malloc_r>
20008098:	b170      	cbz	r0, 200080b8 <__smakebuf_r+0x88>
2000809a:	89a1      	ldrh	r1, [r4, #12]
2000809c:	f647 0201 	movw	r2, #30721	; 0x7801
200080a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200080a4:	6120      	str	r0, [r4, #16]
200080a6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200080aa:	6166      	str	r6, [r4, #20]
200080ac:	62aa      	str	r2, [r5, #40]	; 0x28
200080ae:	81a1      	strh	r1, [r4, #12]
200080b0:	6020      	str	r0, [r4, #0]
200080b2:	b97f      	cbnz	r7, 200080d4 <__smakebuf_r+0xa4>
200080b4:	b011      	add	sp, #68	; 0x44
200080b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
200080b8:	89a3      	ldrh	r3, [r4, #12]
200080ba:	f413 7f00 	tst.w	r3, #512	; 0x200
200080be:	d1f9      	bne.n	200080b4 <__smakebuf_r+0x84>
200080c0:	f043 0302 	orr.w	r3, r3, #2
200080c4:	81a3      	strh	r3, [r4, #12]
200080c6:	f104 0347 	add.w	r3, r4, #71	; 0x47
200080ca:	6123      	str	r3, [r4, #16]
200080cc:	6023      	str	r3, [r4, #0]
200080ce:	2301      	movs	r3, #1
200080d0:	6163      	str	r3, [r4, #20]
200080d2:	e7ef      	b.n	200080b4 <__smakebuf_r+0x84>
200080d4:	4628      	mov	r0, r5
200080d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200080da:	f001 fd39 	bl	20009b50 <_isatty_r>
200080de:	2800      	cmp	r0, #0
200080e0:	d0e8      	beq.n	200080b4 <__smakebuf_r+0x84>
200080e2:	89a3      	ldrh	r3, [r4, #12]
200080e4:	f043 0301 	orr.w	r3, r3, #1
200080e8:	81a3      	strh	r3, [r4, #12]
200080ea:	e7e3      	b.n	200080b4 <__smakebuf_r+0x84>
200080ec:	f249 7311 	movw	r3, #38673	; 0x9711
200080f0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200080f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200080f6:	429a      	cmp	r2, r3
200080f8:	d1b7      	bne.n	2000806a <__smakebuf_r+0x3a>
200080fa:	89a2      	ldrh	r2, [r4, #12]
200080fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
20008100:	461e      	mov	r6, r3
20008102:	6523      	str	r3, [r4, #80]	; 0x50
20008104:	ea42 0303 	orr.w	r3, r2, r3
20008108:	81a3      	strh	r3, [r4, #12]
2000810a:	e7c1      	b.n	20008090 <__smakebuf_r+0x60>

2000810c <free>:
2000810c:	f64a 33a4 	movw	r3, #43940	; 0xaba4
20008110:	4601      	mov	r1, r0
20008112:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008116:	6818      	ldr	r0, [r3, #0]
20008118:	f7ff bc86 	b.w	20007a28 <_free_r>

2000811c <malloc>:
2000811c:	f64a 33a4 	movw	r3, #43940	; 0xaba4
20008120:	4601      	mov	r1, r0
20008122:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008126:	6818      	ldr	r0, [r3, #0]
20008128:	f000 b800 	b.w	2000812c <_malloc_r>

2000812c <_malloc_r>:
2000812c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008130:	f101 040b 	add.w	r4, r1, #11
20008134:	2c16      	cmp	r4, #22
20008136:	b083      	sub	sp, #12
20008138:	4606      	mov	r6, r0
2000813a:	d82f      	bhi.n	2000819c <_malloc_r+0x70>
2000813c:	2300      	movs	r3, #0
2000813e:	2410      	movs	r4, #16
20008140:	428c      	cmp	r4, r1
20008142:	bf2c      	ite	cs
20008144:	4619      	movcs	r1, r3
20008146:	f043 0101 	orrcc.w	r1, r3, #1
2000814a:	2900      	cmp	r1, #0
2000814c:	d130      	bne.n	200081b0 <_malloc_r+0x84>
2000814e:	4630      	mov	r0, r6
20008150:	f000 fc1c 	bl	2000898c <__malloc_lock>
20008154:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20008158:	d22e      	bcs.n	200081b8 <_malloc_r+0x8c>
2000815a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000815e:	f64a 4598 	movw	r5, #44184	; 0xac98
20008162:	f2c2 0500 	movt	r5, #8192	; 0x2000
20008166:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000816a:	68d3      	ldr	r3, [r2, #12]
2000816c:	4293      	cmp	r3, r2
2000816e:	f000 8206 	beq.w	2000857e <_malloc_r+0x452>
20008172:	685a      	ldr	r2, [r3, #4]
20008174:	f103 0508 	add.w	r5, r3, #8
20008178:	68d9      	ldr	r1, [r3, #12]
2000817a:	4630      	mov	r0, r6
2000817c:	f022 0c03 	bic.w	ip, r2, #3
20008180:	689a      	ldr	r2, [r3, #8]
20008182:	4463      	add	r3, ip
20008184:	685c      	ldr	r4, [r3, #4]
20008186:	608a      	str	r2, [r1, #8]
20008188:	f044 0401 	orr.w	r4, r4, #1
2000818c:	60d1      	str	r1, [r2, #12]
2000818e:	605c      	str	r4, [r3, #4]
20008190:	f000 fbfe 	bl	20008990 <__malloc_unlock>
20008194:	4628      	mov	r0, r5
20008196:	b003      	add	sp, #12
20008198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000819c:	f024 0407 	bic.w	r4, r4, #7
200081a0:	0fe3      	lsrs	r3, r4, #31
200081a2:	428c      	cmp	r4, r1
200081a4:	bf2c      	ite	cs
200081a6:	4619      	movcs	r1, r3
200081a8:	f043 0101 	orrcc.w	r1, r3, #1
200081ac:	2900      	cmp	r1, #0
200081ae:	d0ce      	beq.n	2000814e <_malloc_r+0x22>
200081b0:	230c      	movs	r3, #12
200081b2:	2500      	movs	r5, #0
200081b4:	6033      	str	r3, [r6, #0]
200081b6:	e7ed      	b.n	20008194 <_malloc_r+0x68>
200081b8:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200081bc:	bf04      	itt	eq
200081be:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200081c2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200081c6:	f040 8090 	bne.w	200082ea <_malloc_r+0x1be>
200081ca:	f64a 4598 	movw	r5, #44184	; 0xac98
200081ce:	f2c2 0500 	movt	r5, #8192	; 0x2000
200081d2:	1828      	adds	r0, r5, r0
200081d4:	68c3      	ldr	r3, [r0, #12]
200081d6:	4298      	cmp	r0, r3
200081d8:	d106      	bne.n	200081e8 <_malloc_r+0xbc>
200081da:	e00d      	b.n	200081f8 <_malloc_r+0xcc>
200081dc:	2a00      	cmp	r2, #0
200081de:	f280 816f 	bge.w	200084c0 <_malloc_r+0x394>
200081e2:	68db      	ldr	r3, [r3, #12]
200081e4:	4298      	cmp	r0, r3
200081e6:	d007      	beq.n	200081f8 <_malloc_r+0xcc>
200081e8:	6859      	ldr	r1, [r3, #4]
200081ea:	f021 0103 	bic.w	r1, r1, #3
200081ee:	1b0a      	subs	r2, r1, r4
200081f0:	2a0f      	cmp	r2, #15
200081f2:	ddf3      	ble.n	200081dc <_malloc_r+0xb0>
200081f4:	f10e 3eff 	add.w	lr, lr, #4294967295
200081f8:	f10e 0e01 	add.w	lr, lr, #1
200081fc:	f64a 4798 	movw	r7, #44184	; 0xac98
20008200:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008204:	f107 0108 	add.w	r1, r7, #8
20008208:	688b      	ldr	r3, [r1, #8]
2000820a:	4299      	cmp	r1, r3
2000820c:	bf08      	it	eq
2000820e:	687a      	ldreq	r2, [r7, #4]
20008210:	d026      	beq.n	20008260 <_malloc_r+0x134>
20008212:	685a      	ldr	r2, [r3, #4]
20008214:	f022 0c03 	bic.w	ip, r2, #3
20008218:	ebc4 020c 	rsb	r2, r4, ip
2000821c:	2a0f      	cmp	r2, #15
2000821e:	f300 8194 	bgt.w	2000854a <_malloc_r+0x41e>
20008222:	2a00      	cmp	r2, #0
20008224:	60c9      	str	r1, [r1, #12]
20008226:	6089      	str	r1, [r1, #8]
20008228:	f280 8099 	bge.w	2000835e <_malloc_r+0x232>
2000822c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20008230:	f080 8165 	bcs.w	200084fe <_malloc_r+0x3d2>
20008234:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20008238:	f04f 0a01 	mov.w	sl, #1
2000823c:	687a      	ldr	r2, [r7, #4]
2000823e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20008242:	ea4f 0cac 	mov.w	ip, ip, asr #2
20008246:	fa0a fc0c 	lsl.w	ip, sl, ip
2000824a:	60d8      	str	r0, [r3, #12]
2000824c:	f8d0 8008 	ldr.w	r8, [r0, #8]
20008250:	ea4c 0202 	orr.w	r2, ip, r2
20008254:	607a      	str	r2, [r7, #4]
20008256:	f8c3 8008 	str.w	r8, [r3, #8]
2000825a:	f8c8 300c 	str.w	r3, [r8, #12]
2000825e:	6083      	str	r3, [r0, #8]
20008260:	f04f 0c01 	mov.w	ip, #1
20008264:	ea4f 03ae 	mov.w	r3, lr, asr #2
20008268:	fa0c fc03 	lsl.w	ip, ip, r3
2000826c:	4594      	cmp	ip, r2
2000826e:	f200 8082 	bhi.w	20008376 <_malloc_r+0x24a>
20008272:	ea12 0f0c 	tst.w	r2, ip
20008276:	d108      	bne.n	2000828a <_malloc_r+0x15e>
20008278:	f02e 0e03 	bic.w	lr, lr, #3
2000827c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20008280:	f10e 0e04 	add.w	lr, lr, #4
20008284:	ea12 0f0c 	tst.w	r2, ip
20008288:	d0f8      	beq.n	2000827c <_malloc_r+0x150>
2000828a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000828e:	46f2      	mov	sl, lr
20008290:	46c8      	mov	r8, r9
20008292:	f8d8 300c 	ldr.w	r3, [r8, #12]
20008296:	4598      	cmp	r8, r3
20008298:	d107      	bne.n	200082aa <_malloc_r+0x17e>
2000829a:	e168      	b.n	2000856e <_malloc_r+0x442>
2000829c:	2a00      	cmp	r2, #0
2000829e:	f280 8178 	bge.w	20008592 <_malloc_r+0x466>
200082a2:	68db      	ldr	r3, [r3, #12]
200082a4:	4598      	cmp	r8, r3
200082a6:	f000 8162 	beq.w	2000856e <_malloc_r+0x442>
200082aa:	6858      	ldr	r0, [r3, #4]
200082ac:	f020 0003 	bic.w	r0, r0, #3
200082b0:	1b02      	subs	r2, r0, r4
200082b2:	2a0f      	cmp	r2, #15
200082b4:	ddf2      	ble.n	2000829c <_malloc_r+0x170>
200082b6:	461d      	mov	r5, r3
200082b8:	191f      	adds	r7, r3, r4
200082ba:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200082be:	f044 0e01 	orr.w	lr, r4, #1
200082c2:	f855 4f08 	ldr.w	r4, [r5, #8]!
200082c6:	4630      	mov	r0, r6
200082c8:	50ba      	str	r2, [r7, r2]
200082ca:	f042 0201 	orr.w	r2, r2, #1
200082ce:	f8c3 e004 	str.w	lr, [r3, #4]
200082d2:	f8cc 4008 	str.w	r4, [ip, #8]
200082d6:	f8c4 c00c 	str.w	ip, [r4, #12]
200082da:	608f      	str	r7, [r1, #8]
200082dc:	60cf      	str	r7, [r1, #12]
200082de:	607a      	str	r2, [r7, #4]
200082e0:	60b9      	str	r1, [r7, #8]
200082e2:	60f9      	str	r1, [r7, #12]
200082e4:	f000 fb54 	bl	20008990 <__malloc_unlock>
200082e8:	e754      	b.n	20008194 <_malloc_r+0x68>
200082ea:	f1be 0f04 	cmp.w	lr, #4
200082ee:	bf9e      	ittt	ls
200082f0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200082f4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200082f8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200082fc:	f67f af65 	bls.w	200081ca <_malloc_r+0x9e>
20008300:	f1be 0f14 	cmp.w	lr, #20
20008304:	bf9c      	itt	ls
20008306:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000830a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000830e:	f67f af5c 	bls.w	200081ca <_malloc_r+0x9e>
20008312:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20008316:	bf9e      	ittt	ls
20008318:	ea4f 3e14 	movls.w	lr, r4, lsr #12
2000831c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20008320:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20008324:	f67f af51 	bls.w	200081ca <_malloc_r+0x9e>
20008328:	f5be 7faa 	cmp.w	lr, #340	; 0x154
2000832c:	bf9e      	ittt	ls
2000832e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20008332:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20008336:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000833a:	f67f af46 	bls.w	200081ca <_malloc_r+0x9e>
2000833e:	f240 5354 	movw	r3, #1364	; 0x554
20008342:	459e      	cmp	lr, r3
20008344:	bf95      	itete	ls
20008346:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000834a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000834e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20008352:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20008356:	bf98      	it	ls
20008358:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000835c:	e735      	b.n	200081ca <_malloc_r+0x9e>
2000835e:	eb03 020c 	add.w	r2, r3, ip
20008362:	f103 0508 	add.w	r5, r3, #8
20008366:	4630      	mov	r0, r6
20008368:	6853      	ldr	r3, [r2, #4]
2000836a:	f043 0301 	orr.w	r3, r3, #1
2000836e:	6053      	str	r3, [r2, #4]
20008370:	f000 fb0e 	bl	20008990 <__malloc_unlock>
20008374:	e70e      	b.n	20008194 <_malloc_r+0x68>
20008376:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000837a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000837e:	f023 0903 	bic.w	r9, r3, #3
20008382:	ebc4 0209 	rsb	r2, r4, r9
20008386:	454c      	cmp	r4, r9
20008388:	bf94      	ite	ls
2000838a:	2300      	movls	r3, #0
2000838c:	2301      	movhi	r3, #1
2000838e:	2a0f      	cmp	r2, #15
20008390:	bfd8      	it	le
20008392:	f043 0301 	orrle.w	r3, r3, #1
20008396:	2b00      	cmp	r3, #0
20008398:	f000 80a1 	beq.w	200084de <_malloc_r+0x3b2>
2000839c:	f24b 0be0 	movw	fp, #45280	; 0xb0e0
200083a0:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200083a4:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200083a8:	f8db 3000 	ldr.w	r3, [fp]
200083ac:	3310      	adds	r3, #16
200083ae:	191b      	adds	r3, r3, r4
200083b0:	f1b2 3fff 	cmp.w	r2, #4294967295
200083b4:	d006      	beq.n	200083c4 <_malloc_r+0x298>
200083b6:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200083ba:	331f      	adds	r3, #31
200083bc:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200083c0:	f023 031f 	bic.w	r3, r3, #31
200083c4:	4619      	mov	r1, r3
200083c6:	4630      	mov	r0, r6
200083c8:	9301      	str	r3, [sp, #4]
200083ca:	f001 f989 	bl	200096e0 <_sbrk_r>
200083ce:	9b01      	ldr	r3, [sp, #4]
200083d0:	f1b0 3fff 	cmp.w	r0, #4294967295
200083d4:	4682      	mov	sl, r0
200083d6:	f000 80f4 	beq.w	200085c2 <_malloc_r+0x496>
200083da:	eb08 0109 	add.w	r1, r8, r9
200083de:	4281      	cmp	r1, r0
200083e0:	f200 80ec 	bhi.w	200085bc <_malloc_r+0x490>
200083e4:	f8db 2004 	ldr.w	r2, [fp, #4]
200083e8:	189a      	adds	r2, r3, r2
200083ea:	4551      	cmp	r1, sl
200083ec:	f8cb 2004 	str.w	r2, [fp, #4]
200083f0:	f000 8145 	beq.w	2000867e <_malloc_r+0x552>
200083f4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200083f8:	f64a 4098 	movw	r0, #44184	; 0xac98
200083fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008400:	f1b5 3fff 	cmp.w	r5, #4294967295
20008404:	bf08      	it	eq
20008406:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
2000840a:	d003      	beq.n	20008414 <_malloc_r+0x2e8>
2000840c:	4452      	add	r2, sl
2000840e:	1a51      	subs	r1, r2, r1
20008410:	f8cb 1004 	str.w	r1, [fp, #4]
20008414:	f01a 0507 	ands.w	r5, sl, #7
20008418:	4630      	mov	r0, r6
2000841a:	bf17      	itett	ne
2000841c:	f1c5 0508 	rsbne	r5, r5, #8
20008420:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20008424:	44aa      	addne	sl, r5
20008426:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
2000842a:	4453      	add	r3, sl
2000842c:	051b      	lsls	r3, r3, #20
2000842e:	0d1b      	lsrs	r3, r3, #20
20008430:	1aed      	subs	r5, r5, r3
20008432:	4629      	mov	r1, r5
20008434:	f001 f954 	bl	200096e0 <_sbrk_r>
20008438:	f1b0 3fff 	cmp.w	r0, #4294967295
2000843c:	f000 812c 	beq.w	20008698 <_malloc_r+0x56c>
20008440:	ebca 0100 	rsb	r1, sl, r0
20008444:	1949      	adds	r1, r1, r5
20008446:	f041 0101 	orr.w	r1, r1, #1
2000844a:	f8db 2004 	ldr.w	r2, [fp, #4]
2000844e:	f24b 03e0 	movw	r3, #45280	; 0xb0e0
20008452:	f8c7 a008 	str.w	sl, [r7, #8]
20008456:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000845a:	18aa      	adds	r2, r5, r2
2000845c:	45b8      	cmp	r8, r7
2000845e:	f8cb 2004 	str.w	r2, [fp, #4]
20008462:	f8ca 1004 	str.w	r1, [sl, #4]
20008466:	d017      	beq.n	20008498 <_malloc_r+0x36c>
20008468:	f1b9 0f0f 	cmp.w	r9, #15
2000846c:	f240 80df 	bls.w	2000862e <_malloc_r+0x502>
20008470:	f1a9 010c 	sub.w	r1, r9, #12
20008474:	2505      	movs	r5, #5
20008476:	f021 0107 	bic.w	r1, r1, #7
2000847a:	eb08 0001 	add.w	r0, r8, r1
2000847e:	290f      	cmp	r1, #15
20008480:	6085      	str	r5, [r0, #8]
20008482:	6045      	str	r5, [r0, #4]
20008484:	f8d8 0004 	ldr.w	r0, [r8, #4]
20008488:	f000 0001 	and.w	r0, r0, #1
2000848c:	ea41 0000 	orr.w	r0, r1, r0
20008490:	f8c8 0004 	str.w	r0, [r8, #4]
20008494:	f200 80ac 	bhi.w	200085f0 <_malloc_r+0x4c4>
20008498:	46d0      	mov	r8, sl
2000849a:	f24b 03e0 	movw	r3, #45280	; 0xb0e0
2000849e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200084a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084a6:	428a      	cmp	r2, r1
200084a8:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200084ac:	bf88      	it	hi
200084ae:	62da      	strhi	r2, [r3, #44]	; 0x2c
200084b0:	f24b 03e0 	movw	r3, #45280	; 0xb0e0
200084b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084b8:	428a      	cmp	r2, r1
200084ba:	bf88      	it	hi
200084bc:	631a      	strhi	r2, [r3, #48]	; 0x30
200084be:	e082      	b.n	200085c6 <_malloc_r+0x49a>
200084c0:	185c      	adds	r4, r3, r1
200084c2:	689a      	ldr	r2, [r3, #8]
200084c4:	68d9      	ldr	r1, [r3, #12]
200084c6:	4630      	mov	r0, r6
200084c8:	6866      	ldr	r6, [r4, #4]
200084ca:	f103 0508 	add.w	r5, r3, #8
200084ce:	608a      	str	r2, [r1, #8]
200084d0:	f046 0301 	orr.w	r3, r6, #1
200084d4:	60d1      	str	r1, [r2, #12]
200084d6:	6063      	str	r3, [r4, #4]
200084d8:	f000 fa5a 	bl	20008990 <__malloc_unlock>
200084dc:	e65a      	b.n	20008194 <_malloc_r+0x68>
200084de:	eb08 0304 	add.w	r3, r8, r4
200084e2:	f042 0201 	orr.w	r2, r2, #1
200084e6:	f044 0401 	orr.w	r4, r4, #1
200084ea:	4630      	mov	r0, r6
200084ec:	f8c8 4004 	str.w	r4, [r8, #4]
200084f0:	f108 0508 	add.w	r5, r8, #8
200084f4:	605a      	str	r2, [r3, #4]
200084f6:	60bb      	str	r3, [r7, #8]
200084f8:	f000 fa4a 	bl	20008990 <__malloc_unlock>
200084fc:	e64a      	b.n	20008194 <_malloc_r+0x68>
200084fe:	ea4f 225c 	mov.w	r2, ip, lsr #9
20008502:	2a04      	cmp	r2, #4
20008504:	d954      	bls.n	200085b0 <_malloc_r+0x484>
20008506:	2a14      	cmp	r2, #20
20008508:	f200 8089 	bhi.w	2000861e <_malloc_r+0x4f2>
2000850c:	325b      	adds	r2, #91	; 0x5b
2000850e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20008512:	44a8      	add	r8, r5
20008514:	f64a 4798 	movw	r7, #44184	; 0xac98
20008518:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000851c:	f8d8 0008 	ldr.w	r0, [r8, #8]
20008520:	4540      	cmp	r0, r8
20008522:	d103      	bne.n	2000852c <_malloc_r+0x400>
20008524:	e06f      	b.n	20008606 <_malloc_r+0x4da>
20008526:	6880      	ldr	r0, [r0, #8]
20008528:	4580      	cmp	r8, r0
2000852a:	d004      	beq.n	20008536 <_malloc_r+0x40a>
2000852c:	6842      	ldr	r2, [r0, #4]
2000852e:	f022 0203 	bic.w	r2, r2, #3
20008532:	4594      	cmp	ip, r2
20008534:	d3f7      	bcc.n	20008526 <_malloc_r+0x3fa>
20008536:	f8d0 c00c 	ldr.w	ip, [r0, #12]
2000853a:	f8c3 c00c 	str.w	ip, [r3, #12]
2000853e:	6098      	str	r0, [r3, #8]
20008540:	687a      	ldr	r2, [r7, #4]
20008542:	60c3      	str	r3, [r0, #12]
20008544:	f8cc 3008 	str.w	r3, [ip, #8]
20008548:	e68a      	b.n	20008260 <_malloc_r+0x134>
2000854a:	191f      	adds	r7, r3, r4
2000854c:	4630      	mov	r0, r6
2000854e:	f044 0401 	orr.w	r4, r4, #1
20008552:	60cf      	str	r7, [r1, #12]
20008554:	605c      	str	r4, [r3, #4]
20008556:	f103 0508 	add.w	r5, r3, #8
2000855a:	50ba      	str	r2, [r7, r2]
2000855c:	f042 0201 	orr.w	r2, r2, #1
20008560:	608f      	str	r7, [r1, #8]
20008562:	607a      	str	r2, [r7, #4]
20008564:	60b9      	str	r1, [r7, #8]
20008566:	60f9      	str	r1, [r7, #12]
20008568:	f000 fa12 	bl	20008990 <__malloc_unlock>
2000856c:	e612      	b.n	20008194 <_malloc_r+0x68>
2000856e:	f10a 0a01 	add.w	sl, sl, #1
20008572:	f01a 0f03 	tst.w	sl, #3
20008576:	d05f      	beq.n	20008638 <_malloc_r+0x50c>
20008578:	f103 0808 	add.w	r8, r3, #8
2000857c:	e689      	b.n	20008292 <_malloc_r+0x166>
2000857e:	f103 0208 	add.w	r2, r3, #8
20008582:	68d3      	ldr	r3, [r2, #12]
20008584:	429a      	cmp	r2, r3
20008586:	bf08      	it	eq
20008588:	f10e 0e02 	addeq.w	lr, lr, #2
2000858c:	f43f ae36 	beq.w	200081fc <_malloc_r+0xd0>
20008590:	e5ef      	b.n	20008172 <_malloc_r+0x46>
20008592:	461d      	mov	r5, r3
20008594:	1819      	adds	r1, r3, r0
20008596:	68da      	ldr	r2, [r3, #12]
20008598:	4630      	mov	r0, r6
2000859a:	f855 3f08 	ldr.w	r3, [r5, #8]!
2000859e:	684c      	ldr	r4, [r1, #4]
200085a0:	6093      	str	r3, [r2, #8]
200085a2:	f044 0401 	orr.w	r4, r4, #1
200085a6:	60da      	str	r2, [r3, #12]
200085a8:	604c      	str	r4, [r1, #4]
200085aa:	f000 f9f1 	bl	20008990 <__malloc_unlock>
200085ae:	e5f1      	b.n	20008194 <_malloc_r+0x68>
200085b0:	ea4f 129c 	mov.w	r2, ip, lsr #6
200085b4:	3238      	adds	r2, #56	; 0x38
200085b6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200085ba:	e7aa      	b.n	20008512 <_malloc_r+0x3e6>
200085bc:	45b8      	cmp	r8, r7
200085be:	f43f af11 	beq.w	200083e4 <_malloc_r+0x2b8>
200085c2:	f8d7 8008 	ldr.w	r8, [r7, #8]
200085c6:	f8d8 2004 	ldr.w	r2, [r8, #4]
200085ca:	f022 0203 	bic.w	r2, r2, #3
200085ce:	4294      	cmp	r4, r2
200085d0:	bf94      	ite	ls
200085d2:	2300      	movls	r3, #0
200085d4:	2301      	movhi	r3, #1
200085d6:	1b12      	subs	r2, r2, r4
200085d8:	2a0f      	cmp	r2, #15
200085da:	bfd8      	it	le
200085dc:	f043 0301 	orrle.w	r3, r3, #1
200085e0:	2b00      	cmp	r3, #0
200085e2:	f43f af7c 	beq.w	200084de <_malloc_r+0x3b2>
200085e6:	4630      	mov	r0, r6
200085e8:	2500      	movs	r5, #0
200085ea:	f000 f9d1 	bl	20008990 <__malloc_unlock>
200085ee:	e5d1      	b.n	20008194 <_malloc_r+0x68>
200085f0:	f108 0108 	add.w	r1, r8, #8
200085f4:	4630      	mov	r0, r6
200085f6:	9301      	str	r3, [sp, #4]
200085f8:	f7ff fa16 	bl	20007a28 <_free_r>
200085fc:	9b01      	ldr	r3, [sp, #4]
200085fe:	f8d7 8008 	ldr.w	r8, [r7, #8]
20008602:	685a      	ldr	r2, [r3, #4]
20008604:	e749      	b.n	2000849a <_malloc_r+0x36e>
20008606:	f04f 0a01 	mov.w	sl, #1
2000860a:	f8d7 8004 	ldr.w	r8, [r7, #4]
2000860e:	1092      	asrs	r2, r2, #2
20008610:	4684      	mov	ip, r0
20008612:	fa0a f202 	lsl.w	r2, sl, r2
20008616:	ea48 0202 	orr.w	r2, r8, r2
2000861a:	607a      	str	r2, [r7, #4]
2000861c:	e78d      	b.n	2000853a <_malloc_r+0x40e>
2000861e:	2a54      	cmp	r2, #84	; 0x54
20008620:	d824      	bhi.n	2000866c <_malloc_r+0x540>
20008622:	ea4f 321c 	mov.w	r2, ip, lsr #12
20008626:	326e      	adds	r2, #110	; 0x6e
20008628:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000862c:	e771      	b.n	20008512 <_malloc_r+0x3e6>
2000862e:	2301      	movs	r3, #1
20008630:	46d0      	mov	r8, sl
20008632:	f8ca 3004 	str.w	r3, [sl, #4]
20008636:	e7c6      	b.n	200085c6 <_malloc_r+0x49a>
20008638:	464a      	mov	r2, r9
2000863a:	f01e 0f03 	tst.w	lr, #3
2000863e:	4613      	mov	r3, r2
20008640:	f10e 3eff 	add.w	lr, lr, #4294967295
20008644:	d033      	beq.n	200086ae <_malloc_r+0x582>
20008646:	f853 2908 	ldr.w	r2, [r3], #-8
2000864a:	429a      	cmp	r2, r3
2000864c:	d0f5      	beq.n	2000863a <_malloc_r+0x50e>
2000864e:	687b      	ldr	r3, [r7, #4]
20008650:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20008654:	459c      	cmp	ip, r3
20008656:	f63f ae8e 	bhi.w	20008376 <_malloc_r+0x24a>
2000865a:	f1bc 0f00 	cmp.w	ip, #0
2000865e:	f43f ae8a 	beq.w	20008376 <_malloc_r+0x24a>
20008662:	ea1c 0f03 	tst.w	ip, r3
20008666:	d027      	beq.n	200086b8 <_malloc_r+0x58c>
20008668:	46d6      	mov	lr, sl
2000866a:	e60e      	b.n	2000828a <_malloc_r+0x15e>
2000866c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20008670:	d815      	bhi.n	2000869e <_malloc_r+0x572>
20008672:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20008676:	3277      	adds	r2, #119	; 0x77
20008678:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000867c:	e749      	b.n	20008512 <_malloc_r+0x3e6>
2000867e:	0508      	lsls	r0, r1, #20
20008680:	0d00      	lsrs	r0, r0, #20
20008682:	2800      	cmp	r0, #0
20008684:	f47f aeb6 	bne.w	200083f4 <_malloc_r+0x2c8>
20008688:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000868c:	444b      	add	r3, r9
2000868e:	f043 0301 	orr.w	r3, r3, #1
20008692:	f8c8 3004 	str.w	r3, [r8, #4]
20008696:	e700      	b.n	2000849a <_malloc_r+0x36e>
20008698:	2101      	movs	r1, #1
2000869a:	2500      	movs	r5, #0
2000869c:	e6d5      	b.n	2000844a <_malloc_r+0x31e>
2000869e:	f240 5054 	movw	r0, #1364	; 0x554
200086a2:	4282      	cmp	r2, r0
200086a4:	d90d      	bls.n	200086c2 <_malloc_r+0x596>
200086a6:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200086aa:	227e      	movs	r2, #126	; 0x7e
200086ac:	e731      	b.n	20008512 <_malloc_r+0x3e6>
200086ae:	687b      	ldr	r3, [r7, #4]
200086b0:	ea23 030c 	bic.w	r3, r3, ip
200086b4:	607b      	str	r3, [r7, #4]
200086b6:	e7cb      	b.n	20008650 <_malloc_r+0x524>
200086b8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200086bc:	f10a 0a04 	add.w	sl, sl, #4
200086c0:	e7cf      	b.n	20008662 <_malloc_r+0x536>
200086c2:	ea4f 429c 	mov.w	r2, ip, lsr #18
200086c6:	327c      	adds	r2, #124	; 0x7c
200086c8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200086cc:	e721      	b.n	20008512 <_malloc_r+0x3e6>
200086ce:	bf00      	nop

200086d0 <memchr>:
200086d0:	f010 0f03 	tst.w	r0, #3
200086d4:	b2c9      	uxtb	r1, r1
200086d6:	b410      	push	{r4}
200086d8:	d010      	beq.n	200086fc <memchr+0x2c>
200086da:	2a00      	cmp	r2, #0
200086dc:	d02f      	beq.n	2000873e <memchr+0x6e>
200086de:	7803      	ldrb	r3, [r0, #0]
200086e0:	428b      	cmp	r3, r1
200086e2:	d02a      	beq.n	2000873a <memchr+0x6a>
200086e4:	3a01      	subs	r2, #1
200086e6:	e005      	b.n	200086f4 <memchr+0x24>
200086e8:	2a00      	cmp	r2, #0
200086ea:	d028      	beq.n	2000873e <memchr+0x6e>
200086ec:	7803      	ldrb	r3, [r0, #0]
200086ee:	3a01      	subs	r2, #1
200086f0:	428b      	cmp	r3, r1
200086f2:	d022      	beq.n	2000873a <memchr+0x6a>
200086f4:	3001      	adds	r0, #1
200086f6:	f010 0f03 	tst.w	r0, #3
200086fa:	d1f5      	bne.n	200086e8 <memchr+0x18>
200086fc:	2a03      	cmp	r2, #3
200086fe:	d911      	bls.n	20008724 <memchr+0x54>
20008700:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20008704:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20008708:	6803      	ldr	r3, [r0, #0]
2000870a:	ea84 0303 	eor.w	r3, r4, r3
2000870e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20008712:	ea2c 0303 	bic.w	r3, ip, r3
20008716:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
2000871a:	d103      	bne.n	20008724 <memchr+0x54>
2000871c:	3a04      	subs	r2, #4
2000871e:	3004      	adds	r0, #4
20008720:	2a03      	cmp	r2, #3
20008722:	d8f1      	bhi.n	20008708 <memchr+0x38>
20008724:	b15a      	cbz	r2, 2000873e <memchr+0x6e>
20008726:	7803      	ldrb	r3, [r0, #0]
20008728:	428b      	cmp	r3, r1
2000872a:	d006      	beq.n	2000873a <memchr+0x6a>
2000872c:	3a01      	subs	r2, #1
2000872e:	b132      	cbz	r2, 2000873e <memchr+0x6e>
20008730:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20008734:	3a01      	subs	r2, #1
20008736:	428b      	cmp	r3, r1
20008738:	d1f9      	bne.n	2000872e <memchr+0x5e>
2000873a:	bc10      	pop	{r4}
2000873c:	4770      	bx	lr
2000873e:	2000      	movs	r0, #0
20008740:	e7fb      	b.n	2000873a <memchr+0x6a>
20008742:	bf00      	nop

20008744 <memcpy>:
20008744:	2a03      	cmp	r2, #3
20008746:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000874a:	d80b      	bhi.n	20008764 <memcpy+0x20>
2000874c:	b13a      	cbz	r2, 2000875e <memcpy+0x1a>
2000874e:	2300      	movs	r3, #0
20008750:	f811 c003 	ldrb.w	ip, [r1, r3]
20008754:	f800 c003 	strb.w	ip, [r0, r3]
20008758:	3301      	adds	r3, #1
2000875a:	4293      	cmp	r3, r2
2000875c:	d1f8      	bne.n	20008750 <memcpy+0xc>
2000875e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20008762:	4770      	bx	lr
20008764:	1882      	adds	r2, r0, r2
20008766:	460c      	mov	r4, r1
20008768:	4603      	mov	r3, r0
2000876a:	e003      	b.n	20008774 <memcpy+0x30>
2000876c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20008770:	f803 1c01 	strb.w	r1, [r3, #-1]
20008774:	f003 0603 	and.w	r6, r3, #3
20008778:	4619      	mov	r1, r3
2000877a:	46a4      	mov	ip, r4
2000877c:	3301      	adds	r3, #1
2000877e:	3401      	adds	r4, #1
20008780:	2e00      	cmp	r6, #0
20008782:	d1f3      	bne.n	2000876c <memcpy+0x28>
20008784:	f01c 0403 	ands.w	r4, ip, #3
20008788:	4663      	mov	r3, ip
2000878a:	bf08      	it	eq
2000878c:	ebc1 0c02 	rsbeq	ip, r1, r2
20008790:	d068      	beq.n	20008864 <memcpy+0x120>
20008792:	4265      	negs	r5, r4
20008794:	f1c4 0a04 	rsb	sl, r4, #4
20008798:	eb0c 0705 	add.w	r7, ip, r5
2000879c:	4633      	mov	r3, r6
2000879e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200087a2:	f85c 6005 	ldr.w	r6, [ip, r5]
200087a6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200087aa:	1a55      	subs	r5, r2, r1
200087ac:	e008      	b.n	200087c0 <memcpy+0x7c>
200087ae:	f857 4f04 	ldr.w	r4, [r7, #4]!
200087b2:	4626      	mov	r6, r4
200087b4:	fa04 f40a 	lsl.w	r4, r4, sl
200087b8:	ea49 0404 	orr.w	r4, r9, r4
200087bc:	50cc      	str	r4, [r1, r3]
200087be:	3304      	adds	r3, #4
200087c0:	185c      	adds	r4, r3, r1
200087c2:	2d03      	cmp	r5, #3
200087c4:	fa26 f908 	lsr.w	r9, r6, r8
200087c8:	f1a5 0504 	sub.w	r5, r5, #4
200087cc:	eb0c 0603 	add.w	r6, ip, r3
200087d0:	dced      	bgt.n	200087ae <memcpy+0x6a>
200087d2:	2300      	movs	r3, #0
200087d4:	e002      	b.n	200087dc <memcpy+0x98>
200087d6:	5cf1      	ldrb	r1, [r6, r3]
200087d8:	54e1      	strb	r1, [r4, r3]
200087da:	3301      	adds	r3, #1
200087dc:	1919      	adds	r1, r3, r4
200087de:	4291      	cmp	r1, r2
200087e0:	d3f9      	bcc.n	200087d6 <memcpy+0x92>
200087e2:	e7bc      	b.n	2000875e <memcpy+0x1a>
200087e4:	f853 4c40 	ldr.w	r4, [r3, #-64]
200087e8:	f841 4c40 	str.w	r4, [r1, #-64]
200087ec:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200087f0:	f841 4c3c 	str.w	r4, [r1, #-60]
200087f4:	f853 4c38 	ldr.w	r4, [r3, #-56]
200087f8:	f841 4c38 	str.w	r4, [r1, #-56]
200087fc:	f853 4c34 	ldr.w	r4, [r3, #-52]
20008800:	f841 4c34 	str.w	r4, [r1, #-52]
20008804:	f853 4c30 	ldr.w	r4, [r3, #-48]
20008808:	f841 4c30 	str.w	r4, [r1, #-48]
2000880c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20008810:	f841 4c2c 	str.w	r4, [r1, #-44]
20008814:	f853 4c28 	ldr.w	r4, [r3, #-40]
20008818:	f841 4c28 	str.w	r4, [r1, #-40]
2000881c:	f853 4c24 	ldr.w	r4, [r3, #-36]
20008820:	f841 4c24 	str.w	r4, [r1, #-36]
20008824:	f853 4c20 	ldr.w	r4, [r3, #-32]
20008828:	f841 4c20 	str.w	r4, [r1, #-32]
2000882c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20008830:	f841 4c1c 	str.w	r4, [r1, #-28]
20008834:	f853 4c18 	ldr.w	r4, [r3, #-24]
20008838:	f841 4c18 	str.w	r4, [r1, #-24]
2000883c:	f853 4c14 	ldr.w	r4, [r3, #-20]
20008840:	f841 4c14 	str.w	r4, [r1, #-20]
20008844:	f853 4c10 	ldr.w	r4, [r3, #-16]
20008848:	f841 4c10 	str.w	r4, [r1, #-16]
2000884c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20008850:	f841 4c0c 	str.w	r4, [r1, #-12]
20008854:	f853 4c08 	ldr.w	r4, [r3, #-8]
20008858:	f841 4c08 	str.w	r4, [r1, #-8]
2000885c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20008860:	f841 4c04 	str.w	r4, [r1, #-4]
20008864:	461c      	mov	r4, r3
20008866:	460d      	mov	r5, r1
20008868:	3340      	adds	r3, #64	; 0x40
2000886a:	3140      	adds	r1, #64	; 0x40
2000886c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20008870:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20008874:	dcb6      	bgt.n	200087e4 <memcpy+0xa0>
20008876:	4621      	mov	r1, r4
20008878:	462b      	mov	r3, r5
2000887a:	1b54      	subs	r4, r2, r5
2000887c:	e00f      	b.n	2000889e <memcpy+0x15a>
2000887e:	f851 5c10 	ldr.w	r5, [r1, #-16]
20008882:	f843 5c10 	str.w	r5, [r3, #-16]
20008886:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000888a:	f843 5c0c 	str.w	r5, [r3, #-12]
2000888e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20008892:	f843 5c08 	str.w	r5, [r3, #-8]
20008896:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000889a:	f843 5c04 	str.w	r5, [r3, #-4]
2000889e:	2c0f      	cmp	r4, #15
200088a0:	460d      	mov	r5, r1
200088a2:	469c      	mov	ip, r3
200088a4:	f101 0110 	add.w	r1, r1, #16
200088a8:	f103 0310 	add.w	r3, r3, #16
200088ac:	f1a4 0410 	sub.w	r4, r4, #16
200088b0:	dce5      	bgt.n	2000887e <memcpy+0x13a>
200088b2:	ebcc 0102 	rsb	r1, ip, r2
200088b6:	2300      	movs	r3, #0
200088b8:	e003      	b.n	200088c2 <memcpy+0x17e>
200088ba:	58ec      	ldr	r4, [r5, r3]
200088bc:	f84c 4003 	str.w	r4, [ip, r3]
200088c0:	3304      	adds	r3, #4
200088c2:	195e      	adds	r6, r3, r5
200088c4:	2903      	cmp	r1, #3
200088c6:	eb03 040c 	add.w	r4, r3, ip
200088ca:	f1a1 0104 	sub.w	r1, r1, #4
200088ce:	dcf4      	bgt.n	200088ba <memcpy+0x176>
200088d0:	e77f      	b.n	200087d2 <memcpy+0x8e>
200088d2:	bf00      	nop

200088d4 <memmove>:
200088d4:	4288      	cmp	r0, r1
200088d6:	468c      	mov	ip, r1
200088d8:	b470      	push	{r4, r5, r6}
200088da:	4605      	mov	r5, r0
200088dc:	4614      	mov	r4, r2
200088de:	d90e      	bls.n	200088fe <memmove+0x2a>
200088e0:	188b      	adds	r3, r1, r2
200088e2:	4298      	cmp	r0, r3
200088e4:	d20b      	bcs.n	200088fe <memmove+0x2a>
200088e6:	b142      	cbz	r2, 200088fa <memmove+0x26>
200088e8:	ebc2 0c03 	rsb	ip, r2, r3
200088ec:	4601      	mov	r1, r0
200088ee:	1e53      	subs	r3, r2, #1
200088f0:	f81c 2003 	ldrb.w	r2, [ip, r3]
200088f4:	54ca      	strb	r2, [r1, r3]
200088f6:	3b01      	subs	r3, #1
200088f8:	d2fa      	bcs.n	200088f0 <memmove+0x1c>
200088fa:	bc70      	pop	{r4, r5, r6}
200088fc:	4770      	bx	lr
200088fe:	2a0f      	cmp	r2, #15
20008900:	d809      	bhi.n	20008916 <memmove+0x42>
20008902:	2c00      	cmp	r4, #0
20008904:	d0f9      	beq.n	200088fa <memmove+0x26>
20008906:	2300      	movs	r3, #0
20008908:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000890c:	54ea      	strb	r2, [r5, r3]
2000890e:	3301      	adds	r3, #1
20008910:	42a3      	cmp	r3, r4
20008912:	d1f9      	bne.n	20008908 <memmove+0x34>
20008914:	e7f1      	b.n	200088fa <memmove+0x26>
20008916:	ea41 0300 	orr.w	r3, r1, r0
2000891a:	f013 0f03 	tst.w	r3, #3
2000891e:	d1f0      	bne.n	20008902 <memmove+0x2e>
20008920:	4694      	mov	ip, r2
20008922:	460c      	mov	r4, r1
20008924:	4603      	mov	r3, r0
20008926:	6825      	ldr	r5, [r4, #0]
20008928:	f1ac 0c10 	sub.w	ip, ip, #16
2000892c:	601d      	str	r5, [r3, #0]
2000892e:	6865      	ldr	r5, [r4, #4]
20008930:	605d      	str	r5, [r3, #4]
20008932:	68a5      	ldr	r5, [r4, #8]
20008934:	609d      	str	r5, [r3, #8]
20008936:	68e5      	ldr	r5, [r4, #12]
20008938:	3410      	adds	r4, #16
2000893a:	60dd      	str	r5, [r3, #12]
2000893c:	3310      	adds	r3, #16
2000893e:	f1bc 0f0f 	cmp.w	ip, #15
20008942:	d8f0      	bhi.n	20008926 <memmove+0x52>
20008944:	3a10      	subs	r2, #16
20008946:	ea4f 1c12 	mov.w	ip, r2, lsr #4
2000894a:	f10c 0501 	add.w	r5, ip, #1
2000894e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20008952:	012d      	lsls	r5, r5, #4
20008954:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20008958:	eb01 0c05 	add.w	ip, r1, r5
2000895c:	1945      	adds	r5, r0, r5
2000895e:	2e03      	cmp	r6, #3
20008960:	4634      	mov	r4, r6
20008962:	d9ce      	bls.n	20008902 <memmove+0x2e>
20008964:	2300      	movs	r3, #0
20008966:	f85c 2003 	ldr.w	r2, [ip, r3]
2000896a:	50ea      	str	r2, [r5, r3]
2000896c:	3304      	adds	r3, #4
2000896e:	1af2      	subs	r2, r6, r3
20008970:	2a03      	cmp	r2, #3
20008972:	d8f8      	bhi.n	20008966 <memmove+0x92>
20008974:	3e04      	subs	r6, #4
20008976:	08b3      	lsrs	r3, r6, #2
20008978:	1c5a      	adds	r2, r3, #1
2000897a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
2000897e:	0092      	lsls	r2, r2, #2
20008980:	4494      	add	ip, r2
20008982:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20008986:	18ad      	adds	r5, r5, r2
20008988:	e7bb      	b.n	20008902 <memmove+0x2e>
2000898a:	bf00      	nop

2000898c <__malloc_lock>:
2000898c:	4770      	bx	lr
2000898e:	bf00      	nop

20008990 <__malloc_unlock>:
20008990:	4770      	bx	lr
20008992:	bf00      	nop

20008994 <__hi0bits>:
20008994:	0c02      	lsrs	r2, r0, #16
20008996:	4603      	mov	r3, r0
20008998:	0412      	lsls	r2, r2, #16
2000899a:	b1b2      	cbz	r2, 200089ca <__hi0bits+0x36>
2000899c:	2000      	movs	r0, #0
2000899e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
200089a2:	d101      	bne.n	200089a8 <__hi0bits+0x14>
200089a4:	3008      	adds	r0, #8
200089a6:	021b      	lsls	r3, r3, #8
200089a8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
200089ac:	d101      	bne.n	200089b2 <__hi0bits+0x1e>
200089ae:	3004      	adds	r0, #4
200089b0:	011b      	lsls	r3, r3, #4
200089b2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
200089b6:	d101      	bne.n	200089bc <__hi0bits+0x28>
200089b8:	3002      	adds	r0, #2
200089ba:	009b      	lsls	r3, r3, #2
200089bc:	2b00      	cmp	r3, #0
200089be:	db03      	blt.n	200089c8 <__hi0bits+0x34>
200089c0:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
200089c4:	d004      	beq.n	200089d0 <__hi0bits+0x3c>
200089c6:	3001      	adds	r0, #1
200089c8:	4770      	bx	lr
200089ca:	0403      	lsls	r3, r0, #16
200089cc:	2010      	movs	r0, #16
200089ce:	e7e6      	b.n	2000899e <__hi0bits+0xa>
200089d0:	2020      	movs	r0, #32
200089d2:	4770      	bx	lr

200089d4 <__lo0bits>:
200089d4:	6803      	ldr	r3, [r0, #0]
200089d6:	4602      	mov	r2, r0
200089d8:	f013 0007 	ands.w	r0, r3, #7
200089dc:	d009      	beq.n	200089f2 <__lo0bits+0x1e>
200089de:	f013 0f01 	tst.w	r3, #1
200089e2:	d121      	bne.n	20008a28 <__lo0bits+0x54>
200089e4:	f013 0f02 	tst.w	r3, #2
200089e8:	d122      	bne.n	20008a30 <__lo0bits+0x5c>
200089ea:	089b      	lsrs	r3, r3, #2
200089ec:	2002      	movs	r0, #2
200089ee:	6013      	str	r3, [r2, #0]
200089f0:	4770      	bx	lr
200089f2:	b299      	uxth	r1, r3
200089f4:	b909      	cbnz	r1, 200089fa <__lo0bits+0x26>
200089f6:	0c1b      	lsrs	r3, r3, #16
200089f8:	2010      	movs	r0, #16
200089fa:	f013 0fff 	tst.w	r3, #255	; 0xff
200089fe:	d101      	bne.n	20008a04 <__lo0bits+0x30>
20008a00:	3008      	adds	r0, #8
20008a02:	0a1b      	lsrs	r3, r3, #8
20008a04:	f013 0f0f 	tst.w	r3, #15
20008a08:	d101      	bne.n	20008a0e <__lo0bits+0x3a>
20008a0a:	3004      	adds	r0, #4
20008a0c:	091b      	lsrs	r3, r3, #4
20008a0e:	f013 0f03 	tst.w	r3, #3
20008a12:	d101      	bne.n	20008a18 <__lo0bits+0x44>
20008a14:	3002      	adds	r0, #2
20008a16:	089b      	lsrs	r3, r3, #2
20008a18:	f013 0f01 	tst.w	r3, #1
20008a1c:	d102      	bne.n	20008a24 <__lo0bits+0x50>
20008a1e:	085b      	lsrs	r3, r3, #1
20008a20:	d004      	beq.n	20008a2c <__lo0bits+0x58>
20008a22:	3001      	adds	r0, #1
20008a24:	6013      	str	r3, [r2, #0]
20008a26:	4770      	bx	lr
20008a28:	2000      	movs	r0, #0
20008a2a:	4770      	bx	lr
20008a2c:	2020      	movs	r0, #32
20008a2e:	4770      	bx	lr
20008a30:	085b      	lsrs	r3, r3, #1
20008a32:	2001      	movs	r0, #1
20008a34:	6013      	str	r3, [r2, #0]
20008a36:	4770      	bx	lr

20008a38 <__mcmp>:
20008a38:	4603      	mov	r3, r0
20008a3a:	690a      	ldr	r2, [r1, #16]
20008a3c:	6900      	ldr	r0, [r0, #16]
20008a3e:	b410      	push	{r4}
20008a40:	1a80      	subs	r0, r0, r2
20008a42:	d111      	bne.n	20008a68 <__mcmp+0x30>
20008a44:	3204      	adds	r2, #4
20008a46:	f103 0c14 	add.w	ip, r3, #20
20008a4a:	0092      	lsls	r2, r2, #2
20008a4c:	189b      	adds	r3, r3, r2
20008a4e:	1889      	adds	r1, r1, r2
20008a50:	3104      	adds	r1, #4
20008a52:	3304      	adds	r3, #4
20008a54:	f853 4c04 	ldr.w	r4, [r3, #-4]
20008a58:	3b04      	subs	r3, #4
20008a5a:	f851 2c04 	ldr.w	r2, [r1, #-4]
20008a5e:	3904      	subs	r1, #4
20008a60:	4294      	cmp	r4, r2
20008a62:	d103      	bne.n	20008a6c <__mcmp+0x34>
20008a64:	459c      	cmp	ip, r3
20008a66:	d3f5      	bcc.n	20008a54 <__mcmp+0x1c>
20008a68:	bc10      	pop	{r4}
20008a6a:	4770      	bx	lr
20008a6c:	bf38      	it	cc
20008a6e:	f04f 30ff 	movcc.w	r0, #4294967295
20008a72:	d3f9      	bcc.n	20008a68 <__mcmp+0x30>
20008a74:	2001      	movs	r0, #1
20008a76:	e7f7      	b.n	20008a68 <__mcmp+0x30>

20008a78 <__ulp>:
20008a78:	f240 0300 	movw	r3, #0
20008a7c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008a80:	ea01 0303 	and.w	r3, r1, r3
20008a84:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20008a88:	2b00      	cmp	r3, #0
20008a8a:	dd02      	ble.n	20008a92 <__ulp+0x1a>
20008a8c:	4619      	mov	r1, r3
20008a8e:	2000      	movs	r0, #0
20008a90:	4770      	bx	lr
20008a92:	425b      	negs	r3, r3
20008a94:	151b      	asrs	r3, r3, #20
20008a96:	2b13      	cmp	r3, #19
20008a98:	dd0e      	ble.n	20008ab8 <__ulp+0x40>
20008a9a:	3b14      	subs	r3, #20
20008a9c:	2b1e      	cmp	r3, #30
20008a9e:	dd03      	ble.n	20008aa8 <__ulp+0x30>
20008aa0:	2301      	movs	r3, #1
20008aa2:	2100      	movs	r1, #0
20008aa4:	4618      	mov	r0, r3
20008aa6:	4770      	bx	lr
20008aa8:	2201      	movs	r2, #1
20008aaa:	f1c3 031f 	rsb	r3, r3, #31
20008aae:	2100      	movs	r1, #0
20008ab0:	fa12 f303 	lsls.w	r3, r2, r3
20008ab4:	4618      	mov	r0, r3
20008ab6:	4770      	bx	lr
20008ab8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20008abc:	2000      	movs	r0, #0
20008abe:	fa52 f103 	asrs.w	r1, r2, r3
20008ac2:	4770      	bx	lr

20008ac4 <__b2d>:
20008ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008ac8:	6904      	ldr	r4, [r0, #16]
20008aca:	f100 0614 	add.w	r6, r0, #20
20008ace:	460f      	mov	r7, r1
20008ad0:	3404      	adds	r4, #4
20008ad2:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20008ad6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20008ada:	46a0      	mov	r8, r4
20008adc:	4628      	mov	r0, r5
20008ade:	f7ff ff59 	bl	20008994 <__hi0bits>
20008ae2:	280a      	cmp	r0, #10
20008ae4:	f1c0 0320 	rsb	r3, r0, #32
20008ae8:	603b      	str	r3, [r7, #0]
20008aea:	dc14      	bgt.n	20008b16 <__b2d+0x52>
20008aec:	42a6      	cmp	r6, r4
20008aee:	f1c0 030b 	rsb	r3, r0, #11
20008af2:	d237      	bcs.n	20008b64 <__b2d+0xa0>
20008af4:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008af8:	40d9      	lsrs	r1, r3
20008afa:	fa25 fc03 	lsr.w	ip, r5, r3
20008afe:	3015      	adds	r0, #21
20008b00:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20008b04:	4085      	lsls	r5, r0
20008b06:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20008b0a:	ea41 0205 	orr.w	r2, r1, r5
20008b0e:	4610      	mov	r0, r2
20008b10:	4619      	mov	r1, r3
20008b12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008b16:	42a6      	cmp	r6, r4
20008b18:	d320      	bcc.n	20008b5c <__b2d+0x98>
20008b1a:	2100      	movs	r1, #0
20008b1c:	380b      	subs	r0, #11
20008b1e:	bf02      	ittt	eq
20008b20:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20008b24:	460a      	moveq	r2, r1
20008b26:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20008b2a:	d0f0      	beq.n	20008b0e <__b2d+0x4a>
20008b2c:	42b4      	cmp	r4, r6
20008b2e:	f1c0 0320 	rsb	r3, r0, #32
20008b32:	d919      	bls.n	20008b68 <__b2d+0xa4>
20008b34:	f854 4c04 	ldr.w	r4, [r4, #-4]
20008b38:	40dc      	lsrs	r4, r3
20008b3a:	4085      	lsls	r5, r0
20008b3c:	fa21 fc03 	lsr.w	ip, r1, r3
20008b40:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20008b44:	fa11 f000 	lsls.w	r0, r1, r0
20008b48:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20008b4c:	ea44 0200 	orr.w	r2, r4, r0
20008b50:	ea45 030c 	orr.w	r3, r5, ip
20008b54:	4610      	mov	r0, r2
20008b56:	4619      	mov	r1, r3
20008b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008b5c:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008b60:	3c04      	subs	r4, #4
20008b62:	e7db      	b.n	20008b1c <__b2d+0x58>
20008b64:	2100      	movs	r1, #0
20008b66:	e7c8      	b.n	20008afa <__b2d+0x36>
20008b68:	2400      	movs	r4, #0
20008b6a:	e7e6      	b.n	20008b3a <__b2d+0x76>

20008b6c <__ratio>:
20008b6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20008b70:	b083      	sub	sp, #12
20008b72:	460e      	mov	r6, r1
20008b74:	a901      	add	r1, sp, #4
20008b76:	4607      	mov	r7, r0
20008b78:	f7ff ffa4 	bl	20008ac4 <__b2d>
20008b7c:	460d      	mov	r5, r1
20008b7e:	4604      	mov	r4, r0
20008b80:	4669      	mov	r1, sp
20008b82:	4630      	mov	r0, r6
20008b84:	f7ff ff9e 	bl	20008ac4 <__b2d>
20008b88:	f8dd c004 	ldr.w	ip, [sp, #4]
20008b8c:	46a9      	mov	r9, r5
20008b8e:	46a0      	mov	r8, r4
20008b90:	460b      	mov	r3, r1
20008b92:	4602      	mov	r2, r0
20008b94:	6931      	ldr	r1, [r6, #16]
20008b96:	4616      	mov	r6, r2
20008b98:	6938      	ldr	r0, [r7, #16]
20008b9a:	461f      	mov	r7, r3
20008b9c:	1a40      	subs	r0, r0, r1
20008b9e:	9900      	ldr	r1, [sp, #0]
20008ba0:	ebc1 010c 	rsb	r1, r1, ip
20008ba4:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20008ba8:	2900      	cmp	r1, #0
20008baa:	bfc9      	itett	gt
20008bac:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20008bb0:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20008bb4:	4624      	movgt	r4, r4
20008bb6:	464d      	movgt	r5, r9
20008bb8:	bfdc      	itt	le
20008bba:	4612      	movle	r2, r2
20008bbc:	463b      	movle	r3, r7
20008bbe:	4620      	mov	r0, r4
20008bc0:	4629      	mov	r1, r5
20008bc2:	f7fb fd01 	bl	200045c8 <__aeabi_ddiv>
20008bc6:	b003      	add	sp, #12
20008bc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20008bcc <_mprec_log10>:
20008bcc:	2817      	cmp	r0, #23
20008bce:	b510      	push	{r4, lr}
20008bd0:	4604      	mov	r4, r0
20008bd2:	dd0e      	ble.n	20008bf2 <_mprec_log10+0x26>
20008bd4:	f240 0100 	movw	r1, #0
20008bd8:	2000      	movs	r0, #0
20008bda:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008bde:	f240 0300 	movw	r3, #0
20008be2:	2200      	movs	r2, #0
20008be4:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008be8:	f7fb fbc4 	bl	20004374 <__aeabi_dmul>
20008bec:	3c01      	subs	r4, #1
20008bee:	d1f6      	bne.n	20008bde <_mprec_log10+0x12>
20008bf0:	bd10      	pop	{r4, pc}
20008bf2:	f64a 13d8 	movw	r3, #43480	; 0xa9d8
20008bf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008bfa:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20008bfe:	e9d3 0100 	ldrd	r0, r1, [r3]
20008c02:	bd10      	pop	{r4, pc}

20008c04 <__copybits>:
20008c04:	6913      	ldr	r3, [r2, #16]
20008c06:	3901      	subs	r1, #1
20008c08:	f102 0c14 	add.w	ip, r2, #20
20008c0c:	b410      	push	{r4}
20008c0e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20008c12:	114c      	asrs	r4, r1, #5
20008c14:	3214      	adds	r2, #20
20008c16:	3401      	adds	r4, #1
20008c18:	4594      	cmp	ip, r2
20008c1a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20008c1e:	d20f      	bcs.n	20008c40 <__copybits+0x3c>
20008c20:	2300      	movs	r3, #0
20008c22:	f85c 1003 	ldr.w	r1, [ip, r3]
20008c26:	50c1      	str	r1, [r0, r3]
20008c28:	3304      	adds	r3, #4
20008c2a:	eb03 010c 	add.w	r1, r3, ip
20008c2e:	428a      	cmp	r2, r1
20008c30:	d8f7      	bhi.n	20008c22 <__copybits+0x1e>
20008c32:	ea6f 0c0c 	mvn.w	ip, ip
20008c36:	4462      	add	r2, ip
20008c38:	f022 0203 	bic.w	r2, r2, #3
20008c3c:	3204      	adds	r2, #4
20008c3e:	1880      	adds	r0, r0, r2
20008c40:	4284      	cmp	r4, r0
20008c42:	d904      	bls.n	20008c4e <__copybits+0x4a>
20008c44:	2300      	movs	r3, #0
20008c46:	f840 3b04 	str.w	r3, [r0], #4
20008c4a:	4284      	cmp	r4, r0
20008c4c:	d8fb      	bhi.n	20008c46 <__copybits+0x42>
20008c4e:	bc10      	pop	{r4}
20008c50:	4770      	bx	lr
20008c52:	bf00      	nop

20008c54 <__any_on>:
20008c54:	6902      	ldr	r2, [r0, #16]
20008c56:	114b      	asrs	r3, r1, #5
20008c58:	429a      	cmp	r2, r3
20008c5a:	db10      	blt.n	20008c7e <__any_on+0x2a>
20008c5c:	dd0e      	ble.n	20008c7c <__any_on+0x28>
20008c5e:	f011 011f 	ands.w	r1, r1, #31
20008c62:	d00b      	beq.n	20008c7c <__any_on+0x28>
20008c64:	461a      	mov	r2, r3
20008c66:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20008c6a:	695b      	ldr	r3, [r3, #20]
20008c6c:	fa23 fc01 	lsr.w	ip, r3, r1
20008c70:	fa0c f101 	lsl.w	r1, ip, r1
20008c74:	4299      	cmp	r1, r3
20008c76:	d002      	beq.n	20008c7e <__any_on+0x2a>
20008c78:	2001      	movs	r0, #1
20008c7a:	4770      	bx	lr
20008c7c:	461a      	mov	r2, r3
20008c7e:	3204      	adds	r2, #4
20008c80:	f100 0114 	add.w	r1, r0, #20
20008c84:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20008c88:	f103 0c04 	add.w	ip, r3, #4
20008c8c:	4561      	cmp	r1, ip
20008c8e:	d20b      	bcs.n	20008ca8 <__any_on+0x54>
20008c90:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20008c94:	2a00      	cmp	r2, #0
20008c96:	d1ef      	bne.n	20008c78 <__any_on+0x24>
20008c98:	4299      	cmp	r1, r3
20008c9a:	d205      	bcs.n	20008ca8 <__any_on+0x54>
20008c9c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20008ca0:	2a00      	cmp	r2, #0
20008ca2:	d1e9      	bne.n	20008c78 <__any_on+0x24>
20008ca4:	4299      	cmp	r1, r3
20008ca6:	d3f9      	bcc.n	20008c9c <__any_on+0x48>
20008ca8:	2000      	movs	r0, #0
20008caa:	4770      	bx	lr

20008cac <_Bfree>:
20008cac:	b530      	push	{r4, r5, lr}
20008cae:	6a45      	ldr	r5, [r0, #36]	; 0x24
20008cb0:	b083      	sub	sp, #12
20008cb2:	4604      	mov	r4, r0
20008cb4:	b155      	cbz	r5, 20008ccc <_Bfree+0x20>
20008cb6:	b139      	cbz	r1, 20008cc8 <_Bfree+0x1c>
20008cb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
20008cba:	684a      	ldr	r2, [r1, #4]
20008cbc:	68db      	ldr	r3, [r3, #12]
20008cbe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20008cc2:	6008      	str	r0, [r1, #0]
20008cc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20008cc8:	b003      	add	sp, #12
20008cca:	bd30      	pop	{r4, r5, pc}
20008ccc:	2010      	movs	r0, #16
20008cce:	9101      	str	r1, [sp, #4]
20008cd0:	f7ff fa24 	bl	2000811c <malloc>
20008cd4:	9901      	ldr	r1, [sp, #4]
20008cd6:	6260      	str	r0, [r4, #36]	; 0x24
20008cd8:	60c5      	str	r5, [r0, #12]
20008cda:	6045      	str	r5, [r0, #4]
20008cdc:	6085      	str	r5, [r0, #8]
20008cde:	6005      	str	r5, [r0, #0]
20008ce0:	e7e9      	b.n	20008cb6 <_Bfree+0xa>
20008ce2:	bf00      	nop

20008ce4 <_Balloc>:
20008ce4:	b570      	push	{r4, r5, r6, lr}
20008ce6:	6a44      	ldr	r4, [r0, #36]	; 0x24
20008ce8:	4606      	mov	r6, r0
20008cea:	460d      	mov	r5, r1
20008cec:	b164      	cbz	r4, 20008d08 <_Balloc+0x24>
20008cee:	68e2      	ldr	r2, [r4, #12]
20008cf0:	b1a2      	cbz	r2, 20008d1c <_Balloc+0x38>
20008cf2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20008cf6:	b1eb      	cbz	r3, 20008d34 <_Balloc+0x50>
20008cf8:	6819      	ldr	r1, [r3, #0]
20008cfa:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20008cfe:	2200      	movs	r2, #0
20008d00:	60da      	str	r2, [r3, #12]
20008d02:	611a      	str	r2, [r3, #16]
20008d04:	4618      	mov	r0, r3
20008d06:	bd70      	pop	{r4, r5, r6, pc}
20008d08:	2010      	movs	r0, #16
20008d0a:	f7ff fa07 	bl	2000811c <malloc>
20008d0e:	2300      	movs	r3, #0
20008d10:	4604      	mov	r4, r0
20008d12:	6270      	str	r0, [r6, #36]	; 0x24
20008d14:	60c3      	str	r3, [r0, #12]
20008d16:	6043      	str	r3, [r0, #4]
20008d18:	6083      	str	r3, [r0, #8]
20008d1a:	6003      	str	r3, [r0, #0]
20008d1c:	2210      	movs	r2, #16
20008d1e:	4630      	mov	r0, r6
20008d20:	2104      	movs	r1, #4
20008d22:	f000 fe57 	bl	200099d4 <_calloc_r>
20008d26:	6a73      	ldr	r3, [r6, #36]	; 0x24
20008d28:	60e0      	str	r0, [r4, #12]
20008d2a:	68da      	ldr	r2, [r3, #12]
20008d2c:	2a00      	cmp	r2, #0
20008d2e:	d1e0      	bne.n	20008cf2 <_Balloc+0xe>
20008d30:	4613      	mov	r3, r2
20008d32:	e7e7      	b.n	20008d04 <_Balloc+0x20>
20008d34:	2401      	movs	r4, #1
20008d36:	4630      	mov	r0, r6
20008d38:	4621      	mov	r1, r4
20008d3a:	40ac      	lsls	r4, r5
20008d3c:	1d62      	adds	r2, r4, #5
20008d3e:	0092      	lsls	r2, r2, #2
20008d40:	f000 fe48 	bl	200099d4 <_calloc_r>
20008d44:	4603      	mov	r3, r0
20008d46:	2800      	cmp	r0, #0
20008d48:	d0dc      	beq.n	20008d04 <_Balloc+0x20>
20008d4a:	6045      	str	r5, [r0, #4]
20008d4c:	6084      	str	r4, [r0, #8]
20008d4e:	e7d6      	b.n	20008cfe <_Balloc+0x1a>

20008d50 <__d2b>:
20008d50:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008d54:	b083      	sub	sp, #12
20008d56:	2101      	movs	r1, #1
20008d58:	461d      	mov	r5, r3
20008d5a:	4614      	mov	r4, r2
20008d5c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20008d5e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20008d60:	f7ff ffc0 	bl	20008ce4 <_Balloc>
20008d64:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20008d68:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20008d6c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008d70:	4615      	mov	r5, r2
20008d72:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20008d76:	9300      	str	r3, [sp, #0]
20008d78:	bf1c      	itt	ne
20008d7a:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20008d7e:	9300      	strne	r3, [sp, #0]
20008d80:	4680      	mov	r8, r0
20008d82:	2c00      	cmp	r4, #0
20008d84:	d023      	beq.n	20008dce <__d2b+0x7e>
20008d86:	a802      	add	r0, sp, #8
20008d88:	f840 4d04 	str.w	r4, [r0, #-4]!
20008d8c:	f7ff fe22 	bl	200089d4 <__lo0bits>
20008d90:	4603      	mov	r3, r0
20008d92:	2800      	cmp	r0, #0
20008d94:	d137      	bne.n	20008e06 <__d2b+0xb6>
20008d96:	9901      	ldr	r1, [sp, #4]
20008d98:	9a00      	ldr	r2, [sp, #0]
20008d9a:	f8c8 1014 	str.w	r1, [r8, #20]
20008d9e:	2a00      	cmp	r2, #0
20008da0:	bf14      	ite	ne
20008da2:	2402      	movne	r4, #2
20008da4:	2401      	moveq	r4, #1
20008da6:	f8c8 2018 	str.w	r2, [r8, #24]
20008daa:	f8c8 4010 	str.w	r4, [r8, #16]
20008dae:	f1ba 0f00 	cmp.w	sl, #0
20008db2:	d01b      	beq.n	20008dec <__d2b+0x9c>
20008db4:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20008db8:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20008dbc:	f1aa 0a03 	sub.w	sl, sl, #3
20008dc0:	4453      	add	r3, sl
20008dc2:	603b      	str	r3, [r7, #0]
20008dc4:	6032      	str	r2, [r6, #0]
20008dc6:	4640      	mov	r0, r8
20008dc8:	b003      	add	sp, #12
20008dca:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20008dce:	4668      	mov	r0, sp
20008dd0:	f7ff fe00 	bl	200089d4 <__lo0bits>
20008dd4:	2301      	movs	r3, #1
20008dd6:	461c      	mov	r4, r3
20008dd8:	f8c8 3010 	str.w	r3, [r8, #16]
20008ddc:	9b00      	ldr	r3, [sp, #0]
20008dde:	f8c8 3014 	str.w	r3, [r8, #20]
20008de2:	f100 0320 	add.w	r3, r0, #32
20008de6:	f1ba 0f00 	cmp.w	sl, #0
20008dea:	d1e3      	bne.n	20008db4 <__d2b+0x64>
20008dec:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20008df0:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20008df4:	3b02      	subs	r3, #2
20008df6:	603b      	str	r3, [r7, #0]
20008df8:	6910      	ldr	r0, [r2, #16]
20008dfa:	f7ff fdcb 	bl	20008994 <__hi0bits>
20008dfe:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20008e02:	6030      	str	r0, [r6, #0]
20008e04:	e7df      	b.n	20008dc6 <__d2b+0x76>
20008e06:	9a00      	ldr	r2, [sp, #0]
20008e08:	f1c0 0120 	rsb	r1, r0, #32
20008e0c:	fa12 f101 	lsls.w	r1, r2, r1
20008e10:	40c2      	lsrs	r2, r0
20008e12:	9801      	ldr	r0, [sp, #4]
20008e14:	4301      	orrs	r1, r0
20008e16:	f8c8 1014 	str.w	r1, [r8, #20]
20008e1a:	9200      	str	r2, [sp, #0]
20008e1c:	e7bf      	b.n	20008d9e <__d2b+0x4e>
20008e1e:	bf00      	nop

20008e20 <__mdiff>:
20008e20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008e24:	6913      	ldr	r3, [r2, #16]
20008e26:	690f      	ldr	r7, [r1, #16]
20008e28:	460c      	mov	r4, r1
20008e2a:	4615      	mov	r5, r2
20008e2c:	1aff      	subs	r7, r7, r3
20008e2e:	2f00      	cmp	r7, #0
20008e30:	d04f      	beq.n	20008ed2 <__mdiff+0xb2>
20008e32:	db6a      	blt.n	20008f0a <__mdiff+0xea>
20008e34:	2700      	movs	r7, #0
20008e36:	f101 0614 	add.w	r6, r1, #20
20008e3a:	6861      	ldr	r1, [r4, #4]
20008e3c:	f7ff ff52 	bl	20008ce4 <_Balloc>
20008e40:	f8d5 8010 	ldr.w	r8, [r5, #16]
20008e44:	f8d4 c010 	ldr.w	ip, [r4, #16]
20008e48:	f105 0114 	add.w	r1, r5, #20
20008e4c:	2200      	movs	r2, #0
20008e4e:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20008e52:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20008e56:	f105 0814 	add.w	r8, r5, #20
20008e5a:	3414      	adds	r4, #20
20008e5c:	f100 0314 	add.w	r3, r0, #20
20008e60:	60c7      	str	r7, [r0, #12]
20008e62:	f851 7b04 	ldr.w	r7, [r1], #4
20008e66:	f856 5b04 	ldr.w	r5, [r6], #4
20008e6a:	46bb      	mov	fp, r7
20008e6c:	fa1f fa87 	uxth.w	sl, r7
20008e70:	0c3f      	lsrs	r7, r7, #16
20008e72:	fa1f f985 	uxth.w	r9, r5
20008e76:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20008e7a:	ebca 0a09 	rsb	sl, sl, r9
20008e7e:	4452      	add	r2, sl
20008e80:	eb07 4722 	add.w	r7, r7, r2, asr #16
20008e84:	b292      	uxth	r2, r2
20008e86:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20008e8a:	f843 2b04 	str.w	r2, [r3], #4
20008e8e:	143a      	asrs	r2, r7, #16
20008e90:	4588      	cmp	r8, r1
20008e92:	d8e6      	bhi.n	20008e62 <__mdiff+0x42>
20008e94:	42a6      	cmp	r6, r4
20008e96:	d20e      	bcs.n	20008eb6 <__mdiff+0x96>
20008e98:	f856 1b04 	ldr.w	r1, [r6], #4
20008e9c:	b28d      	uxth	r5, r1
20008e9e:	0c09      	lsrs	r1, r1, #16
20008ea0:	1952      	adds	r2, r2, r5
20008ea2:	eb01 4122 	add.w	r1, r1, r2, asr #16
20008ea6:	b292      	uxth	r2, r2
20008ea8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20008eac:	f843 2b04 	str.w	r2, [r3], #4
20008eb0:	140a      	asrs	r2, r1, #16
20008eb2:	42b4      	cmp	r4, r6
20008eb4:	d8f0      	bhi.n	20008e98 <__mdiff+0x78>
20008eb6:	f853 2c04 	ldr.w	r2, [r3, #-4]
20008eba:	b932      	cbnz	r2, 20008eca <__mdiff+0xaa>
20008ebc:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008ec0:	f10c 3cff 	add.w	ip, ip, #4294967295
20008ec4:	3b04      	subs	r3, #4
20008ec6:	2a00      	cmp	r2, #0
20008ec8:	d0f8      	beq.n	20008ebc <__mdiff+0x9c>
20008eca:	f8c0 c010 	str.w	ip, [r0, #16]
20008ece:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008ed2:	3304      	adds	r3, #4
20008ed4:	f101 0614 	add.w	r6, r1, #20
20008ed8:	009b      	lsls	r3, r3, #2
20008eda:	18d2      	adds	r2, r2, r3
20008edc:	18cb      	adds	r3, r1, r3
20008ede:	3304      	adds	r3, #4
20008ee0:	3204      	adds	r2, #4
20008ee2:	f853 cc04 	ldr.w	ip, [r3, #-4]
20008ee6:	3b04      	subs	r3, #4
20008ee8:	f852 1c04 	ldr.w	r1, [r2, #-4]
20008eec:	3a04      	subs	r2, #4
20008eee:	458c      	cmp	ip, r1
20008ef0:	d10a      	bne.n	20008f08 <__mdiff+0xe8>
20008ef2:	429e      	cmp	r6, r3
20008ef4:	d3f5      	bcc.n	20008ee2 <__mdiff+0xc2>
20008ef6:	2100      	movs	r1, #0
20008ef8:	f7ff fef4 	bl	20008ce4 <_Balloc>
20008efc:	2301      	movs	r3, #1
20008efe:	6103      	str	r3, [r0, #16]
20008f00:	2300      	movs	r3, #0
20008f02:	6143      	str	r3, [r0, #20]
20008f04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008f08:	d297      	bcs.n	20008e3a <__mdiff+0x1a>
20008f0a:	4623      	mov	r3, r4
20008f0c:	462c      	mov	r4, r5
20008f0e:	2701      	movs	r7, #1
20008f10:	461d      	mov	r5, r3
20008f12:	f104 0614 	add.w	r6, r4, #20
20008f16:	e790      	b.n	20008e3a <__mdiff+0x1a>

20008f18 <__lshift>:
20008f18:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008f1c:	690d      	ldr	r5, [r1, #16]
20008f1e:	688b      	ldr	r3, [r1, #8]
20008f20:	1156      	asrs	r6, r2, #5
20008f22:	3501      	adds	r5, #1
20008f24:	460c      	mov	r4, r1
20008f26:	19ad      	adds	r5, r5, r6
20008f28:	4690      	mov	r8, r2
20008f2a:	429d      	cmp	r5, r3
20008f2c:	4682      	mov	sl, r0
20008f2e:	6849      	ldr	r1, [r1, #4]
20008f30:	dd03      	ble.n	20008f3a <__lshift+0x22>
20008f32:	005b      	lsls	r3, r3, #1
20008f34:	3101      	adds	r1, #1
20008f36:	429d      	cmp	r5, r3
20008f38:	dcfb      	bgt.n	20008f32 <__lshift+0x1a>
20008f3a:	4650      	mov	r0, sl
20008f3c:	f7ff fed2 	bl	20008ce4 <_Balloc>
20008f40:	2e00      	cmp	r6, #0
20008f42:	4607      	mov	r7, r0
20008f44:	f100 0214 	add.w	r2, r0, #20
20008f48:	dd0a      	ble.n	20008f60 <__lshift+0x48>
20008f4a:	2300      	movs	r3, #0
20008f4c:	4619      	mov	r1, r3
20008f4e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20008f52:	3301      	adds	r3, #1
20008f54:	42b3      	cmp	r3, r6
20008f56:	d1fa      	bne.n	20008f4e <__lshift+0x36>
20008f58:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20008f5c:	f103 0214 	add.w	r2, r3, #20
20008f60:	6920      	ldr	r0, [r4, #16]
20008f62:	f104 0314 	add.w	r3, r4, #20
20008f66:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20008f6a:	3014      	adds	r0, #20
20008f6c:	f018 081f 	ands.w	r8, r8, #31
20008f70:	d01b      	beq.n	20008faa <__lshift+0x92>
20008f72:	f1c8 0e20 	rsb	lr, r8, #32
20008f76:	2100      	movs	r1, #0
20008f78:	681e      	ldr	r6, [r3, #0]
20008f7a:	fa06 fc08 	lsl.w	ip, r6, r8
20008f7e:	ea41 010c 	orr.w	r1, r1, ip
20008f82:	f842 1b04 	str.w	r1, [r2], #4
20008f86:	f853 1b04 	ldr.w	r1, [r3], #4
20008f8a:	4298      	cmp	r0, r3
20008f8c:	fa21 f10e 	lsr.w	r1, r1, lr
20008f90:	d8f2      	bhi.n	20008f78 <__lshift+0x60>
20008f92:	6011      	str	r1, [r2, #0]
20008f94:	b101      	cbz	r1, 20008f98 <__lshift+0x80>
20008f96:	3501      	adds	r5, #1
20008f98:	4650      	mov	r0, sl
20008f9a:	3d01      	subs	r5, #1
20008f9c:	4621      	mov	r1, r4
20008f9e:	613d      	str	r5, [r7, #16]
20008fa0:	f7ff fe84 	bl	20008cac <_Bfree>
20008fa4:	4638      	mov	r0, r7
20008fa6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20008faa:	f853 1008 	ldr.w	r1, [r3, r8]
20008fae:	f842 1008 	str.w	r1, [r2, r8]
20008fb2:	f108 0804 	add.w	r8, r8, #4
20008fb6:	eb08 0103 	add.w	r1, r8, r3
20008fba:	4288      	cmp	r0, r1
20008fbc:	d9ec      	bls.n	20008f98 <__lshift+0x80>
20008fbe:	f853 1008 	ldr.w	r1, [r3, r8]
20008fc2:	f842 1008 	str.w	r1, [r2, r8]
20008fc6:	f108 0804 	add.w	r8, r8, #4
20008fca:	eb08 0103 	add.w	r1, r8, r3
20008fce:	4288      	cmp	r0, r1
20008fd0:	d8eb      	bhi.n	20008faa <__lshift+0x92>
20008fd2:	e7e1      	b.n	20008f98 <__lshift+0x80>

20008fd4 <__multiply>:
20008fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008fd8:	f8d1 8010 	ldr.w	r8, [r1, #16]
20008fdc:	6917      	ldr	r7, [r2, #16]
20008fde:	460d      	mov	r5, r1
20008fe0:	4616      	mov	r6, r2
20008fe2:	b087      	sub	sp, #28
20008fe4:	45b8      	cmp	r8, r7
20008fe6:	bfb5      	itete	lt
20008fe8:	4615      	movlt	r5, r2
20008fea:	463b      	movge	r3, r7
20008fec:	460b      	movlt	r3, r1
20008fee:	4647      	movge	r7, r8
20008ff0:	bfb4      	ite	lt
20008ff2:	461e      	movlt	r6, r3
20008ff4:	4698      	movge	r8, r3
20008ff6:	68ab      	ldr	r3, [r5, #8]
20008ff8:	eb08 0407 	add.w	r4, r8, r7
20008ffc:	6869      	ldr	r1, [r5, #4]
20008ffe:	429c      	cmp	r4, r3
20009000:	bfc8      	it	gt
20009002:	3101      	addgt	r1, #1
20009004:	f7ff fe6e 	bl	20008ce4 <_Balloc>
20009008:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000900c:	f100 0b14 	add.w	fp, r0, #20
20009010:	3314      	adds	r3, #20
20009012:	9003      	str	r0, [sp, #12]
20009014:	459b      	cmp	fp, r3
20009016:	9304      	str	r3, [sp, #16]
20009018:	d206      	bcs.n	20009028 <__multiply+0x54>
2000901a:	9904      	ldr	r1, [sp, #16]
2000901c:	465b      	mov	r3, fp
2000901e:	2200      	movs	r2, #0
20009020:	f843 2b04 	str.w	r2, [r3], #4
20009024:	4299      	cmp	r1, r3
20009026:	d8fb      	bhi.n	20009020 <__multiply+0x4c>
20009028:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000902c:	f106 0914 	add.w	r9, r6, #20
20009030:	f108 0814 	add.w	r8, r8, #20
20009034:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20009038:	3514      	adds	r5, #20
2000903a:	45c1      	cmp	r9, r8
2000903c:	f8cd 8004 	str.w	r8, [sp, #4]
20009040:	f10c 0c14 	add.w	ip, ip, #20
20009044:	9502      	str	r5, [sp, #8]
20009046:	d24b      	bcs.n	200090e0 <__multiply+0x10c>
20009048:	f04f 0a00 	mov.w	sl, #0
2000904c:	9405      	str	r4, [sp, #20]
2000904e:	f859 400a 	ldr.w	r4, [r9, sl]
20009052:	eb0a 080b 	add.w	r8, sl, fp
20009056:	b2a0      	uxth	r0, r4
20009058:	b1d8      	cbz	r0, 20009092 <__multiply+0xbe>
2000905a:	9a02      	ldr	r2, [sp, #8]
2000905c:	4643      	mov	r3, r8
2000905e:	2400      	movs	r4, #0
20009060:	f852 5b04 	ldr.w	r5, [r2], #4
20009064:	6819      	ldr	r1, [r3, #0]
20009066:	b2af      	uxth	r7, r5
20009068:	0c2d      	lsrs	r5, r5, #16
2000906a:	b28e      	uxth	r6, r1
2000906c:	0c09      	lsrs	r1, r1, #16
2000906e:	fb00 6607 	mla	r6, r0, r7, r6
20009072:	fb00 1105 	mla	r1, r0, r5, r1
20009076:	1936      	adds	r6, r6, r4
20009078:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000907c:	b2b6      	uxth	r6, r6
2000907e:	0c0c      	lsrs	r4, r1, #16
20009080:	4594      	cmp	ip, r2
20009082:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20009086:	f843 6b04 	str.w	r6, [r3], #4
2000908a:	d8e9      	bhi.n	20009060 <__multiply+0x8c>
2000908c:	601c      	str	r4, [r3, #0]
2000908e:	f859 400a 	ldr.w	r4, [r9, sl]
20009092:	0c24      	lsrs	r4, r4, #16
20009094:	d01c      	beq.n	200090d0 <__multiply+0xfc>
20009096:	f85b 200a 	ldr.w	r2, [fp, sl]
2000909a:	4641      	mov	r1, r8
2000909c:	9b02      	ldr	r3, [sp, #8]
2000909e:	2500      	movs	r5, #0
200090a0:	4610      	mov	r0, r2
200090a2:	881e      	ldrh	r6, [r3, #0]
200090a4:	b297      	uxth	r7, r2
200090a6:	fb06 5504 	mla	r5, r6, r4, r5
200090aa:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200090ae:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
200090b2:	600f      	str	r7, [r1, #0]
200090b4:	f851 0f04 	ldr.w	r0, [r1, #4]!
200090b8:	f853 2b04 	ldr.w	r2, [r3], #4
200090bc:	b286      	uxth	r6, r0
200090be:	0c12      	lsrs	r2, r2, #16
200090c0:	fb02 6204 	mla	r2, r2, r4, r6
200090c4:	eb02 4215 	add.w	r2, r2, r5, lsr #16
200090c8:	0c15      	lsrs	r5, r2, #16
200090ca:	459c      	cmp	ip, r3
200090cc:	d8e9      	bhi.n	200090a2 <__multiply+0xce>
200090ce:	600a      	str	r2, [r1, #0]
200090d0:	f10a 0a04 	add.w	sl, sl, #4
200090d4:	9a01      	ldr	r2, [sp, #4]
200090d6:	eb0a 0309 	add.w	r3, sl, r9
200090da:	429a      	cmp	r2, r3
200090dc:	d8b7      	bhi.n	2000904e <__multiply+0x7a>
200090de:	9c05      	ldr	r4, [sp, #20]
200090e0:	2c00      	cmp	r4, #0
200090e2:	dd0b      	ble.n	200090fc <__multiply+0x128>
200090e4:	9a04      	ldr	r2, [sp, #16]
200090e6:	f852 3c04 	ldr.w	r3, [r2, #-4]
200090ea:	b93b      	cbnz	r3, 200090fc <__multiply+0x128>
200090ec:	4613      	mov	r3, r2
200090ee:	e003      	b.n	200090f8 <__multiply+0x124>
200090f0:	f853 2c08 	ldr.w	r2, [r3, #-8]
200090f4:	3b04      	subs	r3, #4
200090f6:	b90a      	cbnz	r2, 200090fc <__multiply+0x128>
200090f8:	3c01      	subs	r4, #1
200090fa:	d1f9      	bne.n	200090f0 <__multiply+0x11c>
200090fc:	9b03      	ldr	r3, [sp, #12]
200090fe:	4618      	mov	r0, r3
20009100:	611c      	str	r4, [r3, #16]
20009102:	b007      	add	sp, #28
20009104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20009108 <__i2b>:
20009108:	b510      	push	{r4, lr}
2000910a:	460c      	mov	r4, r1
2000910c:	2101      	movs	r1, #1
2000910e:	f7ff fde9 	bl	20008ce4 <_Balloc>
20009112:	2201      	movs	r2, #1
20009114:	6144      	str	r4, [r0, #20]
20009116:	6102      	str	r2, [r0, #16]
20009118:	bd10      	pop	{r4, pc}
2000911a:	bf00      	nop

2000911c <__multadd>:
2000911c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20009120:	460d      	mov	r5, r1
20009122:	2100      	movs	r1, #0
20009124:	4606      	mov	r6, r0
20009126:	692c      	ldr	r4, [r5, #16]
20009128:	b083      	sub	sp, #12
2000912a:	f105 0814 	add.w	r8, r5, #20
2000912e:	4608      	mov	r0, r1
20009130:	f858 7001 	ldr.w	r7, [r8, r1]
20009134:	3001      	adds	r0, #1
20009136:	fa1f fa87 	uxth.w	sl, r7
2000913a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000913e:	fb0a 3302 	mla	r3, sl, r2, r3
20009142:	fb0c fc02 	mul.w	ip, ip, r2
20009146:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000914a:	b29b      	uxth	r3, r3
2000914c:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20009150:	f848 3001 	str.w	r3, [r8, r1]
20009154:	3104      	adds	r1, #4
20009156:	4284      	cmp	r4, r0
20009158:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000915c:	dce8      	bgt.n	20009130 <__multadd+0x14>
2000915e:	b13b      	cbz	r3, 20009170 <__multadd+0x54>
20009160:	68aa      	ldr	r2, [r5, #8]
20009162:	4294      	cmp	r4, r2
20009164:	da08      	bge.n	20009178 <__multadd+0x5c>
20009166:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000916a:	3401      	adds	r4, #1
2000916c:	612c      	str	r4, [r5, #16]
2000916e:	6153      	str	r3, [r2, #20]
20009170:	4628      	mov	r0, r5
20009172:	b003      	add	sp, #12
20009174:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20009178:	6869      	ldr	r1, [r5, #4]
2000917a:	4630      	mov	r0, r6
2000917c:	9301      	str	r3, [sp, #4]
2000917e:	3101      	adds	r1, #1
20009180:	f7ff fdb0 	bl	20008ce4 <_Balloc>
20009184:	692a      	ldr	r2, [r5, #16]
20009186:	f105 010c 	add.w	r1, r5, #12
2000918a:	3202      	adds	r2, #2
2000918c:	0092      	lsls	r2, r2, #2
2000918e:	4607      	mov	r7, r0
20009190:	300c      	adds	r0, #12
20009192:	f7ff fad7 	bl	20008744 <memcpy>
20009196:	4629      	mov	r1, r5
20009198:	4630      	mov	r0, r6
2000919a:	463d      	mov	r5, r7
2000919c:	f7ff fd86 	bl	20008cac <_Bfree>
200091a0:	9b01      	ldr	r3, [sp, #4]
200091a2:	e7e0      	b.n	20009166 <__multadd+0x4a>

200091a4 <__pow5mult>:
200091a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200091a8:	4615      	mov	r5, r2
200091aa:	f012 0203 	ands.w	r2, r2, #3
200091ae:	4604      	mov	r4, r0
200091b0:	4688      	mov	r8, r1
200091b2:	d12c      	bne.n	2000920e <__pow5mult+0x6a>
200091b4:	10ad      	asrs	r5, r5, #2
200091b6:	d01e      	beq.n	200091f6 <__pow5mult+0x52>
200091b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
200091ba:	2e00      	cmp	r6, #0
200091bc:	d034      	beq.n	20009228 <__pow5mult+0x84>
200091be:	68b7      	ldr	r7, [r6, #8]
200091c0:	2f00      	cmp	r7, #0
200091c2:	d03b      	beq.n	2000923c <__pow5mult+0x98>
200091c4:	f015 0f01 	tst.w	r5, #1
200091c8:	d108      	bne.n	200091dc <__pow5mult+0x38>
200091ca:	106d      	asrs	r5, r5, #1
200091cc:	d013      	beq.n	200091f6 <__pow5mult+0x52>
200091ce:	683e      	ldr	r6, [r7, #0]
200091d0:	b1a6      	cbz	r6, 200091fc <__pow5mult+0x58>
200091d2:	4630      	mov	r0, r6
200091d4:	4607      	mov	r7, r0
200091d6:	f015 0f01 	tst.w	r5, #1
200091da:	d0f6      	beq.n	200091ca <__pow5mult+0x26>
200091dc:	4641      	mov	r1, r8
200091de:	463a      	mov	r2, r7
200091e0:	4620      	mov	r0, r4
200091e2:	f7ff fef7 	bl	20008fd4 <__multiply>
200091e6:	4641      	mov	r1, r8
200091e8:	4606      	mov	r6, r0
200091ea:	4620      	mov	r0, r4
200091ec:	f7ff fd5e 	bl	20008cac <_Bfree>
200091f0:	106d      	asrs	r5, r5, #1
200091f2:	46b0      	mov	r8, r6
200091f4:	d1eb      	bne.n	200091ce <__pow5mult+0x2a>
200091f6:	4640      	mov	r0, r8
200091f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200091fc:	4639      	mov	r1, r7
200091fe:	463a      	mov	r2, r7
20009200:	4620      	mov	r0, r4
20009202:	f7ff fee7 	bl	20008fd4 <__multiply>
20009206:	6038      	str	r0, [r7, #0]
20009208:	4607      	mov	r7, r0
2000920a:	6006      	str	r6, [r0, #0]
2000920c:	e7e3      	b.n	200091d6 <__pow5mult+0x32>
2000920e:	f64a 1cd8 	movw	ip, #43480	; 0xa9d8
20009212:	2300      	movs	r3, #0
20009214:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20009218:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000921c:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20009220:	f7ff ff7c 	bl	2000911c <__multadd>
20009224:	4680      	mov	r8, r0
20009226:	e7c5      	b.n	200091b4 <__pow5mult+0x10>
20009228:	2010      	movs	r0, #16
2000922a:	f7fe ff77 	bl	2000811c <malloc>
2000922e:	2300      	movs	r3, #0
20009230:	4606      	mov	r6, r0
20009232:	6260      	str	r0, [r4, #36]	; 0x24
20009234:	60c3      	str	r3, [r0, #12]
20009236:	6043      	str	r3, [r0, #4]
20009238:	6083      	str	r3, [r0, #8]
2000923a:	6003      	str	r3, [r0, #0]
2000923c:	4620      	mov	r0, r4
2000923e:	f240 2171 	movw	r1, #625	; 0x271
20009242:	f7ff ff61 	bl	20009108 <__i2b>
20009246:	2300      	movs	r3, #0
20009248:	60b0      	str	r0, [r6, #8]
2000924a:	4607      	mov	r7, r0
2000924c:	6003      	str	r3, [r0, #0]
2000924e:	e7b9      	b.n	200091c4 <__pow5mult+0x20>

20009250 <__s2b>:
20009250:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20009254:	461e      	mov	r6, r3
20009256:	f648 6339 	movw	r3, #36409	; 0x8e39
2000925a:	f106 0c08 	add.w	ip, r6, #8
2000925e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20009262:	4688      	mov	r8, r1
20009264:	4605      	mov	r5, r0
20009266:	4617      	mov	r7, r2
20009268:	fb83 130c 	smull	r1, r3, r3, ip
2000926c:	ea4f 7cec 	mov.w	ip, ip, asr #31
20009270:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20009274:	f1bc 0f01 	cmp.w	ip, #1
20009278:	dd35      	ble.n	200092e6 <__s2b+0x96>
2000927a:	2100      	movs	r1, #0
2000927c:	2201      	movs	r2, #1
2000927e:	0052      	lsls	r2, r2, #1
20009280:	3101      	adds	r1, #1
20009282:	4594      	cmp	ip, r2
20009284:	dcfb      	bgt.n	2000927e <__s2b+0x2e>
20009286:	4628      	mov	r0, r5
20009288:	f7ff fd2c 	bl	20008ce4 <_Balloc>
2000928c:	9b08      	ldr	r3, [sp, #32]
2000928e:	6143      	str	r3, [r0, #20]
20009290:	2301      	movs	r3, #1
20009292:	2f09      	cmp	r7, #9
20009294:	6103      	str	r3, [r0, #16]
20009296:	dd22      	ble.n	200092de <__s2b+0x8e>
20009298:	f108 0a09 	add.w	sl, r8, #9
2000929c:	2409      	movs	r4, #9
2000929e:	f818 3004 	ldrb.w	r3, [r8, r4]
200092a2:	4601      	mov	r1, r0
200092a4:	220a      	movs	r2, #10
200092a6:	3401      	adds	r4, #1
200092a8:	3b30      	subs	r3, #48	; 0x30
200092aa:	4628      	mov	r0, r5
200092ac:	f7ff ff36 	bl	2000911c <__multadd>
200092b0:	42a7      	cmp	r7, r4
200092b2:	dcf4      	bgt.n	2000929e <__s2b+0x4e>
200092b4:	eb0a 0807 	add.w	r8, sl, r7
200092b8:	f1a8 0808 	sub.w	r8, r8, #8
200092bc:	42be      	cmp	r6, r7
200092be:	dd0c      	ble.n	200092da <__s2b+0x8a>
200092c0:	2400      	movs	r4, #0
200092c2:	f818 3004 	ldrb.w	r3, [r8, r4]
200092c6:	4601      	mov	r1, r0
200092c8:	3401      	adds	r4, #1
200092ca:	220a      	movs	r2, #10
200092cc:	3b30      	subs	r3, #48	; 0x30
200092ce:	4628      	mov	r0, r5
200092d0:	f7ff ff24 	bl	2000911c <__multadd>
200092d4:	19e3      	adds	r3, r4, r7
200092d6:	429e      	cmp	r6, r3
200092d8:	dcf3      	bgt.n	200092c2 <__s2b+0x72>
200092da:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200092de:	f108 080a 	add.w	r8, r8, #10
200092e2:	2709      	movs	r7, #9
200092e4:	e7ea      	b.n	200092bc <__s2b+0x6c>
200092e6:	2100      	movs	r1, #0
200092e8:	e7cd      	b.n	20009286 <__s2b+0x36>
200092ea:	bf00      	nop

200092ec <_realloc_r>:
200092ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200092f0:	4691      	mov	r9, r2
200092f2:	b083      	sub	sp, #12
200092f4:	4607      	mov	r7, r0
200092f6:	460e      	mov	r6, r1
200092f8:	2900      	cmp	r1, #0
200092fa:	f000 813a 	beq.w	20009572 <_realloc_r+0x286>
200092fe:	f1a1 0808 	sub.w	r8, r1, #8
20009302:	f109 040b 	add.w	r4, r9, #11
20009306:	f7ff fb41 	bl	2000898c <__malloc_lock>
2000930a:	2c16      	cmp	r4, #22
2000930c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20009310:	460b      	mov	r3, r1
20009312:	f200 80a0 	bhi.w	20009456 <_realloc_r+0x16a>
20009316:	2210      	movs	r2, #16
20009318:	2500      	movs	r5, #0
2000931a:	4614      	mov	r4, r2
2000931c:	454c      	cmp	r4, r9
2000931e:	bf38      	it	cc
20009320:	f045 0501 	orrcc.w	r5, r5, #1
20009324:	2d00      	cmp	r5, #0
20009326:	f040 812a 	bne.w	2000957e <_realloc_r+0x292>
2000932a:	f021 0a03 	bic.w	sl, r1, #3
2000932e:	4592      	cmp	sl, r2
20009330:	bfa2      	ittt	ge
20009332:	4640      	movge	r0, r8
20009334:	4655      	movge	r5, sl
20009336:	f108 0808 	addge.w	r8, r8, #8
2000933a:	da75      	bge.n	20009428 <_realloc_r+0x13c>
2000933c:	f64a 4398 	movw	r3, #44184	; 0xac98
20009340:	eb08 000a 	add.w	r0, r8, sl
20009344:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009348:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000934c:	4586      	cmp	lr, r0
2000934e:	f000 811a 	beq.w	20009586 <_realloc_r+0x29a>
20009352:	f8d0 c004 	ldr.w	ip, [r0, #4]
20009356:	f02c 0b01 	bic.w	fp, ip, #1
2000935a:	4483      	add	fp, r0
2000935c:	f8db b004 	ldr.w	fp, [fp, #4]
20009360:	f01b 0f01 	tst.w	fp, #1
20009364:	d07c      	beq.n	20009460 <_realloc_r+0x174>
20009366:	46ac      	mov	ip, r5
20009368:	4628      	mov	r0, r5
2000936a:	f011 0f01 	tst.w	r1, #1
2000936e:	f040 809b 	bne.w	200094a8 <_realloc_r+0x1bc>
20009372:	f856 1c08 	ldr.w	r1, [r6, #-8]
20009376:	ebc1 0b08 	rsb	fp, r1, r8
2000937a:	f8db 5004 	ldr.w	r5, [fp, #4]
2000937e:	f025 0503 	bic.w	r5, r5, #3
20009382:	2800      	cmp	r0, #0
20009384:	f000 80dd 	beq.w	20009542 <_realloc_r+0x256>
20009388:	4570      	cmp	r0, lr
2000938a:	f000 811f 	beq.w	200095cc <_realloc_r+0x2e0>
2000938e:	eb05 030a 	add.w	r3, r5, sl
20009392:	eb0c 0503 	add.w	r5, ip, r3
20009396:	4295      	cmp	r5, r2
20009398:	bfb8      	it	lt
2000939a:	461d      	movlt	r5, r3
2000939c:	f2c0 80d2 	blt.w	20009544 <_realloc_r+0x258>
200093a0:	6881      	ldr	r1, [r0, #8]
200093a2:	465b      	mov	r3, fp
200093a4:	68c0      	ldr	r0, [r0, #12]
200093a6:	f1aa 0204 	sub.w	r2, sl, #4
200093aa:	2a24      	cmp	r2, #36	; 0x24
200093ac:	6081      	str	r1, [r0, #8]
200093ae:	60c8      	str	r0, [r1, #12]
200093b0:	f853 1f08 	ldr.w	r1, [r3, #8]!
200093b4:	f8db 000c 	ldr.w	r0, [fp, #12]
200093b8:	6081      	str	r1, [r0, #8]
200093ba:	60c8      	str	r0, [r1, #12]
200093bc:	f200 80d0 	bhi.w	20009560 <_realloc_r+0x274>
200093c0:	2a13      	cmp	r2, #19
200093c2:	469c      	mov	ip, r3
200093c4:	d921      	bls.n	2000940a <_realloc_r+0x11e>
200093c6:	4631      	mov	r1, r6
200093c8:	f10b 0c10 	add.w	ip, fp, #16
200093cc:	f851 0b04 	ldr.w	r0, [r1], #4
200093d0:	f8cb 0008 	str.w	r0, [fp, #8]
200093d4:	6870      	ldr	r0, [r6, #4]
200093d6:	1d0e      	adds	r6, r1, #4
200093d8:	2a1b      	cmp	r2, #27
200093da:	f8cb 000c 	str.w	r0, [fp, #12]
200093de:	d914      	bls.n	2000940a <_realloc_r+0x11e>
200093e0:	6848      	ldr	r0, [r1, #4]
200093e2:	1d31      	adds	r1, r6, #4
200093e4:	f10b 0c18 	add.w	ip, fp, #24
200093e8:	f8cb 0010 	str.w	r0, [fp, #16]
200093ec:	6870      	ldr	r0, [r6, #4]
200093ee:	1d0e      	adds	r6, r1, #4
200093f0:	2a24      	cmp	r2, #36	; 0x24
200093f2:	f8cb 0014 	str.w	r0, [fp, #20]
200093f6:	d108      	bne.n	2000940a <_realloc_r+0x11e>
200093f8:	684a      	ldr	r2, [r1, #4]
200093fa:	f10b 0c20 	add.w	ip, fp, #32
200093fe:	f8cb 2018 	str.w	r2, [fp, #24]
20009402:	6872      	ldr	r2, [r6, #4]
20009404:	3608      	adds	r6, #8
20009406:	f8cb 201c 	str.w	r2, [fp, #28]
2000940a:	4631      	mov	r1, r6
2000940c:	4698      	mov	r8, r3
2000940e:	4662      	mov	r2, ip
20009410:	4658      	mov	r0, fp
20009412:	f851 3b04 	ldr.w	r3, [r1], #4
20009416:	f842 3b04 	str.w	r3, [r2], #4
2000941a:	6873      	ldr	r3, [r6, #4]
2000941c:	f8cc 3004 	str.w	r3, [ip, #4]
20009420:	684b      	ldr	r3, [r1, #4]
20009422:	6053      	str	r3, [r2, #4]
20009424:	f8db 3004 	ldr.w	r3, [fp, #4]
20009428:	ebc4 0c05 	rsb	ip, r4, r5
2000942c:	f1bc 0f0f 	cmp.w	ip, #15
20009430:	d826      	bhi.n	20009480 <_realloc_r+0x194>
20009432:	1942      	adds	r2, r0, r5
20009434:	f003 0301 	and.w	r3, r3, #1
20009438:	ea43 0505 	orr.w	r5, r3, r5
2000943c:	6045      	str	r5, [r0, #4]
2000943e:	6853      	ldr	r3, [r2, #4]
20009440:	f043 0301 	orr.w	r3, r3, #1
20009444:	6053      	str	r3, [r2, #4]
20009446:	4638      	mov	r0, r7
20009448:	4645      	mov	r5, r8
2000944a:	f7ff faa1 	bl	20008990 <__malloc_unlock>
2000944e:	4628      	mov	r0, r5
20009450:	b003      	add	sp, #12
20009452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009456:	f024 0407 	bic.w	r4, r4, #7
2000945a:	4622      	mov	r2, r4
2000945c:	0fe5      	lsrs	r5, r4, #31
2000945e:	e75d      	b.n	2000931c <_realloc_r+0x30>
20009460:	f02c 0c03 	bic.w	ip, ip, #3
20009464:	eb0c 050a 	add.w	r5, ip, sl
20009468:	4295      	cmp	r5, r2
2000946a:	f6ff af7e 	blt.w	2000936a <_realloc_r+0x7e>
2000946e:	6882      	ldr	r2, [r0, #8]
20009470:	460b      	mov	r3, r1
20009472:	68c1      	ldr	r1, [r0, #12]
20009474:	4640      	mov	r0, r8
20009476:	f108 0808 	add.w	r8, r8, #8
2000947a:	608a      	str	r2, [r1, #8]
2000947c:	60d1      	str	r1, [r2, #12]
2000947e:	e7d3      	b.n	20009428 <_realloc_r+0x13c>
20009480:	1901      	adds	r1, r0, r4
20009482:	f003 0301 	and.w	r3, r3, #1
20009486:	eb01 020c 	add.w	r2, r1, ip
2000948a:	ea43 0404 	orr.w	r4, r3, r4
2000948e:	f04c 0301 	orr.w	r3, ip, #1
20009492:	6044      	str	r4, [r0, #4]
20009494:	604b      	str	r3, [r1, #4]
20009496:	4638      	mov	r0, r7
20009498:	6853      	ldr	r3, [r2, #4]
2000949a:	3108      	adds	r1, #8
2000949c:	f043 0301 	orr.w	r3, r3, #1
200094a0:	6053      	str	r3, [r2, #4]
200094a2:	f7fe fac1 	bl	20007a28 <_free_r>
200094a6:	e7ce      	b.n	20009446 <_realloc_r+0x15a>
200094a8:	4649      	mov	r1, r9
200094aa:	4638      	mov	r0, r7
200094ac:	f7fe fe3e 	bl	2000812c <_malloc_r>
200094b0:	4605      	mov	r5, r0
200094b2:	2800      	cmp	r0, #0
200094b4:	d041      	beq.n	2000953a <_realloc_r+0x24e>
200094b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
200094ba:	f1a0 0208 	sub.w	r2, r0, #8
200094be:	f023 0101 	bic.w	r1, r3, #1
200094c2:	4441      	add	r1, r8
200094c4:	428a      	cmp	r2, r1
200094c6:	f000 80d7 	beq.w	20009678 <_realloc_r+0x38c>
200094ca:	f1aa 0204 	sub.w	r2, sl, #4
200094ce:	4631      	mov	r1, r6
200094d0:	2a24      	cmp	r2, #36	; 0x24
200094d2:	d878      	bhi.n	200095c6 <_realloc_r+0x2da>
200094d4:	2a13      	cmp	r2, #19
200094d6:	4603      	mov	r3, r0
200094d8:	d921      	bls.n	2000951e <_realloc_r+0x232>
200094da:	4634      	mov	r4, r6
200094dc:	f854 3b04 	ldr.w	r3, [r4], #4
200094e0:	1d21      	adds	r1, r4, #4
200094e2:	f840 3b04 	str.w	r3, [r0], #4
200094e6:	1d03      	adds	r3, r0, #4
200094e8:	f8d6 c004 	ldr.w	ip, [r6, #4]
200094ec:	2a1b      	cmp	r2, #27
200094ee:	f8c5 c004 	str.w	ip, [r5, #4]
200094f2:	d914      	bls.n	2000951e <_realloc_r+0x232>
200094f4:	f8d4 e004 	ldr.w	lr, [r4, #4]
200094f8:	1d1c      	adds	r4, r3, #4
200094fa:	f101 0c04 	add.w	ip, r1, #4
200094fe:	f8c0 e004 	str.w	lr, [r0, #4]
20009502:	6848      	ldr	r0, [r1, #4]
20009504:	f10c 0104 	add.w	r1, ip, #4
20009508:	6058      	str	r0, [r3, #4]
2000950a:	1d23      	adds	r3, r4, #4
2000950c:	2a24      	cmp	r2, #36	; 0x24
2000950e:	d106      	bne.n	2000951e <_realloc_r+0x232>
20009510:	f8dc 2004 	ldr.w	r2, [ip, #4]
20009514:	6062      	str	r2, [r4, #4]
20009516:	684a      	ldr	r2, [r1, #4]
20009518:	3108      	adds	r1, #8
2000951a:	605a      	str	r2, [r3, #4]
2000951c:	3308      	adds	r3, #8
2000951e:	4608      	mov	r0, r1
20009520:	461a      	mov	r2, r3
20009522:	f850 4b04 	ldr.w	r4, [r0], #4
20009526:	f842 4b04 	str.w	r4, [r2], #4
2000952a:	6849      	ldr	r1, [r1, #4]
2000952c:	6059      	str	r1, [r3, #4]
2000952e:	6843      	ldr	r3, [r0, #4]
20009530:	6053      	str	r3, [r2, #4]
20009532:	4631      	mov	r1, r6
20009534:	4638      	mov	r0, r7
20009536:	f7fe fa77 	bl	20007a28 <_free_r>
2000953a:	4638      	mov	r0, r7
2000953c:	f7ff fa28 	bl	20008990 <__malloc_unlock>
20009540:	e785      	b.n	2000944e <_realloc_r+0x162>
20009542:	4455      	add	r5, sl
20009544:	4295      	cmp	r5, r2
20009546:	dbaf      	blt.n	200094a8 <_realloc_r+0x1bc>
20009548:	465b      	mov	r3, fp
2000954a:	f8db 000c 	ldr.w	r0, [fp, #12]
2000954e:	f1aa 0204 	sub.w	r2, sl, #4
20009552:	f853 1f08 	ldr.w	r1, [r3, #8]!
20009556:	2a24      	cmp	r2, #36	; 0x24
20009558:	6081      	str	r1, [r0, #8]
2000955a:	60c8      	str	r0, [r1, #12]
2000955c:	f67f af30 	bls.w	200093c0 <_realloc_r+0xd4>
20009560:	4618      	mov	r0, r3
20009562:	4631      	mov	r1, r6
20009564:	4698      	mov	r8, r3
20009566:	f7ff f9b5 	bl	200088d4 <memmove>
2000956a:	4658      	mov	r0, fp
2000956c:	f8db 3004 	ldr.w	r3, [fp, #4]
20009570:	e75a      	b.n	20009428 <_realloc_r+0x13c>
20009572:	4611      	mov	r1, r2
20009574:	b003      	add	sp, #12
20009576:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000957a:	f7fe bdd7 	b.w	2000812c <_malloc_r>
2000957e:	230c      	movs	r3, #12
20009580:	2500      	movs	r5, #0
20009582:	603b      	str	r3, [r7, #0]
20009584:	e763      	b.n	2000944e <_realloc_r+0x162>
20009586:	f8de 5004 	ldr.w	r5, [lr, #4]
2000958a:	f104 0b10 	add.w	fp, r4, #16
2000958e:	f025 0c03 	bic.w	ip, r5, #3
20009592:	eb0c 000a 	add.w	r0, ip, sl
20009596:	4558      	cmp	r0, fp
20009598:	bfb8      	it	lt
2000959a:	4670      	movlt	r0, lr
2000959c:	f6ff aee5 	blt.w	2000936a <_realloc_r+0x7e>
200095a0:	eb08 0204 	add.w	r2, r8, r4
200095a4:	1b01      	subs	r1, r0, r4
200095a6:	f041 0101 	orr.w	r1, r1, #1
200095aa:	609a      	str	r2, [r3, #8]
200095ac:	6051      	str	r1, [r2, #4]
200095ae:	4638      	mov	r0, r7
200095b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
200095b4:	4635      	mov	r5, r6
200095b6:	f001 0301 	and.w	r3, r1, #1
200095ba:	431c      	orrs	r4, r3
200095bc:	f8c8 4004 	str.w	r4, [r8, #4]
200095c0:	f7ff f9e6 	bl	20008990 <__malloc_unlock>
200095c4:	e743      	b.n	2000944e <_realloc_r+0x162>
200095c6:	f7ff f985 	bl	200088d4 <memmove>
200095ca:	e7b2      	b.n	20009532 <_realloc_r+0x246>
200095cc:	4455      	add	r5, sl
200095ce:	f104 0110 	add.w	r1, r4, #16
200095d2:	44ac      	add	ip, r5
200095d4:	458c      	cmp	ip, r1
200095d6:	dbb5      	blt.n	20009544 <_realloc_r+0x258>
200095d8:	465d      	mov	r5, fp
200095da:	f8db 000c 	ldr.w	r0, [fp, #12]
200095de:	f1aa 0204 	sub.w	r2, sl, #4
200095e2:	f855 1f08 	ldr.w	r1, [r5, #8]!
200095e6:	2a24      	cmp	r2, #36	; 0x24
200095e8:	6081      	str	r1, [r0, #8]
200095ea:	60c8      	str	r0, [r1, #12]
200095ec:	d84c      	bhi.n	20009688 <_realloc_r+0x39c>
200095ee:	2a13      	cmp	r2, #19
200095f0:	4628      	mov	r0, r5
200095f2:	d924      	bls.n	2000963e <_realloc_r+0x352>
200095f4:	4631      	mov	r1, r6
200095f6:	f10b 0010 	add.w	r0, fp, #16
200095fa:	f851 eb04 	ldr.w	lr, [r1], #4
200095fe:	f8cb e008 	str.w	lr, [fp, #8]
20009602:	f8d6 e004 	ldr.w	lr, [r6, #4]
20009606:	1d0e      	adds	r6, r1, #4
20009608:	2a1b      	cmp	r2, #27
2000960a:	f8cb e00c 	str.w	lr, [fp, #12]
2000960e:	d916      	bls.n	2000963e <_realloc_r+0x352>
20009610:	f8d1 e004 	ldr.w	lr, [r1, #4]
20009614:	1d31      	adds	r1, r6, #4
20009616:	f10b 0018 	add.w	r0, fp, #24
2000961a:	f8cb e010 	str.w	lr, [fp, #16]
2000961e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20009622:	1d0e      	adds	r6, r1, #4
20009624:	2a24      	cmp	r2, #36	; 0x24
20009626:	f8cb e014 	str.w	lr, [fp, #20]
2000962a:	d108      	bne.n	2000963e <_realloc_r+0x352>
2000962c:	684a      	ldr	r2, [r1, #4]
2000962e:	f10b 0020 	add.w	r0, fp, #32
20009632:	f8cb 2018 	str.w	r2, [fp, #24]
20009636:	6872      	ldr	r2, [r6, #4]
20009638:	3608      	adds	r6, #8
2000963a:	f8cb 201c 	str.w	r2, [fp, #28]
2000963e:	4631      	mov	r1, r6
20009640:	4602      	mov	r2, r0
20009642:	f851 eb04 	ldr.w	lr, [r1], #4
20009646:	f842 eb04 	str.w	lr, [r2], #4
2000964a:	6876      	ldr	r6, [r6, #4]
2000964c:	6046      	str	r6, [r0, #4]
2000964e:	6849      	ldr	r1, [r1, #4]
20009650:	6051      	str	r1, [r2, #4]
20009652:	eb0b 0204 	add.w	r2, fp, r4
20009656:	ebc4 010c 	rsb	r1, r4, ip
2000965a:	f041 0101 	orr.w	r1, r1, #1
2000965e:	609a      	str	r2, [r3, #8]
20009660:	6051      	str	r1, [r2, #4]
20009662:	4638      	mov	r0, r7
20009664:	f8db 1004 	ldr.w	r1, [fp, #4]
20009668:	f001 0301 	and.w	r3, r1, #1
2000966c:	431c      	orrs	r4, r3
2000966e:	f8cb 4004 	str.w	r4, [fp, #4]
20009672:	f7ff f98d 	bl	20008990 <__malloc_unlock>
20009676:	e6ea      	b.n	2000944e <_realloc_r+0x162>
20009678:	6855      	ldr	r5, [r2, #4]
2000967a:	4640      	mov	r0, r8
2000967c:	f108 0808 	add.w	r8, r8, #8
20009680:	f025 0503 	bic.w	r5, r5, #3
20009684:	4455      	add	r5, sl
20009686:	e6cf      	b.n	20009428 <_realloc_r+0x13c>
20009688:	4631      	mov	r1, r6
2000968a:	4628      	mov	r0, r5
2000968c:	9300      	str	r3, [sp, #0]
2000968e:	f8cd c004 	str.w	ip, [sp, #4]
20009692:	f7ff f91f 	bl	200088d4 <memmove>
20009696:	f8dd c004 	ldr.w	ip, [sp, #4]
2000969a:	9b00      	ldr	r3, [sp, #0]
2000969c:	e7d9      	b.n	20009652 <_realloc_r+0x366>
2000969e:	bf00      	nop

200096a0 <__isinfd>:
200096a0:	4602      	mov	r2, r0
200096a2:	4240      	negs	r0, r0
200096a4:	ea40 0302 	orr.w	r3, r0, r2
200096a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200096ac:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
200096b0:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
200096b4:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
200096b8:	4258      	negs	r0, r3
200096ba:	ea40 0303 	orr.w	r3, r0, r3
200096be:	17d8      	asrs	r0, r3, #31
200096c0:	3001      	adds	r0, #1
200096c2:	4770      	bx	lr

200096c4 <__isnand>:
200096c4:	4602      	mov	r2, r0
200096c6:	4240      	negs	r0, r0
200096c8:	4310      	orrs	r0, r2
200096ca:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200096ce:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
200096d2:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
200096d6:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
200096da:	0fc0      	lsrs	r0, r0, #31
200096dc:	4770      	bx	lr
200096de:	bf00      	nop

200096e0 <_sbrk_r>:
200096e0:	b538      	push	{r3, r4, r5, lr}
200096e2:	f24b 3480 	movw	r4, #45952	; 0xb380
200096e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200096ea:	4605      	mov	r5, r0
200096ec:	4608      	mov	r0, r1
200096ee:	2300      	movs	r3, #0
200096f0:	6023      	str	r3, [r4, #0]
200096f2:	f7f7 ffbb 	bl	2000166c <_sbrk>
200096f6:	f1b0 3fff 	cmp.w	r0, #4294967295
200096fa:	d000      	beq.n	200096fe <_sbrk_r+0x1e>
200096fc:	bd38      	pop	{r3, r4, r5, pc}
200096fe:	6823      	ldr	r3, [r4, #0]
20009700:	2b00      	cmp	r3, #0
20009702:	d0fb      	beq.n	200096fc <_sbrk_r+0x1c>
20009704:	602b      	str	r3, [r5, #0]
20009706:	bd38      	pop	{r3, r4, r5, pc}

20009708 <__sclose>:
20009708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000970c:	f000 b990 	b.w	20009a30 <_close_r>

20009710 <__sseek>:
20009710:	b510      	push	{r4, lr}
20009712:	460c      	mov	r4, r1
20009714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009718:	f000 fa2e 	bl	20009b78 <_lseek_r>
2000971c:	89a3      	ldrh	r3, [r4, #12]
2000971e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009722:	bf15      	itete	ne
20009724:	6560      	strne	r0, [r4, #84]	; 0x54
20009726:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000972a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000972e:	81a3      	strheq	r3, [r4, #12]
20009730:	bf18      	it	ne
20009732:	81a3      	strhne	r3, [r4, #12]
20009734:	bd10      	pop	{r4, pc}
20009736:	bf00      	nop

20009738 <__swrite>:
20009738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000973c:	461d      	mov	r5, r3
2000973e:	898b      	ldrh	r3, [r1, #12]
20009740:	460c      	mov	r4, r1
20009742:	4616      	mov	r6, r2
20009744:	4607      	mov	r7, r0
20009746:	f413 7f80 	tst.w	r3, #256	; 0x100
2000974a:	d006      	beq.n	2000975a <__swrite+0x22>
2000974c:	2302      	movs	r3, #2
2000974e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009752:	2200      	movs	r2, #0
20009754:	f000 fa10 	bl	20009b78 <_lseek_r>
20009758:	89a3      	ldrh	r3, [r4, #12]
2000975a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000975e:	4638      	mov	r0, r7
20009760:	81a3      	strh	r3, [r4, #12]
20009762:	4632      	mov	r2, r6
20009764:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20009768:	462b      	mov	r3, r5
2000976a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000976e:	f7f7 bf59 	b.w	20001624 <_write_r>
20009772:	bf00      	nop

20009774 <__sread>:
20009774:	b510      	push	{r4, lr}
20009776:	460c      	mov	r4, r1
20009778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000977c:	f000 fa12 	bl	20009ba4 <_read_r>
20009780:	2800      	cmp	r0, #0
20009782:	db03      	blt.n	2000978c <__sread+0x18>
20009784:	6d63      	ldr	r3, [r4, #84]	; 0x54
20009786:	181b      	adds	r3, r3, r0
20009788:	6563      	str	r3, [r4, #84]	; 0x54
2000978a:	bd10      	pop	{r4, pc}
2000978c:	89a3      	ldrh	r3, [r4, #12]
2000978e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20009792:	81a3      	strh	r3, [r4, #12]
20009794:	bd10      	pop	{r4, pc}
20009796:	bf00      	nop

20009798 <strcmp>:
20009798:	ea80 0201 	eor.w	r2, r0, r1
2000979c:	f012 0f03 	tst.w	r2, #3
200097a0:	d13a      	bne.n	20009818 <strcmp_unaligned>
200097a2:	f010 0203 	ands.w	r2, r0, #3
200097a6:	f020 0003 	bic.w	r0, r0, #3
200097aa:	f021 0103 	bic.w	r1, r1, #3
200097ae:	f850 cb04 	ldr.w	ip, [r0], #4
200097b2:	bf08      	it	eq
200097b4:	f851 3b04 	ldreq.w	r3, [r1], #4
200097b8:	d00d      	beq.n	200097d6 <strcmp+0x3e>
200097ba:	f082 0203 	eor.w	r2, r2, #3
200097be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200097c2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
200097c6:	fa23 f202 	lsr.w	r2, r3, r2
200097ca:	f851 3b04 	ldr.w	r3, [r1], #4
200097ce:	ea4c 0c02 	orr.w	ip, ip, r2
200097d2:	ea43 0302 	orr.w	r3, r3, r2
200097d6:	bf00      	nop
200097d8:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
200097dc:	459c      	cmp	ip, r3
200097de:	bf01      	itttt	eq
200097e0:	ea22 020c 	biceq.w	r2, r2, ip
200097e4:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
200097e8:	f850 cb04 	ldreq.w	ip, [r0], #4
200097ec:	f851 3b04 	ldreq.w	r3, [r1], #4
200097f0:	d0f2      	beq.n	200097d8 <strcmp+0x40>
200097f2:	ea4f 600c 	mov.w	r0, ip, lsl #24
200097f6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
200097fa:	2801      	cmp	r0, #1
200097fc:	bf28      	it	cs
200097fe:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20009802:	bf08      	it	eq
20009804:	0a1b      	lsreq	r3, r3, #8
20009806:	d0f4      	beq.n	200097f2 <strcmp+0x5a>
20009808:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000980c:	ea4f 6010 	mov.w	r0, r0, lsr #24
20009810:	eba0 0003 	sub.w	r0, r0, r3
20009814:	4770      	bx	lr
20009816:	bf00      	nop

20009818 <strcmp_unaligned>:
20009818:	f010 0f03 	tst.w	r0, #3
2000981c:	d00a      	beq.n	20009834 <strcmp_unaligned+0x1c>
2000981e:	f810 2b01 	ldrb.w	r2, [r0], #1
20009822:	f811 3b01 	ldrb.w	r3, [r1], #1
20009826:	2a01      	cmp	r2, #1
20009828:	bf28      	it	cs
2000982a:	429a      	cmpcs	r2, r3
2000982c:	d0f4      	beq.n	20009818 <strcmp_unaligned>
2000982e:	eba2 0003 	sub.w	r0, r2, r3
20009832:	4770      	bx	lr
20009834:	f84d 5d04 	str.w	r5, [sp, #-4]!
20009838:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000983c:	f04f 0201 	mov.w	r2, #1
20009840:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20009844:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20009848:	f001 0c03 	and.w	ip, r1, #3
2000984c:	f021 0103 	bic.w	r1, r1, #3
20009850:	f850 4b04 	ldr.w	r4, [r0], #4
20009854:	f851 5b04 	ldr.w	r5, [r1], #4
20009858:	f1bc 0f02 	cmp.w	ip, #2
2000985c:	d026      	beq.n	200098ac <strcmp_unaligned+0x94>
2000985e:	d84b      	bhi.n	200098f8 <strcmp_unaligned+0xe0>
20009860:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20009864:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20009868:	eba4 0302 	sub.w	r3, r4, r2
2000986c:	ea23 0304 	bic.w	r3, r3, r4
20009870:	d10d      	bne.n	2000988e <strcmp_unaligned+0x76>
20009872:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20009876:	bf08      	it	eq
20009878:	f851 5b04 	ldreq.w	r5, [r1], #4
2000987c:	d10a      	bne.n	20009894 <strcmp_unaligned+0x7c>
2000987e:	ea8c 0c04 	eor.w	ip, ip, r4
20009882:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20009886:	d10c      	bne.n	200098a2 <strcmp_unaligned+0x8a>
20009888:	f850 4b04 	ldr.w	r4, [r0], #4
2000988c:	e7e8      	b.n	20009860 <strcmp_unaligned+0x48>
2000988e:	ea4f 2515 	mov.w	r5, r5, lsr #8
20009892:	e05c      	b.n	2000994e <strcmp_unaligned+0x136>
20009894:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20009898:	d152      	bne.n	20009940 <strcmp_unaligned+0x128>
2000989a:	780d      	ldrb	r5, [r1, #0]
2000989c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200098a0:	e055      	b.n	2000994e <strcmp_unaligned+0x136>
200098a2:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200098a6:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200098aa:	e050      	b.n	2000994e <strcmp_unaligned+0x136>
200098ac:	ea4f 4c04 	mov.w	ip, r4, lsl #16
200098b0:	eba4 0302 	sub.w	r3, r4, r2
200098b4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200098b8:	ea23 0304 	bic.w	r3, r3, r4
200098bc:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
200098c0:	d117      	bne.n	200098f2 <strcmp_unaligned+0xda>
200098c2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200098c6:	bf08      	it	eq
200098c8:	f851 5b04 	ldreq.w	r5, [r1], #4
200098cc:	d107      	bne.n	200098de <strcmp_unaligned+0xc6>
200098ce:	ea8c 0c04 	eor.w	ip, ip, r4
200098d2:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
200098d6:	d108      	bne.n	200098ea <strcmp_unaligned+0xd2>
200098d8:	f850 4b04 	ldr.w	r4, [r0], #4
200098dc:	e7e6      	b.n	200098ac <strcmp_unaligned+0x94>
200098de:	041b      	lsls	r3, r3, #16
200098e0:	d12e      	bne.n	20009940 <strcmp_unaligned+0x128>
200098e2:	880d      	ldrh	r5, [r1, #0]
200098e4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200098e8:	e031      	b.n	2000994e <strcmp_unaligned+0x136>
200098ea:	ea4f 4505 	mov.w	r5, r5, lsl #16
200098ee:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200098f2:	ea4f 4515 	mov.w	r5, r5, lsr #16
200098f6:	e02a      	b.n	2000994e <strcmp_unaligned+0x136>
200098f8:	f004 0cff 	and.w	ip, r4, #255	; 0xff
200098fc:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20009900:	eba4 0302 	sub.w	r3, r4, r2
20009904:	ea23 0304 	bic.w	r3, r3, r4
20009908:	d10d      	bne.n	20009926 <strcmp_unaligned+0x10e>
2000990a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000990e:	bf08      	it	eq
20009910:	f851 5b04 	ldreq.w	r5, [r1], #4
20009914:	d10a      	bne.n	2000992c <strcmp_unaligned+0x114>
20009916:	ea8c 0c04 	eor.w	ip, ip, r4
2000991a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000991e:	d10a      	bne.n	20009936 <strcmp_unaligned+0x11e>
20009920:	f850 4b04 	ldr.w	r4, [r0], #4
20009924:	e7e8      	b.n	200098f8 <strcmp_unaligned+0xe0>
20009926:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000992a:	e010      	b.n	2000994e <strcmp_unaligned+0x136>
2000992c:	f014 0fff 	tst.w	r4, #255	; 0xff
20009930:	d006      	beq.n	20009940 <strcmp_unaligned+0x128>
20009932:	f851 5b04 	ldr.w	r5, [r1], #4
20009936:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000993a:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
2000993e:	e006      	b.n	2000994e <strcmp_unaligned+0x136>
20009940:	f04f 0000 	mov.w	r0, #0
20009944:	f85d 4b04 	ldr.w	r4, [sp], #4
20009948:	f85d 5b04 	ldr.w	r5, [sp], #4
2000994c:	4770      	bx	lr
2000994e:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20009952:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20009956:	2801      	cmp	r0, #1
20009958:	bf28      	it	cs
2000995a:	4290      	cmpcs	r0, r2
2000995c:	bf04      	itt	eq
2000995e:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20009962:	0a2d      	lsreq	r5, r5, #8
20009964:	d0f3      	beq.n	2000994e <strcmp_unaligned+0x136>
20009966:	eba2 0000 	sub.w	r0, r2, r0
2000996a:	f85d 4b04 	ldr.w	r4, [sp], #4
2000996e:	f85d 5b04 	ldr.w	r5, [sp], #4
20009972:	4770      	bx	lr

20009974 <strlen>:
20009974:	f020 0103 	bic.w	r1, r0, #3
20009978:	f010 0003 	ands.w	r0, r0, #3
2000997c:	f1c0 0000 	rsb	r0, r0, #0
20009980:	f851 3b04 	ldr.w	r3, [r1], #4
20009984:	f100 0c04 	add.w	ip, r0, #4
20009988:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
2000998c:	f06f 0200 	mvn.w	r2, #0
20009990:	bf1c      	itt	ne
20009992:	fa22 f20c 	lsrne.w	r2, r2, ip
20009996:	4313      	orrne	r3, r2
20009998:	f04f 0c01 	mov.w	ip, #1
2000999c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200099a0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
200099a4:	eba3 020c 	sub.w	r2, r3, ip
200099a8:	ea22 0203 	bic.w	r2, r2, r3
200099ac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200099b0:	bf04      	itt	eq
200099b2:	f851 3b04 	ldreq.w	r3, [r1], #4
200099b6:	3004      	addeq	r0, #4
200099b8:	d0f4      	beq.n	200099a4 <strlen+0x30>
200099ba:	f013 0fff 	tst.w	r3, #255	; 0xff
200099be:	bf1f      	itttt	ne
200099c0:	3001      	addne	r0, #1
200099c2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200099c6:	3001      	addne	r0, #1
200099c8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200099cc:	bf18      	it	ne
200099ce:	3001      	addne	r0, #1
200099d0:	4770      	bx	lr
200099d2:	bf00      	nop

200099d4 <_calloc_r>:
200099d4:	b538      	push	{r3, r4, r5, lr}
200099d6:	fb01 f102 	mul.w	r1, r1, r2
200099da:	f7fe fba7 	bl	2000812c <_malloc_r>
200099de:	4604      	mov	r4, r0
200099e0:	b1f8      	cbz	r0, 20009a22 <_calloc_r+0x4e>
200099e2:	f850 2c04 	ldr.w	r2, [r0, #-4]
200099e6:	f022 0203 	bic.w	r2, r2, #3
200099ea:	3a04      	subs	r2, #4
200099ec:	2a24      	cmp	r2, #36	; 0x24
200099ee:	d81a      	bhi.n	20009a26 <_calloc_r+0x52>
200099f0:	2a13      	cmp	r2, #19
200099f2:	4603      	mov	r3, r0
200099f4:	d90f      	bls.n	20009a16 <_calloc_r+0x42>
200099f6:	2100      	movs	r1, #0
200099f8:	f840 1b04 	str.w	r1, [r0], #4
200099fc:	1d03      	adds	r3, r0, #4
200099fe:	2a1b      	cmp	r2, #27
20009a00:	6061      	str	r1, [r4, #4]
20009a02:	d908      	bls.n	20009a16 <_calloc_r+0x42>
20009a04:	1d1d      	adds	r5, r3, #4
20009a06:	6041      	str	r1, [r0, #4]
20009a08:	6059      	str	r1, [r3, #4]
20009a0a:	1d2b      	adds	r3, r5, #4
20009a0c:	2a24      	cmp	r2, #36	; 0x24
20009a0e:	bf02      	ittt	eq
20009a10:	6069      	streq	r1, [r5, #4]
20009a12:	6059      	streq	r1, [r3, #4]
20009a14:	3308      	addeq	r3, #8
20009a16:	461a      	mov	r2, r3
20009a18:	2100      	movs	r1, #0
20009a1a:	f842 1b04 	str.w	r1, [r2], #4
20009a1e:	6059      	str	r1, [r3, #4]
20009a20:	6051      	str	r1, [r2, #4]
20009a22:	4620      	mov	r0, r4
20009a24:	bd38      	pop	{r3, r4, r5, pc}
20009a26:	2100      	movs	r1, #0
20009a28:	f7fb f81a 	bl	20004a60 <memset>
20009a2c:	4620      	mov	r0, r4
20009a2e:	bd38      	pop	{r3, r4, r5, pc}

20009a30 <_close_r>:
20009a30:	b538      	push	{r3, r4, r5, lr}
20009a32:	f24b 3480 	movw	r4, #45952	; 0xb380
20009a36:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009a3a:	4605      	mov	r5, r0
20009a3c:	4608      	mov	r0, r1
20009a3e:	2300      	movs	r3, #0
20009a40:	6023      	str	r3, [r4, #0]
20009a42:	f7f7 fd89 	bl	20001558 <_close>
20009a46:	f1b0 3fff 	cmp.w	r0, #4294967295
20009a4a:	d000      	beq.n	20009a4e <_close_r+0x1e>
20009a4c:	bd38      	pop	{r3, r4, r5, pc}
20009a4e:	6823      	ldr	r3, [r4, #0]
20009a50:	2b00      	cmp	r3, #0
20009a52:	d0fb      	beq.n	20009a4c <_close_r+0x1c>
20009a54:	602b      	str	r3, [r5, #0]
20009a56:	bd38      	pop	{r3, r4, r5, pc}

20009a58 <_fclose_r>:
20009a58:	b570      	push	{r4, r5, r6, lr}
20009a5a:	4605      	mov	r5, r0
20009a5c:	460c      	mov	r4, r1
20009a5e:	2900      	cmp	r1, #0
20009a60:	d04b      	beq.n	20009afa <_fclose_r+0xa2>
20009a62:	f7fd fea9 	bl	200077b8 <__sfp_lock_acquire>
20009a66:	b115      	cbz	r5, 20009a6e <_fclose_r+0x16>
20009a68:	69ab      	ldr	r3, [r5, #24]
20009a6a:	2b00      	cmp	r3, #0
20009a6c:	d048      	beq.n	20009b00 <_fclose_r+0xa8>
20009a6e:	f64a 1330 	movw	r3, #43312	; 0xa930
20009a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009a76:	429c      	cmp	r4, r3
20009a78:	bf08      	it	eq
20009a7a:	686c      	ldreq	r4, [r5, #4]
20009a7c:	d00e      	beq.n	20009a9c <_fclose_r+0x44>
20009a7e:	f64a 1350 	movw	r3, #43344	; 0xa950
20009a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009a86:	429c      	cmp	r4, r3
20009a88:	bf08      	it	eq
20009a8a:	68ac      	ldreq	r4, [r5, #8]
20009a8c:	d006      	beq.n	20009a9c <_fclose_r+0x44>
20009a8e:	f64a 1370 	movw	r3, #43376	; 0xa970
20009a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009a96:	429c      	cmp	r4, r3
20009a98:	bf08      	it	eq
20009a9a:	68ec      	ldreq	r4, [r5, #12]
20009a9c:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20009aa0:	b33e      	cbz	r6, 20009af2 <_fclose_r+0x9a>
20009aa2:	4628      	mov	r0, r5
20009aa4:	4621      	mov	r1, r4
20009aa6:	f7fd fdcb 	bl	20007640 <_fflush_r>
20009aaa:	6b23      	ldr	r3, [r4, #48]	; 0x30
20009aac:	4606      	mov	r6, r0
20009aae:	b13b      	cbz	r3, 20009ac0 <_fclose_r+0x68>
20009ab0:	4628      	mov	r0, r5
20009ab2:	6a21      	ldr	r1, [r4, #32]
20009ab4:	4798      	blx	r3
20009ab6:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20009aba:	bf28      	it	cs
20009abc:	f04f 36ff 	movcs.w	r6, #4294967295
20009ac0:	89a3      	ldrh	r3, [r4, #12]
20009ac2:	f013 0f80 	tst.w	r3, #128	; 0x80
20009ac6:	d11f      	bne.n	20009b08 <_fclose_r+0xb0>
20009ac8:	6b61      	ldr	r1, [r4, #52]	; 0x34
20009aca:	b141      	cbz	r1, 20009ade <_fclose_r+0x86>
20009acc:	f104 0344 	add.w	r3, r4, #68	; 0x44
20009ad0:	4299      	cmp	r1, r3
20009ad2:	d002      	beq.n	20009ada <_fclose_r+0x82>
20009ad4:	4628      	mov	r0, r5
20009ad6:	f7fd ffa7 	bl	20007a28 <_free_r>
20009ada:	2300      	movs	r3, #0
20009adc:	6363      	str	r3, [r4, #52]	; 0x34
20009ade:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20009ae0:	b121      	cbz	r1, 20009aec <_fclose_r+0x94>
20009ae2:	4628      	mov	r0, r5
20009ae4:	f7fd ffa0 	bl	20007a28 <_free_r>
20009ae8:	2300      	movs	r3, #0
20009aea:	64a3      	str	r3, [r4, #72]	; 0x48
20009aec:	f04f 0300 	mov.w	r3, #0
20009af0:	81a3      	strh	r3, [r4, #12]
20009af2:	f7fd fe63 	bl	200077bc <__sfp_lock_release>
20009af6:	4630      	mov	r0, r6
20009af8:	bd70      	pop	{r4, r5, r6, pc}
20009afa:	460e      	mov	r6, r1
20009afc:	4630      	mov	r0, r6
20009afe:	bd70      	pop	{r4, r5, r6, pc}
20009b00:	4628      	mov	r0, r5
20009b02:	f7fd ff0d 	bl	20007920 <__sinit>
20009b06:	e7b2      	b.n	20009a6e <_fclose_r+0x16>
20009b08:	4628      	mov	r0, r5
20009b0a:	6921      	ldr	r1, [r4, #16]
20009b0c:	f7fd ff8c 	bl	20007a28 <_free_r>
20009b10:	e7da      	b.n	20009ac8 <_fclose_r+0x70>
20009b12:	bf00      	nop

20009b14 <fclose>:
20009b14:	f64a 33a4 	movw	r3, #43940	; 0xaba4
20009b18:	4601      	mov	r1, r0
20009b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009b1e:	6818      	ldr	r0, [r3, #0]
20009b20:	e79a      	b.n	20009a58 <_fclose_r>
20009b22:	bf00      	nop

20009b24 <_fstat_r>:
20009b24:	b538      	push	{r3, r4, r5, lr}
20009b26:	f24b 3480 	movw	r4, #45952	; 0xb380
20009b2a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009b2e:	4605      	mov	r5, r0
20009b30:	4608      	mov	r0, r1
20009b32:	4611      	mov	r1, r2
20009b34:	2300      	movs	r3, #0
20009b36:	6023      	str	r3, [r4, #0]
20009b38:	f7f7 fd14 	bl	20001564 <_fstat>
20009b3c:	f1b0 3fff 	cmp.w	r0, #4294967295
20009b40:	d000      	beq.n	20009b44 <_fstat_r+0x20>
20009b42:	bd38      	pop	{r3, r4, r5, pc}
20009b44:	6823      	ldr	r3, [r4, #0]
20009b46:	2b00      	cmp	r3, #0
20009b48:	d0fb      	beq.n	20009b42 <_fstat_r+0x1e>
20009b4a:	602b      	str	r3, [r5, #0]
20009b4c:	bd38      	pop	{r3, r4, r5, pc}
20009b4e:	bf00      	nop

20009b50 <_isatty_r>:
20009b50:	b538      	push	{r3, r4, r5, lr}
20009b52:	f24b 3480 	movw	r4, #45952	; 0xb380
20009b56:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009b5a:	4605      	mov	r5, r0
20009b5c:	4608      	mov	r0, r1
20009b5e:	2300      	movs	r3, #0
20009b60:	6023      	str	r3, [r4, #0]
20009b62:	f7f7 fd09 	bl	20001578 <_isatty>
20009b66:	f1b0 3fff 	cmp.w	r0, #4294967295
20009b6a:	d000      	beq.n	20009b6e <_isatty_r+0x1e>
20009b6c:	bd38      	pop	{r3, r4, r5, pc}
20009b6e:	6823      	ldr	r3, [r4, #0]
20009b70:	2b00      	cmp	r3, #0
20009b72:	d0fb      	beq.n	20009b6c <_isatty_r+0x1c>
20009b74:	602b      	str	r3, [r5, #0]
20009b76:	bd38      	pop	{r3, r4, r5, pc}

20009b78 <_lseek_r>:
20009b78:	b538      	push	{r3, r4, r5, lr}
20009b7a:	f24b 3480 	movw	r4, #45952	; 0xb380
20009b7e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009b82:	4605      	mov	r5, r0
20009b84:	4608      	mov	r0, r1
20009b86:	4611      	mov	r1, r2
20009b88:	461a      	mov	r2, r3
20009b8a:	2300      	movs	r3, #0
20009b8c:	6023      	str	r3, [r4, #0]
20009b8e:	f7f7 fcf7 	bl	20001580 <_lseek>
20009b92:	f1b0 3fff 	cmp.w	r0, #4294967295
20009b96:	d000      	beq.n	20009b9a <_lseek_r+0x22>
20009b98:	bd38      	pop	{r3, r4, r5, pc}
20009b9a:	6823      	ldr	r3, [r4, #0]
20009b9c:	2b00      	cmp	r3, #0
20009b9e:	d0fb      	beq.n	20009b98 <_lseek_r+0x20>
20009ba0:	602b      	str	r3, [r5, #0]
20009ba2:	bd38      	pop	{r3, r4, r5, pc}

20009ba4 <_read_r>:
20009ba4:	b538      	push	{r3, r4, r5, lr}
20009ba6:	f24b 3480 	movw	r4, #45952	; 0xb380
20009baa:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009bae:	4605      	mov	r5, r0
20009bb0:	4608      	mov	r0, r1
20009bb2:	4611      	mov	r1, r2
20009bb4:	461a      	mov	r2, r3
20009bb6:	2300      	movs	r3, #0
20009bb8:	6023      	str	r3, [r4, #0]
20009bba:	f7f7 fce9 	bl	20001590 <_read>
20009bbe:	f1b0 3fff 	cmp.w	r0, #4294967295
20009bc2:	d000      	beq.n	20009bc6 <_read_r+0x22>
20009bc4:	bd38      	pop	{r3, r4, r5, pc}
20009bc6:	6823      	ldr	r3, [r4, #0]
20009bc8:	2b00      	cmp	r3, #0
20009bca:	d0fb      	beq.n	20009bc4 <_read_r+0x20>
20009bcc:	602b      	str	r3, [r5, #0]
20009bce:	bd38      	pop	{r3, r4, r5, pc}

20009bd0 <__aeabi_uidiv>:
20009bd0:	1e4a      	subs	r2, r1, #1
20009bd2:	bf08      	it	eq
20009bd4:	4770      	bxeq	lr
20009bd6:	f0c0 8124 	bcc.w	20009e22 <__aeabi_uidiv+0x252>
20009bda:	4288      	cmp	r0, r1
20009bdc:	f240 8116 	bls.w	20009e0c <__aeabi_uidiv+0x23c>
20009be0:	4211      	tst	r1, r2
20009be2:	f000 8117 	beq.w	20009e14 <__aeabi_uidiv+0x244>
20009be6:	fab0 f380 	clz	r3, r0
20009bea:	fab1 f281 	clz	r2, r1
20009bee:	eba2 0303 	sub.w	r3, r2, r3
20009bf2:	f1c3 031f 	rsb	r3, r3, #31
20009bf6:	a204      	add	r2, pc, #16	; (adr r2, 20009c08 <__aeabi_uidiv+0x38>)
20009bf8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20009bfc:	f04f 0200 	mov.w	r2, #0
20009c00:	469f      	mov	pc, r3
20009c02:	bf00      	nop
20009c04:	f3af 8000 	nop.w
20009c08:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20009c0c:	bf00      	nop
20009c0e:	eb42 0202 	adc.w	r2, r2, r2
20009c12:	bf28      	it	cs
20009c14:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20009c18:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20009c1c:	bf00      	nop
20009c1e:	eb42 0202 	adc.w	r2, r2, r2
20009c22:	bf28      	it	cs
20009c24:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20009c28:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20009c2c:	bf00      	nop
20009c2e:	eb42 0202 	adc.w	r2, r2, r2
20009c32:	bf28      	it	cs
20009c34:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20009c38:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20009c3c:	bf00      	nop
20009c3e:	eb42 0202 	adc.w	r2, r2, r2
20009c42:	bf28      	it	cs
20009c44:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20009c48:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20009c4c:	bf00      	nop
20009c4e:	eb42 0202 	adc.w	r2, r2, r2
20009c52:	bf28      	it	cs
20009c54:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20009c58:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20009c5c:	bf00      	nop
20009c5e:	eb42 0202 	adc.w	r2, r2, r2
20009c62:	bf28      	it	cs
20009c64:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20009c68:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20009c6c:	bf00      	nop
20009c6e:	eb42 0202 	adc.w	r2, r2, r2
20009c72:	bf28      	it	cs
20009c74:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20009c78:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20009c7c:	bf00      	nop
20009c7e:	eb42 0202 	adc.w	r2, r2, r2
20009c82:	bf28      	it	cs
20009c84:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20009c88:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20009c8c:	bf00      	nop
20009c8e:	eb42 0202 	adc.w	r2, r2, r2
20009c92:	bf28      	it	cs
20009c94:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20009c98:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20009c9c:	bf00      	nop
20009c9e:	eb42 0202 	adc.w	r2, r2, r2
20009ca2:	bf28      	it	cs
20009ca4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20009ca8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20009cac:	bf00      	nop
20009cae:	eb42 0202 	adc.w	r2, r2, r2
20009cb2:	bf28      	it	cs
20009cb4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20009cb8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20009cbc:	bf00      	nop
20009cbe:	eb42 0202 	adc.w	r2, r2, r2
20009cc2:	bf28      	it	cs
20009cc4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20009cc8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20009ccc:	bf00      	nop
20009cce:	eb42 0202 	adc.w	r2, r2, r2
20009cd2:	bf28      	it	cs
20009cd4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20009cd8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20009cdc:	bf00      	nop
20009cde:	eb42 0202 	adc.w	r2, r2, r2
20009ce2:	bf28      	it	cs
20009ce4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20009ce8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20009cec:	bf00      	nop
20009cee:	eb42 0202 	adc.w	r2, r2, r2
20009cf2:	bf28      	it	cs
20009cf4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20009cf8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20009cfc:	bf00      	nop
20009cfe:	eb42 0202 	adc.w	r2, r2, r2
20009d02:	bf28      	it	cs
20009d04:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20009d08:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20009d0c:	bf00      	nop
20009d0e:	eb42 0202 	adc.w	r2, r2, r2
20009d12:	bf28      	it	cs
20009d14:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20009d18:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20009d1c:	bf00      	nop
20009d1e:	eb42 0202 	adc.w	r2, r2, r2
20009d22:	bf28      	it	cs
20009d24:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20009d28:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20009d2c:	bf00      	nop
20009d2e:	eb42 0202 	adc.w	r2, r2, r2
20009d32:	bf28      	it	cs
20009d34:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20009d38:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20009d3c:	bf00      	nop
20009d3e:	eb42 0202 	adc.w	r2, r2, r2
20009d42:	bf28      	it	cs
20009d44:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20009d48:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20009d4c:	bf00      	nop
20009d4e:	eb42 0202 	adc.w	r2, r2, r2
20009d52:	bf28      	it	cs
20009d54:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20009d58:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20009d5c:	bf00      	nop
20009d5e:	eb42 0202 	adc.w	r2, r2, r2
20009d62:	bf28      	it	cs
20009d64:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20009d68:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20009d6c:	bf00      	nop
20009d6e:	eb42 0202 	adc.w	r2, r2, r2
20009d72:	bf28      	it	cs
20009d74:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20009d78:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20009d7c:	bf00      	nop
20009d7e:	eb42 0202 	adc.w	r2, r2, r2
20009d82:	bf28      	it	cs
20009d84:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20009d88:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20009d8c:	bf00      	nop
20009d8e:	eb42 0202 	adc.w	r2, r2, r2
20009d92:	bf28      	it	cs
20009d94:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20009d98:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20009d9c:	bf00      	nop
20009d9e:	eb42 0202 	adc.w	r2, r2, r2
20009da2:	bf28      	it	cs
20009da4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20009da8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20009dac:	bf00      	nop
20009dae:	eb42 0202 	adc.w	r2, r2, r2
20009db2:	bf28      	it	cs
20009db4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20009db8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20009dbc:	bf00      	nop
20009dbe:	eb42 0202 	adc.w	r2, r2, r2
20009dc2:	bf28      	it	cs
20009dc4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20009dc8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20009dcc:	bf00      	nop
20009dce:	eb42 0202 	adc.w	r2, r2, r2
20009dd2:	bf28      	it	cs
20009dd4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20009dd8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20009ddc:	bf00      	nop
20009dde:	eb42 0202 	adc.w	r2, r2, r2
20009de2:	bf28      	it	cs
20009de4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20009de8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20009dec:	bf00      	nop
20009dee:	eb42 0202 	adc.w	r2, r2, r2
20009df2:	bf28      	it	cs
20009df4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20009df8:	ebb0 0f01 	cmp.w	r0, r1
20009dfc:	bf00      	nop
20009dfe:	eb42 0202 	adc.w	r2, r2, r2
20009e02:	bf28      	it	cs
20009e04:	eba0 0001 	subcs.w	r0, r0, r1
20009e08:	4610      	mov	r0, r2
20009e0a:	4770      	bx	lr
20009e0c:	bf0c      	ite	eq
20009e0e:	2001      	moveq	r0, #1
20009e10:	2000      	movne	r0, #0
20009e12:	4770      	bx	lr
20009e14:	fab1 f281 	clz	r2, r1
20009e18:	f1c2 021f 	rsb	r2, r2, #31
20009e1c:	fa20 f002 	lsr.w	r0, r0, r2
20009e20:	4770      	bx	lr
20009e22:	b108      	cbz	r0, 20009e28 <__aeabi_uidiv+0x258>
20009e24:	f04f 30ff 	mov.w	r0, #4294967295
20009e28:	f000 b80e 	b.w	20009e48 <__aeabi_idiv0>

20009e2c <__aeabi_uidivmod>:
20009e2c:	2900      	cmp	r1, #0
20009e2e:	d0f8      	beq.n	20009e22 <__aeabi_uidiv+0x252>
20009e30:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20009e34:	f7ff fecc 	bl	20009bd0 <__aeabi_uidiv>
20009e38:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20009e3c:	fb02 f300 	mul.w	r3, r2, r0
20009e40:	eba1 0103 	sub.w	r1, r1, r3
20009e44:	4770      	bx	lr
20009e46:	bf00      	nop

20009e48 <__aeabi_idiv0>:
20009e48:	4770      	bx	lr
20009e4a:	bf00      	nop

20009e4c <__gedf2>:
20009e4c:	f04f 3cff 	mov.w	ip, #4294967295
20009e50:	e006      	b.n	20009e60 <__cmpdf2+0x4>
20009e52:	bf00      	nop

20009e54 <__ledf2>:
20009e54:	f04f 0c01 	mov.w	ip, #1
20009e58:	e002      	b.n	20009e60 <__cmpdf2+0x4>
20009e5a:	bf00      	nop

20009e5c <__cmpdf2>:
20009e5c:	f04f 0c01 	mov.w	ip, #1
20009e60:	f84d cd04 	str.w	ip, [sp, #-4]!
20009e64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009e68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009e6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009e70:	bf18      	it	ne
20009e72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20009e76:	d01b      	beq.n	20009eb0 <__cmpdf2+0x54>
20009e78:	b001      	add	sp, #4
20009e7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20009e7e:	bf0c      	ite	eq
20009e80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20009e84:	ea91 0f03 	teqne	r1, r3
20009e88:	bf02      	ittt	eq
20009e8a:	ea90 0f02 	teqeq	r0, r2
20009e8e:	2000      	moveq	r0, #0
20009e90:	4770      	bxeq	lr
20009e92:	f110 0f00 	cmn.w	r0, #0
20009e96:	ea91 0f03 	teq	r1, r3
20009e9a:	bf58      	it	pl
20009e9c:	4299      	cmppl	r1, r3
20009e9e:	bf08      	it	eq
20009ea0:	4290      	cmpeq	r0, r2
20009ea2:	bf2c      	ite	cs
20009ea4:	17d8      	asrcs	r0, r3, #31
20009ea6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20009eaa:	f040 0001 	orr.w	r0, r0, #1
20009eae:	4770      	bx	lr
20009eb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009eb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009eb8:	d102      	bne.n	20009ec0 <__cmpdf2+0x64>
20009eba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20009ebe:	d107      	bne.n	20009ed0 <__cmpdf2+0x74>
20009ec0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009ec4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009ec8:	d1d6      	bne.n	20009e78 <__cmpdf2+0x1c>
20009eca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20009ece:	d0d3      	beq.n	20009e78 <__cmpdf2+0x1c>
20009ed0:	f85d 0b04 	ldr.w	r0, [sp], #4
20009ed4:	4770      	bx	lr
20009ed6:	bf00      	nop

20009ed8 <__aeabi_cdrcmple>:
20009ed8:	4684      	mov	ip, r0
20009eda:	4610      	mov	r0, r2
20009edc:	4662      	mov	r2, ip
20009ede:	468c      	mov	ip, r1
20009ee0:	4619      	mov	r1, r3
20009ee2:	4663      	mov	r3, ip
20009ee4:	e000      	b.n	20009ee8 <__aeabi_cdcmpeq>
20009ee6:	bf00      	nop

20009ee8 <__aeabi_cdcmpeq>:
20009ee8:	b501      	push	{r0, lr}
20009eea:	f7ff ffb7 	bl	20009e5c <__cmpdf2>
20009eee:	2800      	cmp	r0, #0
20009ef0:	bf48      	it	mi
20009ef2:	f110 0f00 	cmnmi.w	r0, #0
20009ef6:	bd01      	pop	{r0, pc}

20009ef8 <__aeabi_dcmpeq>:
20009ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
20009efc:	f7ff fff4 	bl	20009ee8 <__aeabi_cdcmpeq>
20009f00:	bf0c      	ite	eq
20009f02:	2001      	moveq	r0, #1
20009f04:	2000      	movne	r0, #0
20009f06:	f85d fb08 	ldr.w	pc, [sp], #8
20009f0a:	bf00      	nop

20009f0c <__aeabi_dcmplt>:
20009f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009f10:	f7ff ffea 	bl	20009ee8 <__aeabi_cdcmpeq>
20009f14:	bf34      	ite	cc
20009f16:	2001      	movcc	r0, #1
20009f18:	2000      	movcs	r0, #0
20009f1a:	f85d fb08 	ldr.w	pc, [sp], #8
20009f1e:	bf00      	nop

20009f20 <__aeabi_dcmple>:
20009f20:	f84d ed08 	str.w	lr, [sp, #-8]!
20009f24:	f7ff ffe0 	bl	20009ee8 <__aeabi_cdcmpeq>
20009f28:	bf94      	ite	ls
20009f2a:	2001      	movls	r0, #1
20009f2c:	2000      	movhi	r0, #0
20009f2e:	f85d fb08 	ldr.w	pc, [sp], #8
20009f32:	bf00      	nop

20009f34 <__aeabi_dcmpge>:
20009f34:	f84d ed08 	str.w	lr, [sp, #-8]!
20009f38:	f7ff ffce 	bl	20009ed8 <__aeabi_cdrcmple>
20009f3c:	bf94      	ite	ls
20009f3e:	2001      	movls	r0, #1
20009f40:	2000      	movhi	r0, #0
20009f42:	f85d fb08 	ldr.w	pc, [sp], #8
20009f46:	bf00      	nop

20009f48 <__aeabi_dcmpgt>:
20009f48:	f84d ed08 	str.w	lr, [sp, #-8]!
20009f4c:	f7ff ffc4 	bl	20009ed8 <__aeabi_cdrcmple>
20009f50:	bf34      	ite	cc
20009f52:	2001      	movcc	r0, #1
20009f54:	2000      	movcs	r0, #0
20009f56:	f85d fb08 	ldr.w	pc, [sp], #8
20009f5a:	bf00      	nop

20009f5c <__aeabi_uldivmod>:
20009f5c:	b94b      	cbnz	r3, 20009f72 <__aeabi_uldivmod+0x16>
20009f5e:	b942      	cbnz	r2, 20009f72 <__aeabi_uldivmod+0x16>
20009f60:	2900      	cmp	r1, #0
20009f62:	bf08      	it	eq
20009f64:	2800      	cmpeq	r0, #0
20009f66:	d002      	beq.n	20009f6e <__aeabi_uldivmod+0x12>
20009f68:	f04f 31ff 	mov.w	r1, #4294967295
20009f6c:	4608      	mov	r0, r1
20009f6e:	f7ff bf6b 	b.w	20009e48 <__aeabi_idiv0>
20009f72:	b082      	sub	sp, #8
20009f74:	46ec      	mov	ip, sp
20009f76:	e92d 5000 	stmdb	sp!, {ip, lr}
20009f7a:	f000 f805 	bl	20009f88 <__gnu_uldivmod_helper>
20009f7e:	f8dd e004 	ldr.w	lr, [sp, #4]
20009f82:	b002      	add	sp, #8
20009f84:	bc0c      	pop	{r2, r3}
20009f86:	4770      	bx	lr

20009f88 <__gnu_uldivmod_helper>:
20009f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009f8a:	4614      	mov	r4, r2
20009f8c:	461d      	mov	r5, r3
20009f8e:	4606      	mov	r6, r0
20009f90:	460f      	mov	r7, r1
20009f92:	f000 f9d7 	bl	2000a344 <__udivdi3>
20009f96:	fb00 f505 	mul.w	r5, r0, r5
20009f9a:	fba0 2304 	umull	r2, r3, r0, r4
20009f9e:	fb04 5401 	mla	r4, r4, r1, r5
20009fa2:	18e3      	adds	r3, r4, r3
20009fa4:	1ab6      	subs	r6, r6, r2
20009fa6:	eb67 0703 	sbc.w	r7, r7, r3
20009faa:	9b06      	ldr	r3, [sp, #24]
20009fac:	e9c3 6700 	strd	r6, r7, [r3]
20009fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009fb2:	bf00      	nop

20009fb4 <__gnu_ldivmod_helper>:
20009fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009fb6:	4614      	mov	r4, r2
20009fb8:	461d      	mov	r5, r3
20009fba:	4606      	mov	r6, r0
20009fbc:	460f      	mov	r7, r1
20009fbe:	f000 f80f 	bl	20009fe0 <__divdi3>
20009fc2:	fb00 f505 	mul.w	r5, r0, r5
20009fc6:	fba0 2304 	umull	r2, r3, r0, r4
20009fca:	fb04 5401 	mla	r4, r4, r1, r5
20009fce:	18e3      	adds	r3, r4, r3
20009fd0:	1ab6      	subs	r6, r6, r2
20009fd2:	eb67 0703 	sbc.w	r7, r7, r3
20009fd6:	9b06      	ldr	r3, [sp, #24]
20009fd8:	e9c3 6700 	strd	r6, r7, [r3]
20009fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009fde:	bf00      	nop

20009fe0 <__divdi3>:
20009fe0:	2900      	cmp	r1, #0
20009fe2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009fe6:	b085      	sub	sp, #20
20009fe8:	f2c0 80c8 	blt.w	2000a17c <__divdi3+0x19c>
20009fec:	2600      	movs	r6, #0
20009fee:	2b00      	cmp	r3, #0
20009ff0:	f2c0 80bf 	blt.w	2000a172 <__divdi3+0x192>
20009ff4:	4689      	mov	r9, r1
20009ff6:	4614      	mov	r4, r2
20009ff8:	4605      	mov	r5, r0
20009ffa:	469b      	mov	fp, r3
20009ffc:	2b00      	cmp	r3, #0
20009ffe:	d14a      	bne.n	2000a096 <__divdi3+0xb6>
2000a000:	428a      	cmp	r2, r1
2000a002:	d957      	bls.n	2000a0b4 <__divdi3+0xd4>
2000a004:	fab2 f382 	clz	r3, r2
2000a008:	b153      	cbz	r3, 2000a020 <__divdi3+0x40>
2000a00a:	f1c3 0020 	rsb	r0, r3, #32
2000a00e:	fa01 f903 	lsl.w	r9, r1, r3
2000a012:	fa25 f800 	lsr.w	r8, r5, r0
2000a016:	fa12 f403 	lsls.w	r4, r2, r3
2000a01a:	409d      	lsls	r5, r3
2000a01c:	ea48 0909 	orr.w	r9, r8, r9
2000a020:	0c27      	lsrs	r7, r4, #16
2000a022:	4648      	mov	r0, r9
2000a024:	4639      	mov	r1, r7
2000a026:	fa1f fb84 	uxth.w	fp, r4
2000a02a:	f7ff fdd1 	bl	20009bd0 <__aeabi_uidiv>
2000a02e:	4639      	mov	r1, r7
2000a030:	4682      	mov	sl, r0
2000a032:	4648      	mov	r0, r9
2000a034:	f7ff fefa 	bl	20009e2c <__aeabi_uidivmod>
2000a038:	0c2a      	lsrs	r2, r5, #16
2000a03a:	fb0b f30a 	mul.w	r3, fp, sl
2000a03e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000a042:	454b      	cmp	r3, r9
2000a044:	d909      	bls.n	2000a05a <__divdi3+0x7a>
2000a046:	eb19 0904 	adds.w	r9, r9, r4
2000a04a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a04e:	d204      	bcs.n	2000a05a <__divdi3+0x7a>
2000a050:	454b      	cmp	r3, r9
2000a052:	bf84      	itt	hi
2000a054:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a058:	44a1      	addhi	r9, r4
2000a05a:	ebc3 0909 	rsb	r9, r3, r9
2000a05e:	4639      	mov	r1, r7
2000a060:	4648      	mov	r0, r9
2000a062:	b2ad      	uxth	r5, r5
2000a064:	f7ff fdb4 	bl	20009bd0 <__aeabi_uidiv>
2000a068:	4639      	mov	r1, r7
2000a06a:	4680      	mov	r8, r0
2000a06c:	4648      	mov	r0, r9
2000a06e:	f7ff fedd 	bl	20009e2c <__aeabi_uidivmod>
2000a072:	fb0b fb08 	mul.w	fp, fp, r8
2000a076:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000a07a:	45ab      	cmp	fp, r5
2000a07c:	d907      	bls.n	2000a08e <__divdi3+0xae>
2000a07e:	192d      	adds	r5, r5, r4
2000a080:	f108 38ff 	add.w	r8, r8, #4294967295
2000a084:	d203      	bcs.n	2000a08e <__divdi3+0xae>
2000a086:	45ab      	cmp	fp, r5
2000a088:	bf88      	it	hi
2000a08a:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a08e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000a092:	2700      	movs	r7, #0
2000a094:	e003      	b.n	2000a09e <__divdi3+0xbe>
2000a096:	428b      	cmp	r3, r1
2000a098:	d957      	bls.n	2000a14a <__divdi3+0x16a>
2000a09a:	2700      	movs	r7, #0
2000a09c:	46b8      	mov	r8, r7
2000a09e:	4642      	mov	r2, r8
2000a0a0:	463b      	mov	r3, r7
2000a0a2:	b116      	cbz	r6, 2000a0aa <__divdi3+0xca>
2000a0a4:	4252      	negs	r2, r2
2000a0a6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000a0aa:	4619      	mov	r1, r3
2000a0ac:	4610      	mov	r0, r2
2000a0ae:	b005      	add	sp, #20
2000a0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a0b4:	b922      	cbnz	r2, 2000a0c0 <__divdi3+0xe0>
2000a0b6:	4611      	mov	r1, r2
2000a0b8:	2001      	movs	r0, #1
2000a0ba:	f7ff fd89 	bl	20009bd0 <__aeabi_uidiv>
2000a0be:	4604      	mov	r4, r0
2000a0c0:	fab4 f884 	clz	r8, r4
2000a0c4:	f1b8 0f00 	cmp.w	r8, #0
2000a0c8:	d15e      	bne.n	2000a188 <__divdi3+0x1a8>
2000a0ca:	ebc4 0809 	rsb	r8, r4, r9
2000a0ce:	0c27      	lsrs	r7, r4, #16
2000a0d0:	fa1f f984 	uxth.w	r9, r4
2000a0d4:	2101      	movs	r1, #1
2000a0d6:	9102      	str	r1, [sp, #8]
2000a0d8:	4639      	mov	r1, r7
2000a0da:	4640      	mov	r0, r8
2000a0dc:	f7ff fd78 	bl	20009bd0 <__aeabi_uidiv>
2000a0e0:	4639      	mov	r1, r7
2000a0e2:	4682      	mov	sl, r0
2000a0e4:	4640      	mov	r0, r8
2000a0e6:	f7ff fea1 	bl	20009e2c <__aeabi_uidivmod>
2000a0ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000a0ee:	fb09 f30a 	mul.w	r3, r9, sl
2000a0f2:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000a0f6:	455b      	cmp	r3, fp
2000a0f8:	d909      	bls.n	2000a10e <__divdi3+0x12e>
2000a0fa:	eb1b 0b04 	adds.w	fp, fp, r4
2000a0fe:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a102:	d204      	bcs.n	2000a10e <__divdi3+0x12e>
2000a104:	455b      	cmp	r3, fp
2000a106:	bf84      	itt	hi
2000a108:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a10c:	44a3      	addhi	fp, r4
2000a10e:	ebc3 0b0b 	rsb	fp, r3, fp
2000a112:	4639      	mov	r1, r7
2000a114:	4658      	mov	r0, fp
2000a116:	b2ad      	uxth	r5, r5
2000a118:	f7ff fd5a 	bl	20009bd0 <__aeabi_uidiv>
2000a11c:	4639      	mov	r1, r7
2000a11e:	4680      	mov	r8, r0
2000a120:	4658      	mov	r0, fp
2000a122:	f7ff fe83 	bl	20009e2c <__aeabi_uidivmod>
2000a126:	fb09 f908 	mul.w	r9, r9, r8
2000a12a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000a12e:	45a9      	cmp	r9, r5
2000a130:	d907      	bls.n	2000a142 <__divdi3+0x162>
2000a132:	192d      	adds	r5, r5, r4
2000a134:	f108 38ff 	add.w	r8, r8, #4294967295
2000a138:	d203      	bcs.n	2000a142 <__divdi3+0x162>
2000a13a:	45a9      	cmp	r9, r5
2000a13c:	bf88      	it	hi
2000a13e:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a142:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000a146:	9f02      	ldr	r7, [sp, #8]
2000a148:	e7a9      	b.n	2000a09e <__divdi3+0xbe>
2000a14a:	fab3 f783 	clz	r7, r3
2000a14e:	2f00      	cmp	r7, #0
2000a150:	d168      	bne.n	2000a224 <__divdi3+0x244>
2000a152:	428b      	cmp	r3, r1
2000a154:	bf2c      	ite	cs
2000a156:	f04f 0900 	movcs.w	r9, #0
2000a15a:	f04f 0901 	movcc.w	r9, #1
2000a15e:	4282      	cmp	r2, r0
2000a160:	bf8c      	ite	hi
2000a162:	464c      	movhi	r4, r9
2000a164:	f049 0401 	orrls.w	r4, r9, #1
2000a168:	2c00      	cmp	r4, #0
2000a16a:	d096      	beq.n	2000a09a <__divdi3+0xba>
2000a16c:	f04f 0801 	mov.w	r8, #1
2000a170:	e795      	b.n	2000a09e <__divdi3+0xbe>
2000a172:	4252      	negs	r2, r2
2000a174:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000a178:	43f6      	mvns	r6, r6
2000a17a:	e73b      	b.n	20009ff4 <__divdi3+0x14>
2000a17c:	4240      	negs	r0, r0
2000a17e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000a182:	f04f 36ff 	mov.w	r6, #4294967295
2000a186:	e732      	b.n	20009fee <__divdi3+0xe>
2000a188:	fa04 f408 	lsl.w	r4, r4, r8
2000a18c:	f1c8 0720 	rsb	r7, r8, #32
2000a190:	fa35 f307 	lsrs.w	r3, r5, r7
2000a194:	fa29 fa07 	lsr.w	sl, r9, r7
2000a198:	0c27      	lsrs	r7, r4, #16
2000a19a:	fa09 fb08 	lsl.w	fp, r9, r8
2000a19e:	4639      	mov	r1, r7
2000a1a0:	4650      	mov	r0, sl
2000a1a2:	ea43 020b 	orr.w	r2, r3, fp
2000a1a6:	9202      	str	r2, [sp, #8]
2000a1a8:	f7ff fd12 	bl	20009bd0 <__aeabi_uidiv>
2000a1ac:	4639      	mov	r1, r7
2000a1ae:	fa1f f984 	uxth.w	r9, r4
2000a1b2:	4683      	mov	fp, r0
2000a1b4:	4650      	mov	r0, sl
2000a1b6:	f7ff fe39 	bl	20009e2c <__aeabi_uidivmod>
2000a1ba:	9802      	ldr	r0, [sp, #8]
2000a1bc:	fb09 f20b 	mul.w	r2, r9, fp
2000a1c0:	0c03      	lsrs	r3, r0, #16
2000a1c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000a1c6:	429a      	cmp	r2, r3
2000a1c8:	d904      	bls.n	2000a1d4 <__divdi3+0x1f4>
2000a1ca:	191b      	adds	r3, r3, r4
2000a1cc:	f10b 3bff 	add.w	fp, fp, #4294967295
2000a1d0:	f0c0 80b1 	bcc.w	2000a336 <__divdi3+0x356>
2000a1d4:	1a9b      	subs	r3, r3, r2
2000a1d6:	4639      	mov	r1, r7
2000a1d8:	4618      	mov	r0, r3
2000a1da:	9301      	str	r3, [sp, #4]
2000a1dc:	f7ff fcf8 	bl	20009bd0 <__aeabi_uidiv>
2000a1e0:	9901      	ldr	r1, [sp, #4]
2000a1e2:	4682      	mov	sl, r0
2000a1e4:	4608      	mov	r0, r1
2000a1e6:	4639      	mov	r1, r7
2000a1e8:	f7ff fe20 	bl	20009e2c <__aeabi_uidivmod>
2000a1ec:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a1f0:	fb09 f30a 	mul.w	r3, r9, sl
2000a1f4:	fa1f f08c 	uxth.w	r0, ip
2000a1f8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000a1fc:	4293      	cmp	r3, r2
2000a1fe:	d908      	bls.n	2000a212 <__divdi3+0x232>
2000a200:	1912      	adds	r2, r2, r4
2000a202:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a206:	d204      	bcs.n	2000a212 <__divdi3+0x232>
2000a208:	4293      	cmp	r3, r2
2000a20a:	bf84      	itt	hi
2000a20c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a210:	1912      	addhi	r2, r2, r4
2000a212:	fa05 f508 	lsl.w	r5, r5, r8
2000a216:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000a21a:	ebc3 0802 	rsb	r8, r3, r2
2000a21e:	f8cd e008 	str.w	lr, [sp, #8]
2000a222:	e759      	b.n	2000a0d8 <__divdi3+0xf8>
2000a224:	f1c7 0020 	rsb	r0, r7, #32
2000a228:	fa03 fa07 	lsl.w	sl, r3, r7
2000a22c:	40c2      	lsrs	r2, r0
2000a22e:	fa35 f300 	lsrs.w	r3, r5, r0
2000a232:	ea42 0b0a 	orr.w	fp, r2, sl
2000a236:	fa21 f800 	lsr.w	r8, r1, r0
2000a23a:	fa01 f907 	lsl.w	r9, r1, r7
2000a23e:	4640      	mov	r0, r8
2000a240:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000a244:	ea43 0109 	orr.w	r1, r3, r9
2000a248:	9102      	str	r1, [sp, #8]
2000a24a:	4651      	mov	r1, sl
2000a24c:	fa1f f28b 	uxth.w	r2, fp
2000a250:	9203      	str	r2, [sp, #12]
2000a252:	f7ff fcbd 	bl	20009bd0 <__aeabi_uidiv>
2000a256:	4651      	mov	r1, sl
2000a258:	4681      	mov	r9, r0
2000a25a:	4640      	mov	r0, r8
2000a25c:	f7ff fde6 	bl	20009e2c <__aeabi_uidivmod>
2000a260:	9b03      	ldr	r3, [sp, #12]
2000a262:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a266:	fb03 f209 	mul.w	r2, r3, r9
2000a26a:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000a26e:	fa14 f307 	lsls.w	r3, r4, r7
2000a272:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000a276:	42a2      	cmp	r2, r4
2000a278:	d904      	bls.n	2000a284 <__divdi3+0x2a4>
2000a27a:	eb14 040b 	adds.w	r4, r4, fp
2000a27e:	f109 39ff 	add.w	r9, r9, #4294967295
2000a282:	d352      	bcc.n	2000a32a <__divdi3+0x34a>
2000a284:	1aa4      	subs	r4, r4, r2
2000a286:	4651      	mov	r1, sl
2000a288:	4620      	mov	r0, r4
2000a28a:	9301      	str	r3, [sp, #4]
2000a28c:	f7ff fca0 	bl	20009bd0 <__aeabi_uidiv>
2000a290:	4651      	mov	r1, sl
2000a292:	4680      	mov	r8, r0
2000a294:	4620      	mov	r0, r4
2000a296:	f7ff fdc9 	bl	20009e2c <__aeabi_uidivmod>
2000a29a:	9803      	ldr	r0, [sp, #12]
2000a29c:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a2a0:	fb00 f208 	mul.w	r2, r0, r8
2000a2a4:	fa1f f38c 	uxth.w	r3, ip
2000a2a8:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000a2ac:	9b01      	ldr	r3, [sp, #4]
2000a2ae:	4282      	cmp	r2, r0
2000a2b0:	d904      	bls.n	2000a2bc <__divdi3+0x2dc>
2000a2b2:	eb10 000b 	adds.w	r0, r0, fp
2000a2b6:	f108 38ff 	add.w	r8, r8, #4294967295
2000a2ba:	d330      	bcc.n	2000a31e <__divdi3+0x33e>
2000a2bc:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000a2c0:	fa1f fc83 	uxth.w	ip, r3
2000a2c4:	0c1b      	lsrs	r3, r3, #16
2000a2c6:	1a80      	subs	r0, r0, r2
2000a2c8:	fa1f fe88 	uxth.w	lr, r8
2000a2cc:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000a2d0:	fb0c f90e 	mul.w	r9, ip, lr
2000a2d4:	fb0c fc0a 	mul.w	ip, ip, sl
2000a2d8:	fb03 c10e 	mla	r1, r3, lr, ip
2000a2dc:	fb03 f20a 	mul.w	r2, r3, sl
2000a2e0:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000a2e4:	458c      	cmp	ip, r1
2000a2e6:	bf88      	it	hi
2000a2e8:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000a2ec:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000a2f0:	4570      	cmp	r0, lr
2000a2f2:	d310      	bcc.n	2000a316 <__divdi3+0x336>
2000a2f4:	fa1f f989 	uxth.w	r9, r9
2000a2f8:	fa05 f707 	lsl.w	r7, r5, r7
2000a2fc:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000a300:	bf14      	ite	ne
2000a302:	2200      	movne	r2, #0
2000a304:	2201      	moveq	r2, #1
2000a306:	4287      	cmp	r7, r0
2000a308:	bf2c      	ite	cs
2000a30a:	2700      	movcs	r7, #0
2000a30c:	f002 0701 	andcc.w	r7, r2, #1
2000a310:	2f00      	cmp	r7, #0
2000a312:	f43f aec4 	beq.w	2000a09e <__divdi3+0xbe>
2000a316:	f108 38ff 	add.w	r8, r8, #4294967295
2000a31a:	2700      	movs	r7, #0
2000a31c:	e6bf      	b.n	2000a09e <__divdi3+0xbe>
2000a31e:	4282      	cmp	r2, r0
2000a320:	bf84      	itt	hi
2000a322:	4458      	addhi	r0, fp
2000a324:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a328:	e7c8      	b.n	2000a2bc <__divdi3+0x2dc>
2000a32a:	42a2      	cmp	r2, r4
2000a32c:	bf84      	itt	hi
2000a32e:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a332:	445c      	addhi	r4, fp
2000a334:	e7a6      	b.n	2000a284 <__divdi3+0x2a4>
2000a336:	429a      	cmp	r2, r3
2000a338:	bf84      	itt	hi
2000a33a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a33e:	191b      	addhi	r3, r3, r4
2000a340:	e748      	b.n	2000a1d4 <__divdi3+0x1f4>
2000a342:	bf00      	nop

2000a344 <__udivdi3>:
2000a344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a348:	460c      	mov	r4, r1
2000a34a:	b083      	sub	sp, #12
2000a34c:	4680      	mov	r8, r0
2000a34e:	4616      	mov	r6, r2
2000a350:	4689      	mov	r9, r1
2000a352:	461f      	mov	r7, r3
2000a354:	4615      	mov	r5, r2
2000a356:	468a      	mov	sl, r1
2000a358:	2b00      	cmp	r3, #0
2000a35a:	d14b      	bne.n	2000a3f4 <__udivdi3+0xb0>
2000a35c:	428a      	cmp	r2, r1
2000a35e:	d95c      	bls.n	2000a41a <__udivdi3+0xd6>
2000a360:	fab2 f382 	clz	r3, r2
2000a364:	b15b      	cbz	r3, 2000a37e <__udivdi3+0x3a>
2000a366:	f1c3 0020 	rsb	r0, r3, #32
2000a36a:	fa01 fa03 	lsl.w	sl, r1, r3
2000a36e:	fa28 f200 	lsr.w	r2, r8, r0
2000a372:	fa16 f503 	lsls.w	r5, r6, r3
2000a376:	fa08 f803 	lsl.w	r8, r8, r3
2000a37a:	ea42 0a0a 	orr.w	sl, r2, sl
2000a37e:	0c2e      	lsrs	r6, r5, #16
2000a380:	4650      	mov	r0, sl
2000a382:	4631      	mov	r1, r6
2000a384:	b2af      	uxth	r7, r5
2000a386:	f7ff fc23 	bl	20009bd0 <__aeabi_uidiv>
2000a38a:	4631      	mov	r1, r6
2000a38c:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000a390:	4681      	mov	r9, r0
2000a392:	4650      	mov	r0, sl
2000a394:	f7ff fd4a 	bl	20009e2c <__aeabi_uidivmod>
2000a398:	fb07 f309 	mul.w	r3, r7, r9
2000a39c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000a3a0:	4553      	cmp	r3, sl
2000a3a2:	d909      	bls.n	2000a3b8 <__udivdi3+0x74>
2000a3a4:	eb1a 0a05 	adds.w	sl, sl, r5
2000a3a8:	f109 39ff 	add.w	r9, r9, #4294967295
2000a3ac:	d204      	bcs.n	2000a3b8 <__udivdi3+0x74>
2000a3ae:	4553      	cmp	r3, sl
2000a3b0:	bf84      	itt	hi
2000a3b2:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a3b6:	44aa      	addhi	sl, r5
2000a3b8:	ebc3 0a0a 	rsb	sl, r3, sl
2000a3bc:	4631      	mov	r1, r6
2000a3be:	4650      	mov	r0, sl
2000a3c0:	fa1f f888 	uxth.w	r8, r8
2000a3c4:	f7ff fc04 	bl	20009bd0 <__aeabi_uidiv>
2000a3c8:	4631      	mov	r1, r6
2000a3ca:	4604      	mov	r4, r0
2000a3cc:	4650      	mov	r0, sl
2000a3ce:	f7ff fd2d 	bl	20009e2c <__aeabi_uidivmod>
2000a3d2:	fb07 f704 	mul.w	r7, r7, r4
2000a3d6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a3da:	4547      	cmp	r7, r8
2000a3dc:	d906      	bls.n	2000a3ec <__udivdi3+0xa8>
2000a3de:	3c01      	subs	r4, #1
2000a3e0:	eb18 0805 	adds.w	r8, r8, r5
2000a3e4:	d202      	bcs.n	2000a3ec <__udivdi3+0xa8>
2000a3e6:	4547      	cmp	r7, r8
2000a3e8:	bf88      	it	hi
2000a3ea:	3c01      	subhi	r4, #1
2000a3ec:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a3f0:	2600      	movs	r6, #0
2000a3f2:	e05c      	b.n	2000a4ae <__udivdi3+0x16a>
2000a3f4:	428b      	cmp	r3, r1
2000a3f6:	d858      	bhi.n	2000a4aa <__udivdi3+0x166>
2000a3f8:	fab3 f683 	clz	r6, r3
2000a3fc:	2e00      	cmp	r6, #0
2000a3fe:	d15b      	bne.n	2000a4b8 <__udivdi3+0x174>
2000a400:	428b      	cmp	r3, r1
2000a402:	bf2c      	ite	cs
2000a404:	2200      	movcs	r2, #0
2000a406:	2201      	movcc	r2, #1
2000a408:	4285      	cmp	r5, r0
2000a40a:	bf8c      	ite	hi
2000a40c:	4615      	movhi	r5, r2
2000a40e:	f042 0501 	orrls.w	r5, r2, #1
2000a412:	2d00      	cmp	r5, #0
2000a414:	d049      	beq.n	2000a4aa <__udivdi3+0x166>
2000a416:	2401      	movs	r4, #1
2000a418:	e049      	b.n	2000a4ae <__udivdi3+0x16a>
2000a41a:	b922      	cbnz	r2, 2000a426 <__udivdi3+0xe2>
2000a41c:	4611      	mov	r1, r2
2000a41e:	2001      	movs	r0, #1
2000a420:	f7ff fbd6 	bl	20009bd0 <__aeabi_uidiv>
2000a424:	4605      	mov	r5, r0
2000a426:	fab5 f685 	clz	r6, r5
2000a42a:	2e00      	cmp	r6, #0
2000a42c:	f040 80ba 	bne.w	2000a5a4 <__udivdi3+0x260>
2000a430:	1b64      	subs	r4, r4, r5
2000a432:	0c2f      	lsrs	r7, r5, #16
2000a434:	fa1f fa85 	uxth.w	sl, r5
2000a438:	2601      	movs	r6, #1
2000a43a:	4639      	mov	r1, r7
2000a43c:	4620      	mov	r0, r4
2000a43e:	f7ff fbc7 	bl	20009bd0 <__aeabi_uidiv>
2000a442:	4639      	mov	r1, r7
2000a444:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000a448:	4681      	mov	r9, r0
2000a44a:	4620      	mov	r0, r4
2000a44c:	f7ff fcee 	bl	20009e2c <__aeabi_uidivmod>
2000a450:	fb0a f309 	mul.w	r3, sl, r9
2000a454:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000a458:	455b      	cmp	r3, fp
2000a45a:	d909      	bls.n	2000a470 <__udivdi3+0x12c>
2000a45c:	eb1b 0b05 	adds.w	fp, fp, r5
2000a460:	f109 39ff 	add.w	r9, r9, #4294967295
2000a464:	d204      	bcs.n	2000a470 <__udivdi3+0x12c>
2000a466:	455b      	cmp	r3, fp
2000a468:	bf84      	itt	hi
2000a46a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a46e:	44ab      	addhi	fp, r5
2000a470:	ebc3 0b0b 	rsb	fp, r3, fp
2000a474:	4639      	mov	r1, r7
2000a476:	4658      	mov	r0, fp
2000a478:	fa1f f888 	uxth.w	r8, r8
2000a47c:	f7ff fba8 	bl	20009bd0 <__aeabi_uidiv>
2000a480:	4639      	mov	r1, r7
2000a482:	4604      	mov	r4, r0
2000a484:	4658      	mov	r0, fp
2000a486:	f7ff fcd1 	bl	20009e2c <__aeabi_uidivmod>
2000a48a:	fb0a fa04 	mul.w	sl, sl, r4
2000a48e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a492:	45c2      	cmp	sl, r8
2000a494:	d906      	bls.n	2000a4a4 <__udivdi3+0x160>
2000a496:	3c01      	subs	r4, #1
2000a498:	eb18 0805 	adds.w	r8, r8, r5
2000a49c:	d202      	bcs.n	2000a4a4 <__udivdi3+0x160>
2000a49e:	45c2      	cmp	sl, r8
2000a4a0:	bf88      	it	hi
2000a4a2:	3c01      	subhi	r4, #1
2000a4a4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a4a8:	e001      	b.n	2000a4ae <__udivdi3+0x16a>
2000a4aa:	2600      	movs	r6, #0
2000a4ac:	4634      	mov	r4, r6
2000a4ae:	4631      	mov	r1, r6
2000a4b0:	4620      	mov	r0, r4
2000a4b2:	b003      	add	sp, #12
2000a4b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a4b8:	f1c6 0020 	rsb	r0, r6, #32
2000a4bc:	40b3      	lsls	r3, r6
2000a4be:	fa32 f700 	lsrs.w	r7, r2, r0
2000a4c2:	fa21 fb00 	lsr.w	fp, r1, r0
2000a4c6:	431f      	orrs	r7, r3
2000a4c8:	fa14 f206 	lsls.w	r2, r4, r6
2000a4cc:	fa28 f100 	lsr.w	r1, r8, r0
2000a4d0:	4658      	mov	r0, fp
2000a4d2:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000a4d6:	4311      	orrs	r1, r2
2000a4d8:	9100      	str	r1, [sp, #0]
2000a4da:	4651      	mov	r1, sl
2000a4dc:	b2bb      	uxth	r3, r7
2000a4de:	9301      	str	r3, [sp, #4]
2000a4e0:	f7ff fb76 	bl	20009bd0 <__aeabi_uidiv>
2000a4e4:	4651      	mov	r1, sl
2000a4e6:	40b5      	lsls	r5, r6
2000a4e8:	4681      	mov	r9, r0
2000a4ea:	4658      	mov	r0, fp
2000a4ec:	f7ff fc9e 	bl	20009e2c <__aeabi_uidivmod>
2000a4f0:	9c01      	ldr	r4, [sp, #4]
2000a4f2:	9800      	ldr	r0, [sp, #0]
2000a4f4:	fb04 f309 	mul.w	r3, r4, r9
2000a4f8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000a4fc:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000a500:	455b      	cmp	r3, fp
2000a502:	d905      	bls.n	2000a510 <__udivdi3+0x1cc>
2000a504:	eb1b 0b07 	adds.w	fp, fp, r7
2000a508:	f109 39ff 	add.w	r9, r9, #4294967295
2000a50c:	f0c0 808e 	bcc.w	2000a62c <__udivdi3+0x2e8>
2000a510:	ebc3 0b0b 	rsb	fp, r3, fp
2000a514:	4651      	mov	r1, sl
2000a516:	4658      	mov	r0, fp
2000a518:	f7ff fb5a 	bl	20009bd0 <__aeabi_uidiv>
2000a51c:	4651      	mov	r1, sl
2000a51e:	4604      	mov	r4, r0
2000a520:	4658      	mov	r0, fp
2000a522:	f7ff fc83 	bl	20009e2c <__aeabi_uidivmod>
2000a526:	9801      	ldr	r0, [sp, #4]
2000a528:	9a00      	ldr	r2, [sp, #0]
2000a52a:	fb00 f304 	mul.w	r3, r0, r4
2000a52e:	fa1f fc82 	uxth.w	ip, r2
2000a532:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000a536:	4293      	cmp	r3, r2
2000a538:	d906      	bls.n	2000a548 <__udivdi3+0x204>
2000a53a:	3c01      	subs	r4, #1
2000a53c:	19d2      	adds	r2, r2, r7
2000a53e:	d203      	bcs.n	2000a548 <__udivdi3+0x204>
2000a540:	4293      	cmp	r3, r2
2000a542:	d901      	bls.n	2000a548 <__udivdi3+0x204>
2000a544:	19d2      	adds	r2, r2, r7
2000a546:	3c01      	subs	r4, #1
2000a548:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a54c:	b2a8      	uxth	r0, r5
2000a54e:	1ad2      	subs	r2, r2, r3
2000a550:	0c2d      	lsrs	r5, r5, #16
2000a552:	fa1f fc84 	uxth.w	ip, r4
2000a556:	0c23      	lsrs	r3, r4, #16
2000a558:	fb00 f70c 	mul.w	r7, r0, ip
2000a55c:	fb00 fe03 	mul.w	lr, r0, r3
2000a560:	fb05 e10c 	mla	r1, r5, ip, lr
2000a564:	fb05 f503 	mul.w	r5, r5, r3
2000a568:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000a56c:	458e      	cmp	lr, r1
2000a56e:	bf88      	it	hi
2000a570:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000a574:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000a578:	42aa      	cmp	r2, r5
2000a57a:	d310      	bcc.n	2000a59e <__udivdi3+0x25a>
2000a57c:	b2bf      	uxth	r7, r7
2000a57e:	fa08 f606 	lsl.w	r6, r8, r6
2000a582:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000a586:	bf14      	ite	ne
2000a588:	f04f 0e00 	movne.w	lr, #0
2000a58c:	f04f 0e01 	moveq.w	lr, #1
2000a590:	4296      	cmp	r6, r2
2000a592:	bf2c      	ite	cs
2000a594:	2600      	movcs	r6, #0
2000a596:	f00e 0601 	andcc.w	r6, lr, #1
2000a59a:	2e00      	cmp	r6, #0
2000a59c:	d087      	beq.n	2000a4ae <__udivdi3+0x16a>
2000a59e:	3c01      	subs	r4, #1
2000a5a0:	2600      	movs	r6, #0
2000a5a2:	e784      	b.n	2000a4ae <__udivdi3+0x16a>
2000a5a4:	40b5      	lsls	r5, r6
2000a5a6:	f1c6 0120 	rsb	r1, r6, #32
2000a5aa:	fa24 f901 	lsr.w	r9, r4, r1
2000a5ae:	fa28 f201 	lsr.w	r2, r8, r1
2000a5b2:	0c2f      	lsrs	r7, r5, #16
2000a5b4:	40b4      	lsls	r4, r6
2000a5b6:	4639      	mov	r1, r7
2000a5b8:	4648      	mov	r0, r9
2000a5ba:	4322      	orrs	r2, r4
2000a5bc:	9200      	str	r2, [sp, #0]
2000a5be:	f7ff fb07 	bl	20009bd0 <__aeabi_uidiv>
2000a5c2:	4639      	mov	r1, r7
2000a5c4:	fa1f fa85 	uxth.w	sl, r5
2000a5c8:	4683      	mov	fp, r0
2000a5ca:	4648      	mov	r0, r9
2000a5cc:	f7ff fc2e 	bl	20009e2c <__aeabi_uidivmod>
2000a5d0:	9b00      	ldr	r3, [sp, #0]
2000a5d2:	0c1a      	lsrs	r2, r3, #16
2000a5d4:	fb0a f30b 	mul.w	r3, sl, fp
2000a5d8:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000a5dc:	42a3      	cmp	r3, r4
2000a5de:	d903      	bls.n	2000a5e8 <__udivdi3+0x2a4>
2000a5e0:	1964      	adds	r4, r4, r5
2000a5e2:	f10b 3bff 	add.w	fp, fp, #4294967295
2000a5e6:	d327      	bcc.n	2000a638 <__udivdi3+0x2f4>
2000a5e8:	1ae4      	subs	r4, r4, r3
2000a5ea:	4639      	mov	r1, r7
2000a5ec:	4620      	mov	r0, r4
2000a5ee:	f7ff faef 	bl	20009bd0 <__aeabi_uidiv>
2000a5f2:	4639      	mov	r1, r7
2000a5f4:	4681      	mov	r9, r0
2000a5f6:	4620      	mov	r0, r4
2000a5f8:	f7ff fc18 	bl	20009e2c <__aeabi_uidivmod>
2000a5fc:	9800      	ldr	r0, [sp, #0]
2000a5fe:	fb0a f309 	mul.w	r3, sl, r9
2000a602:	fa1f fc80 	uxth.w	ip, r0
2000a606:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000a60a:	42a3      	cmp	r3, r4
2000a60c:	d908      	bls.n	2000a620 <__udivdi3+0x2dc>
2000a60e:	1964      	adds	r4, r4, r5
2000a610:	f109 39ff 	add.w	r9, r9, #4294967295
2000a614:	d204      	bcs.n	2000a620 <__udivdi3+0x2dc>
2000a616:	42a3      	cmp	r3, r4
2000a618:	bf84      	itt	hi
2000a61a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a61e:	1964      	addhi	r4, r4, r5
2000a620:	fa08 f806 	lsl.w	r8, r8, r6
2000a624:	1ae4      	subs	r4, r4, r3
2000a626:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000a62a:	e706      	b.n	2000a43a <__udivdi3+0xf6>
2000a62c:	455b      	cmp	r3, fp
2000a62e:	bf84      	itt	hi
2000a630:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a634:	44bb      	addhi	fp, r7
2000a636:	e76b      	b.n	2000a510 <__udivdi3+0x1cc>
2000a638:	42a3      	cmp	r3, r4
2000a63a:	bf84      	itt	hi
2000a63c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a640:	1964      	addhi	r4, r4, r5
2000a642:	e7d1      	b.n	2000a5e8 <__udivdi3+0x2a4>
2000a644:	44434441 	.word	0x44434441
2000a648:	63657269 	.word	0x63657269
2000a64c:	706e4974 	.word	0x706e4974
2000a650:	305f7475 	.word	0x305f7475
2000a654:	00000000 	.word	0x00000000
2000a658:	44434441 	.word	0x44434441
2000a65c:	63657269 	.word	0x63657269
2000a660:	706e4974 	.word	0x706e4974
2000a664:	315f7475 	.word	0x315f7475
2000a668:	00000000 	.word	0x00000000

2000a66c <C.18.4679>:
2000a66c:	ffffffff ffffffff 0d0a0d0a 00000000     ................
2000a67c:	203a6469 0d0a7525 00000000 25203a78     id: %u......x: %
2000a68c:	000d0a75 25203a79 000d0a75 74646977     u...y: %u...widt
2000a69c:	25203a68 000d0a75 67696568 203a7468     h: %u...height: 
2000a6ac:	0d0a7525 00000000 203a6469 0d0a7825     %u......id: %x..
2000a6bc:	00000000 20633269 6e617274 73696d73     ....i2c transmis
2000a6cc:	6e6f6973 73736920 20736575 0d0a7825     sion issues %x..
2000a6dc:	00000000 70616548 646e6120 61747320     ....Heap and sta
2000a6ec:	63206b63 696c6c6f 6e6f6973 0000000a     ck collision....

2000a6fc <adc_status_reg_lut>:
2000a6fc:	40021000 40021004 40021008              ...@...@...@

2000a708 <C.16.3498>:
2000a708:	00040200                                ....

2000a70c <dac_ctrl_reg_lut>:
2000a70c:	40020060 400200a0 400200e0              `..@...@...@

2000a718 <dac_enable_masks_lut>:
2000a718:	00000010 00000020 00000040              .... ...@...

2000a724 <dac_byte2_reg_lut>:
2000a724:	4002006c 400200ac 400200ec              l..@...@...@

2000a730 <dac_byte01_reg_lut>:
2000a730:	40020500 40020504 40020508              ...@...@...@

2000a73c <comp_id_2_scb_lut>:
2000a73c:	01010000 03030202 00000404              ............

2000a748 <C.16.2565>:
2000a748:	00000001 00000002 00000004 00000001     ................

2000a758 <g_ace_current_resistors>:
2000a758:	00010001 00010001                       ........

2000a760 <g_ace_external_varef_used>:
2000a760:	00000000                                ....

2000a764 <g_ace_channel_0_name>:
2000a764:	44434441 63657269 706e4974 305f7475     ADCDirectInput_0
2000a774:	00000000                                ....

2000a778 <g_ace_channel_1_name>:
2000a778:	44434441 63657269 706e4974 315f7475     ADCDirectInput_1
2000a788:	00000000                                ....

2000a78c <g_ace_ppe_transforms_desc_table>:
2000a78c:	00130012 00004000 001c001b 00004000     .....@.......@..

2000a79c <g_ace_sse_proc_0_name>:
2000a79c:	30434441 49414d5f 0000004e              ADC0_MAIN...

2000a7a8 <g_ace_sse_proc_0_sequence>:
2000a7a8:	16021706 00001200                       ........

2000a7b0 <g_ace_sse_proc_1_name>:
2000a7b0:	31434441 49414d5f 0000004e              ADC1_MAIN...

2000a7bc <g_ace_sse_proc_1_sequence>:
2000a7bc:	26022706 24cb2551 25510000 000024ca     .'.&Q%.$..Q%.$..
2000a7cc:	000023ff 000023ff 000023ff 000023ff     .#...#...#...#..
2000a7dc:	000023ff 00002319 00002005              .#...#... ..

2000a7e8 <channel_quad_lut>:
2000a7e8:	000000ff 01010100 ffffff01 ffffffff     ................
2000a7f8:	020202ff 03030302 ffffff03 ffffffff     ................
2000a808:	040404ff ffffff04 ffffffff ffffffff     ................

2000a818 <channel_type_lut>:
2000a818:	01000000 01000002 00000002 00ffff00     ................
2000a828:	01000000 01000002 00000002 00ffff00     ................
2000a838:	01000000 ffffff02 000000ff 00ffff00     ................

2000a848 <abps_channel_lut>:
2000a848:	ff0000ff ff0101ff ffffffff ffffffff     ................
2000a858:	ff0202ff ff0303ff ffffffff ffffffff     ................
2000a868:	ff0404ff ffffffff ffffffff ffffffff     ................

2000a878 <abps_idx_lut>:
2000a878:	ff0100ff ff0302ff ffffffff ffffffff     ................
2000a888:	ff0504ff ff0706ff ffffffff ffffffff     ................
2000a898:	ff0908ff ffffffff ffffffff ffffffff     ................

2000a8a8 <apbs_range>:
2000a8a8:	28003c00 0a001400                       .<.(....

2000a8b0 <apbs_gain_lut>:
2000a8b0:	0204080c                                ....

2000a8b4 <_global_impure_ptr>:
2000a8b4:	2000aba8 00000043                       ... C...

2000a8bc <blanks.3577>:
2000a8bc:	20202020 20202020 20202020 20202020                     

2000a8cc <zeroes.3578>:
2000a8cc:	30303030 30303030 30303030 30303030     0000000000000000
2000a8dc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000a8ec:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000a8fc:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000a90c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000a91c:	00000030 69666e49 7974696e 00000000     0...Infinity....
2000a92c:	004e614e                                NaN.

2000a930 <__sf_fake_stdin>:
	...

2000a950 <__sf_fake_stdout>:
	...

2000a970 <__sf_fake_stderr>:
	...

2000a990 <charset>:
2000a990:	2000a9c8                                ... 

2000a994 <lconv>:
2000a994:	2000a9c4 2000a8ec 2000a8ec 2000a8ec     ... ... ... ... 
2000a9a4:	2000a8ec 2000a8ec 2000a8ec 2000a8ec     ... ... ... ... 
2000a9b4:	2000a8ec 2000a8ec ffffffff ffffffff     ... ... ........
2000a9c4:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
2000a9d4:	00000000                                ....

2000a9d8 <__mprec_tens>:
2000a9d8:	00000000 3ff00000 00000000 40240000     .......?......$@
2000a9e8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000a9f8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000aa08:	00000000 412e8480 00000000 416312d0     .......A......cA
2000aa18:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000aa28:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000aa38:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000aa48:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000aa58:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000aa68:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000aa78:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000aa88:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000aa98:	79d99db4 44ea7843                       ...yCx.D

2000aaa0 <p05.2463>:
2000aaa0:	00000005 00000019 0000007d 00000000     ........}.......

2000aab0 <__mprec_bigtens>:
2000aab0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000aac0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000aad0:	7f73bf3c 75154fdd                       <.s..O.u

2000aad8 <__mprec_tinytens>:
2000aad8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000aae8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000aaf8:	64ac6f43 0ac80628                       Co.d(...

2000ab00 <_init>:
2000ab00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000ab02:	bf00      	nop
2000ab04:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000ab06:	bc08      	pop	{r3}
2000ab08:	469e      	mov	lr, r3
2000ab0a:	4770      	bx	lr

2000ab0c <_fini>:
2000ab0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000ab0e:	bf00      	nop
2000ab10:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000ab12:	bc08      	pop	{r3}
2000ab14:	469e      	mov	lr, r3
2000ab16:	4770      	bx	lr

2000ab18 <__frame_dummy_init_array_entry>:
2000ab18:	0485 2000                                   ... 

2000ab1c <__do_global_dtors_aux_fini_array_entry>:
2000ab1c:	0471 2000                                   q.. 
