// Seed: 2311479554
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input tri1 id_2
);
  supply0 [-1  &&  1 : 1  ||  -1] id_4 = -1;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd92,
    parameter id_2  = 32'd95
) (
    input tri id_0,
    output logic id_1,
    input wor _id_2,
    input tri1 id_3,
    output tri1 id_4,
    output tri0 id_5,
    input wor id_6,
    output wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input wire id_11,
    input tri1 id_12,
    input wire _id_13,
    input tri0 id_14
);
  assign id_1 = id_6;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_8
  );
  assign id_7 = id_0;
  logic ["" : id_2] id_16;
  wire [1 : id_13  -  -1] id_17;
  assign id_5 = -1'b0;
  always @(1) id_1 = id_17;
endmodule
