// Seed: 1373172683
module module_0 ();
  wire [-1 : -1] id_1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output tri0 id_2
    , id_17,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    input wor id_6,
    output tri1 id_7,
    input wor id_8,
    output wire id_9,
    output tri id_10
    , id_18,
    output supply0 id_11,
    input tri id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply0 id_15
);
  logic id_19;
  module_0 modCall_1 ();
  wire id_20;
  ;
endmodule
