/**
 *
 * @file TIMER_RegisterAddress_ModuleA_32.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 4 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 4 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEA_32_H_
#define XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEA_32_H_

#define GPWTM_TA_GPTMTnMR_OFFSET    ((uint32_t) 0x0004UL)
#define GPWTM_TA_GPTMTnCTL_OFFSET    ((uint32_t) 0x000CUL)
#define GPWTM_TA_GPTMTnIMR_OFFSET    ((uint32_t) 0x0018UL)
#define GPWTM_TA_GPTMTnRIS_OFFSET    ((uint32_t) 0x001CUL)
#define GPWTM_TA_GPTMTnMIS_OFFSET    ((uint32_t) 0x0020UL)
#define GPWTM_TA_GPTMTnICR_OFFSET    ((uint32_t) 0x0024UL)
#define GPWTM_TA_GPTMTnILR_OFFSET    ((uint32_t) 0x0028UL)
#define GPWTM_TA_GPTMTnMATCHR_OFFSET    ((uint32_t) 0x0030UL)
#define GPWTM_TA_GPTMTnPR_OFFSET    ((uint32_t) 0x0038UL)
#define GPWTM_TA_GPTMTnPMR_OFFSET    ((uint32_t) 0x0040UL)
#define GPWTM_TA_GPTMTnR_OFFSET    ((uint32_t) 0x0048UL)
#define GPWTM_TA_GPTMTnV_OFFSET    ((uint32_t) 0x0050UL)
#define GPWTM_TA_GPTMTnPS_OFFSET    ((uint32_t) 0x005CUL)
#define GPWTM_TA_GPTMTnPV_OFFSET    ((uint32_t) 0x0064UL)

#endif /* XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEA_32_H_ */
