$date
	Mon Dec 01 21:23:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cpu $end
$var wire 1 ! halted $end
$var wire 16 " instr [15:0] $end
$var wire 8 # pc [7:0] $end
$var wire 3 $ state [2:0] $end
$var reg 1 % clk $end
$var reg 1 & finished $end
$var reg 1 ' reset $end
$var real 1 ( CPI $end
$var integer 32 ) c [31:0] $end
$var real 1 * exec_time_ns $end
$var integer 32 + f_bin [31:0] $end
$var integer 32 , f_hex [31:0] $end
$var integer 32 - f_in [31:0] $end
$var integer 32 . instruction_count [31:0] $end
$var integer 32 / total_cycles [31:0] $end
$scope module cpu_inst $end
$var wire 1 % clk $end
$var wire 1 0 halted $end
$var wire 1 ' reset $end
$var wire 3 1 state [2:0] $end
$var wire 4 2 rs2 [3:0] $end
$var wire 4 3 rs1 [3:0] $end
$var wire 8 4 reg_write_data [7:0] $end
$var wire 1 5 reg_write $end
$var wire 8 6 reg_rs2 [7:0] $end
$var wire 8 7 reg_rs1 [7:0] $end
$var wire 4 8 rd [3:0] $end
$var wire 1 9 pc_enable $end
$var wire 8 : pc [7:0] $end
$var wire 4 ; opcode [3:0] $end
$var wire 1 < mem_write $end
$var wire 1 = mem_read $end
$var wire 16 > instruction [15:0] $end
$var wire 1 ? halt_signal $end
$var wire 8 @ data_out [7:0] $end
$var wire 8 A crypto_out [7:0] $end
$var wire 8 B alu_selected [7:0] $end
$var wire 8 C alu_result [7:0] $end
$var wire 1 D alu_enable $end
$scope module alu_inst $end
$var wire 4 E opcode [3:0] $end
$var wire 1 D enable $end
$var wire 8 F b [7:0] $end
$var wire 8 G a [7:0] $end
$var reg 8 H result [7:0] $end
$upscope $end
$scope module cu_inst $end
$var wire 1 % clk $end
$var wire 4 I opcode [3:0] $end
$var wire 1 ' reset $end
$var reg 1 D alu_enable $end
$var reg 1 ? halt $end
$var reg 1 = mem_read $end
$var reg 1 < mem_write $end
$var reg 3 J next_state [2:0] $end
$var reg 1 9 pc_enable $end
$var reg 1 5 reg_write $end
$var reg 3 K state [2:0] $end
$upscope $end
$scope module data_mem_inst $end
$var wire 8 L address [7:0] $end
$var wire 1 % clk $end
$var wire 1 = mem_read $end
$var wire 1 < mem_write $end
$var wire 8 M write_data [7:0] $end
$var reg 8 N read_data [7:0] $end
$var integer 32 O i [31:0] $end
$upscope $end
$scope module instr_mem_inst $end
$var wire 8 P address [7:0] $end
$var reg 16 Q instruction [15:0] $end
$upscope $end
$scope module pc_inst $end
$var wire 1 % clk $end
$var wire 1 9 pc_enable $end
$var wire 1 ' reset $end
$var reg 8 R pc [7:0] $end
$upscope $end
$scope module regfile_inst $end
$var wire 1 % clk $end
$var wire 8 S out_rs1 [7:0] $end
$var wire 8 T out_rs2 [7:0] $end
$var wire 4 U rd [3:0] $end
$var wire 1 5 reg_write $end
$var wire 1 ' reset $end
$var wire 4 V rs1 [3:0] $end
$var wire 4 W rs2 [3:0] $end
$var wire 8 X write_data [7:0] $end
$var integer 32 Y i [31:0] $end
$upscope $end
$scope module xor_inst $end
$var wire 8 Z data_in [7:0] $end
$var wire 8 [ data_out [7:0] $end
$var wire 8 \ key [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 \
b1100001 [
b1000001 Z
b10000 Y
b1100001 X
b11 W
b10 V
b1 U
b100000 T
b1000001 S
b0 R
b1000000100100011 Q
b0 P
b100000000 O
b0 N
b1000001 M
b1 L
b0 K
b1 J
b1000 I
b0 H
b1000001 G
b100000 F
b1000 E
0D
b0 C
b1100001 B
b1100001 A
b0 @
0?
b1000000100100011 >
0=
0<
b1000 ;
b0 :
19
b1 8
b1000001 7
b100000 6
05
b1100001 4
b10 3
b11 2
b0 1
00
b0 /
b0 .
b10000000000000000000000000000011 -
b10000000000000000000000000000100 ,
b10000000000000000000000000000101 +
r0 *
b11111111111111111111111111111111 )
r0 (
1'
0&
0%
b0 $
b0 #
b1000000100100011 "
0!
$end
#5000
b100000 6
b100000 F
b100000 T
b100000 \
b1000001 7
b1000001 G
b1000001 M
b1000001 S
b1000001 Z
b10000 Y
1%
#10000
0%
#15000
b100000 6
b100000 F
b100000 T
b100000 \
b1000001 7
b1000001 G
b1000001 M
b1000001 S
b1000001 Z
b10000 Y
1%
#20000
0%
0'
#25000
b0 4
b0 X
b0 A
b0 [
b0 B
b0 6
b0 F
b0 T
b0 \
b0 2
b0 W
b0 7
b0 G
b0 M
b0 S
b0 Z
b1 3
b1 V
b0 L
b0 8
b0 U
b100 ;
b100 E
b100 I
09
b10 J
b100000000010000 "
b100000000010000 >
b100000000010000 Q
b1 $
b1 1
b1 K
b1 #
b1 :
b1 P
b1 R
b1 /
b1 .
1%
#30000
0%
#35000
1<
b11 J
b10 $
b10 1
b10 K
b10 /
1%
#40000
0%
#45000
0<
b100 J
b11 $
b11 1
b11 K
b11 /
1%
#50000
0%
#55000
b0 J
b100 $
b100 1
b100 K
b100 /
1%
#60000
0%
#65000
19
b1 J
b0 $
b0 1
b0 K
b101 /
1%
#70000
0%
#75000
b0 3
b0 V
b1111 ;
b1111 E
b1111 I
b1111000000000000 "
b1111000000000000 >
b1111000000000000 Q
09
b10 J
b10 #
b10 :
b10 P
b10 R
b1 $
b1 1
b1 K
b10 .
b110 /
1%
#80000
0%
#85000
1!
10
1?
b101 J
b10 $
b10 1
b10 K
b111 /
1%
#90000
0%
#95000
1!
10
1?
b101 $
b101 1
b101 K
r80 *
r4 (
1&
b1000 /
1%
