ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Nov 04, 2021 at 01:26:19 CST
ncverilog
	-sv
	-f /home/fred2/RISCV/./sim/designlist.f
		../sim/test.sv
		../src/cpu/cpu_wrap.sv
		../src/cpu/marb.sv
		../src/cpu/cpu_top.sv
		../src/cpu/clkmnt.sv
		../src/cpu/hzu.sv
		../src/cpu/ifu.sv
		../src/cpu/idu.sv
		../src/cpu/dec.sv
		../src/cpu/rfu.sv
		../src/cpu/csr.sv
		../src/cpu/sru.sv
		../src/cpu/alu.sv
		../src/cpu/tpu.sv
		../src/cpu/dpu.sv
		../src/cpu/pmu.sv
		../src/cpu/mmu_csr.sv
		../src/cpu/mmu.sv
		../src/cpu/l1c.sv
		../src/cpu/util.sv
		../src/bus/axi2mem_bridge.sv
		../src/bus/mem2axi_bridge.sv
		../src/bus/axi_2to2_biu.sv
		../src/bus/axi_2to1_mux.sv
		../src/bus/axi_1to2_dec.sv
		../mdl/sram.sv
		../mdl/sram64x22.sv
		../mdl/sram64x128.sv
		../mdl/cpu_tracer.sv
		+incdir+../include
		+nc64bit
		+access+r
		+define+FSDB
	+prog=/home/fred2/RISCV/./sim/prog0
	+nclinedebug
ncverilog: *W,BADPRF: The +nclinedebug option may have an adverse performance impact.
Loading snapshot worklib.test:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (test), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
TEST_END flag detected
Simulation end!
END CODE: cafecafe
mcycle:   20349
minstret: 9684
Simulation complete via $finish(1) at time 2036050 NS + 6
../sim/test.sv:45     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Nov 04, 2021 at 01:26:24 CST  (total: 00:00:05)
