// Seed: 3251806455
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wand id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1
);
  wire id_3;
  parameter id_4 = -1, id_5 = id_4;
  wire id_6;
  wand id_7 = id_1 | -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  wire id_8;
  wire id_9;
endmodule
module module_2 #(
    parameter id_1 = 32'd59,
    parameter id_3 = 32'd63,
    parameter id_4 = 32'd26
) (
    input  wor   id_0,
    output wand  _id_1,
    input  tri   id_2,
    input  uwire _id_3,
    input  wire  _id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  logic [1 : id_1] id_7[-1  &&  id_3 : id_4];
  ;
endmodule
