{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1696522949254 ""}
{ "Info" "IVRFX2_VHDL_1750_UNCONVERTED" "end architecture rtl; alu.vhd(158) " "VHDL info at alu.vhd(158): end architecture rtl;" {  } { { "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" 158 0 0 0 } }  } 0 19660 "VHDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1696522949697 ""}
{ "Info" "IVRFX2_VHDL_1750_UNCONVERTED" "   ^ alu.vhd(158) " "VHDL info at alu.vhd(158):    ^" {  } { { "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" 158 0 0 0 } }  } 0 19660 "VHDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1696522949697 ""}
{ "Error" "EVRFX2_VHDL_SYNTAX_ERROR" "end', expecting '; alu.vhd(158) " "VHDL syntax error at alu.vhd(158) near text end', expecting ';" {  } { { "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" 158 0 0 0 } }  } 0 13806 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1696522949697 ""}
{ "Error" "EVRFX2_VHDL_UNIT_INGONRED_ERR" "rtl alu.vhd(158) " "Ignored construct rtl at alu.vhd(158) due to previous errors" {  } { { "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" 158 0 0 0 } }  } 0 13827 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1696522949697 ""}
{ "Error" "EVRFX2_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "mux_out mux.vhd(24) " "VHDL error at mux.vhd(24): can't write to interface object \"mux_out\" of mode IN" {  } { { "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/mux.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/mux.vhd" 24 0 0 0 } }  } 0 13873 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Design Software" 0 -1 1696522949698 ""}
{ "Error" "EVRFX2_VHDL_UNIT_INGONRED_ERR" "behavioral mux.vhd(34) " "Ignored construct behavioral at mux.vhd(34) due to previous errors" {  } { { "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/mux.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/mux.vhd" 34 0 0 0 } }  } 0 13827 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1696522949698 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1696522949701 ""}
