<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

</twCmdLine><twDesign>LAB2.ncd</twDesign><twDesignPath>LAB2.ncd</twDesignPath><twPCF>LAB2.pcf</twPCF><twPcfPath>LAB2.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="ft256"><twDevName>xc3s400a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2011-06-20</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="4">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="5">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_Clk&quot; = PERIOD &quot;TNM_Clk&quot; 16 MHz HIGH 50%;" ScopeName="">TS_Clk = PERIOD TIMEGRP &quot;TNM_Clk&quot; 16 MHz HIGH 50%;</twConstName><twItemCnt>1225206630</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9475</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>55.494</twMinPer></twConstHead><twPathRptBanner iPaths="2680" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu0_ialu_Result1_13 (SLICE_X28Y43.SR), 2680 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.503</twSlack><twSrc BELType="FF">cpu0_alu_op2_6</twSrc><twDest BELType="FF">cpu0_ialu_Result1_13</twDest><twTotPathDel>27.659</twTotPathDel><twClkSkew dest = "0.640" src = "0.728">0.088</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cpu0_alu_op2_6</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_13</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X26Y32.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_alu_op2&lt;7&gt;</twComp><twBEL>cpu0_alu_op2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>cpu0_alu_op2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y70.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.277</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.G1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;21&gt;188</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00292</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0029</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y61.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;5&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N616</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>N616</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N59</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N115</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>cpu0_ialu_N99</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;321</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>cpu0_ialu_N105</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;12&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>cpu0_ialu_N114</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;13&gt;</twComp><twBEL>cpu0_ialu_Result1_13</twBEL></twPathDel><twLogDel>11.460</twLogDel><twRouteDel>16.199</twRouteDel><twTotDel>27.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.794</twSlack><twSrc BELType="FF">cpu0_alu_op2_6</twSrc><twDest BELType="FF">cpu0_ialu_Result1_13</twDest><twTotPathDel>27.368</twTotPathDel><twClkSkew dest = "0.640" src = "0.728">0.088</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cpu0_alu_op2_6</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_13</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X26Y32.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_alu_op2&lt;7&gt;</twComp><twBEL>cpu0_alu_op2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>cpu0_alu_op2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y70.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.277</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y70.F4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00301</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y61.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N616</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>N616</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N59</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N115</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>cpu0_ialu_N99</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;321</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>cpu0_ialu_N105</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;12&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>cpu0_ialu_N114</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;13&gt;</twComp><twBEL>cpu0_ialu_Result1_13</twBEL></twPathDel><twLogDel>11.521</twLogDel><twRouteDel>15.847</twRouteDel><twTotDel>27.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.889</twSlack><twSrc BELType="FF">cpu0_alu_op2_23</twSrc><twDest BELType="FF">cpu0_ialu_Result1_13</twDest><twTotPathDel>27.403</twTotPathDel><twClkSkew dest = "0.301" src = "0.259">-0.042</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu0_alu_op2_23</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_13</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X28Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y57.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>cpu0_alu_op2&lt;23&gt;</twComp><twBEL>cpu0_alu_op2_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.188</twDelInfo><twComp>cpu0_alu_op2&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y70.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.277</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.G1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;21&gt;188</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00292</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0029</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y61.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;5&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N616</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>N616</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N59</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N115</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>cpu0_ialu_N99</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;321</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>cpu0_ialu_N105</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;12&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>cpu0_ialu_N114</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;13&gt;</twComp><twBEL>cpu0_ialu_Result1_13</twBEL></twPathDel><twLogDel>11.881</twLogDel><twRouteDel>15.522</twRouteDel><twTotDel>27.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5654" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu0_ialu_Result1_19 (SLICE_X34Y46.SR), 5654 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.631</twSlack><twSrc BELType="FF">cpu0_alu_op2_6</twSrc><twDest BELType="FF">cpu0_ialu_Result1_19</twDest><twTotPathDel>27.476</twTotPathDel><twClkSkew dest = "0.585" src = "0.728">0.143</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cpu0_alu_op2_6</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_19</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X26Y32.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_alu_op2&lt;7&gt;</twComp><twBEL>cpu0_alu_op2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>cpu0_alu_op2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y70.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.277</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.G1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;21&gt;188</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00292</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0029</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y61.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;5&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N616</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>N616</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N59</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;18&gt;456</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;261</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu0_ialu_N86</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y46.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;19&gt;</twComp><twBEL>cpu0_ialu_Result1_19</twBEL></twPathDel><twLogDel>10.861</twLogDel><twRouteDel>16.615</twRouteDel><twTotDel>27.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.922</twSlack><twSrc BELType="FF">cpu0_alu_op2_6</twSrc><twDest BELType="FF">cpu0_ialu_Result1_19</twDest><twTotPathDel>27.185</twTotPathDel><twClkSkew dest = "0.585" src = "0.728">0.143</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cpu0_alu_op2_6</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_19</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X26Y32.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_alu_op2&lt;7&gt;</twComp><twBEL>cpu0_alu_op2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>cpu0_alu_op2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y70.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.277</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y70.F4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00301</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y61.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N616</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>N616</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N59</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;18&gt;456</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;261</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu0_ialu_N86</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y46.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;19&gt;</twComp><twBEL>cpu0_ialu_Result1_19</twBEL></twPathDel><twLogDel>10.922</twLogDel><twRouteDel>16.263</twRouteDel><twTotDel>27.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.017</twSlack><twSrc BELType="FF">cpu0_alu_op2_23</twSrc><twDest BELType="FF">cpu0_ialu_Result1_19</twDest><twTotPathDel>27.220</twTotPathDel><twClkSkew dest = "0.246" src = "0.259">0.013</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu0_alu_op2_23</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_19</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X28Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y57.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>cpu0_alu_op2&lt;23&gt;</twComp><twBEL>cpu0_alu_op2_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.188</twDelInfo><twComp>cpu0_alu_op2&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y54.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y70.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.277</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.G1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;21&gt;188</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00292</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0029</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y61.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;5&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N616</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>N616</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N45</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N59</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;18&gt;456</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;261</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu0_ialu_N86</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y46.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;19&gt;</twComp><twBEL>cpu0_ialu_Result1_19</twBEL></twPathDel><twLogDel>11.282</twLogDel><twRouteDel>15.938</twRouteDel><twTotDel>27.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="85334123" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu0_ialu_Result2_29 (SLICE_X41Y76.G3), 85334123 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.717</twSlack><twSrc BELType="FF">cpu0_alu_op2_0_1</twSrc><twDest BELType="FF">cpu0_ialu_Result2_29</twDest><twTotPathDel>27.336</twTotPathDel><twClkSkew dest = "0.580" src = "0.777">0.197</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_alu_op2_0_1</twSrc><twDest BELType='FF'>cpu0_ialu_Result2_29</twDest><twLogLvls>34</twLogLvls><twSrcSite>SLICE_X21Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y37.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cpu0_alu_op2_0_1</twComp><twBEL>cpu0_alu_op2_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.177</twDelInfo><twComp>cpu0_alu_op2_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y46.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;0&gt;</twComp><twBEL>cpu0_alu_op2_0_1_rt</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;2&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;4&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;6&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;8&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;10&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;12&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y53.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;14&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result2_mux0009&lt;15&gt;0</twComp><twBEL>cpu0_ialu_mult_Mmux_newOperand2141</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y4.B15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>cpu0_ialu_mult_newOperand2&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y4.P19</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.873</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y42.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.497</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_P_to_Adder_A_19</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y42.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_19</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut&lt;19&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;19&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_21</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;21&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_23</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;23&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_25</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;25&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_27</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;27&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_29</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;29&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;30&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_31</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;31&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;32&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_33</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;33&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;34&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_35</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;35&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;36&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_37</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;37&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;38&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_39</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;39&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;40&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y53.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_41</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;41&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor&lt;42&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_42</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;41&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_lut&lt;42&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;42&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;43&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;43&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;44&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;45&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;45&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;46&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;47&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;47&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;48&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;49&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;49&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;50&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;51&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;51&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;52&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;53&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;53&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;54&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;55&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;55&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;56&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;57&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;57&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_xor&lt;58&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y66.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_mult_convertedResult&lt;58&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_convertedResult_not0000&lt;58&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_mult_Madd_convertedResult_cy&lt;58&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_convertedResult_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_convertedResult_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_mult_convertedResult&lt;60&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_convertedResult_cy&lt;60&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_convertedResult_xor&lt;61&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>cpu0_ialu_mult_convertedResult&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>cpu0_ialu_Result2&lt;29&gt;</twComp><twBEL>cpu0_ialu_Result2_mux0009&lt;29&gt;301_F</twBEL><twBEL>cpu0_ialu_Result2_mux0009&lt;29&gt;301</twBEL><twBEL>cpu0_ialu_Result2_29</twBEL></twPathDel><twLogDel>18.791</twLogDel><twRouteDel>8.545</twRouteDel><twTotDel>27.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.720</twSlack><twSrc BELType="FF">cpu0_alu_op2_0_1</twSrc><twDest BELType="FF">cpu0_ialu_Result2_29</twDest><twTotPathDel>27.333</twTotPathDel><twClkSkew dest = "0.580" src = "0.777">0.197</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_alu_op2_0_1</twSrc><twDest BELType='FF'>cpu0_ialu_Result2_29</twDest><twLogLvls>35</twLogLvls><twSrcSite>SLICE_X21Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y37.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cpu0_alu_op2_0_1</twComp><twBEL>cpu0_alu_op2_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.177</twDelInfo><twComp>cpu0_alu_op2_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y46.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;0&gt;</twComp><twBEL>cpu0_alu_op2_0_1_rt</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;2&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;4&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;6&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;8&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;10&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;12&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;14&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y54.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;16&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_newOperand2_addsub0000_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y57.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>cpu0_ialu_mult_newOperand2_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result2_mux0009&lt;16&gt;0</twComp><twBEL>cpu0_ialu_mult_Mmux_newOperand2161</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y4.B16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>cpu0_ialu_mult_newOperand2&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y4.P19</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.873</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y42.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.497</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_P_to_Adder_A_19</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y42.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_19</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut&lt;19&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;19&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_21</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;21&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_23</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;23&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_25</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;25&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_27</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;27&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_29</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;29&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;30&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_31</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;31&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;32&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_33</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;33&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;34&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_35</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;35&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;36&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_37</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;37&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;38&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_39</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;39&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;40&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y53.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_41</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;41&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor&lt;42&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_42</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;41&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_lut&lt;42&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;42&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;43&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;43&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;44&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;45&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;45&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;46&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;47&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;47&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;48&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;49&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;49&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;50&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;51&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;51&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;52&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;53&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;53&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;54&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;55&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;55&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;56&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;57&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;57&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_xor&lt;58&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y66.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_mult_convertedResult&lt;58&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_convertedResult_not0000&lt;58&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_mult_Madd_convertedResult_cy&lt;58&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_convertedResult_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_convertedResult_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_mult_convertedResult&lt;60&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_convertedResult_cy&lt;60&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_convertedResult_xor&lt;61&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>cpu0_ialu_mult_convertedResult&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>cpu0_ialu_Result2&lt;29&gt;</twComp><twBEL>cpu0_ialu_Result2_mux0009&lt;29&gt;301_F</twBEL><twBEL>cpu0_ialu_Result2_mux0009&lt;29&gt;301</twBEL><twBEL>cpu0_ialu_Result2_29</twBEL></twPathDel><twLogDel>18.661</twLogDel><twRouteDel>8.672</twRouteDel><twTotDel>27.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.727</twSlack><twSrc BELType="FF">cpu0_alu_control_5</twSrc><twDest BELType="FF">cpu0_ialu_Result2_29</twDest><twTotPathDel>27.363</twTotPathDel><twClkSkew dest = "0.580" src = "0.740">0.160</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_alu_control_5</twSrc><twDest BELType='FF'>cpu0_ialu_Result2_29</twDest><twLogLvls>28</twLogLvls><twSrcSite>SLICE_X21Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>cpu0_alu_control&lt;5&gt;</twComp><twBEL>cpu0_alu_control_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y50.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>cpu0_alu_control&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_alu_control_0_1</twComp><twBEL>cpu0_ialu_divIsSigned_cmp_eq000011_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>cpu0_ialu_divIsSigned_cmp_eq000011</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_alu_control_1_1</twComp><twBEL>cpu0_ialu_mult_Mmux_newOperand21011</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.169</twDelInfo><twComp>cpu0_ialu_mult_N2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result2_mux0009&lt;16&gt;0</twComp><twBEL>cpu0_ialu_mult_Mmux_newOperand2161</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y4.B16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>cpu0_ialu_mult_newOperand2&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y4.P19</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.873</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y42.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.497</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_P_to_Adder_A_19</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y42.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_19</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut&lt;19&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;19&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_21</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;21&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_23</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;23&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_25</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;25&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_27</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;27&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_29</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;29&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;30&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_31</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;31&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;32&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_33</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;33&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;34&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_35</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;35&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;36&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_37</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;37&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;38&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_39</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;39&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;40&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y53.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_41</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy&lt;41&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor&lt;42&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_submult_0_42</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;41&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_lut&lt;42&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;42&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;43&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;43&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;44&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;45&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;45&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;46&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;47&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;47&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;48&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;49&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;49&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;50&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;51&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;51&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;52&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;53&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;53&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;54&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;55&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;55&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;56&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;57&gt;</twComp><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_cy&lt;57&gt;</twBEL><twBEL>cpu0_ialu_mult_Mmult_combinedResult_Madd_xor&lt;58&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>cpu0_ialu_mult_combinedResult&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y66.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_mult_convertedResult&lt;58&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_convertedResult_not0000&lt;58&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_mult_Madd_convertedResult_cy&lt;58&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_convertedResult_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_mult_Madd_convertedResult_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_mult_convertedResult&lt;60&gt;</twComp><twBEL>cpu0_ialu_mult_Madd_convertedResult_cy&lt;60&gt;</twBEL><twBEL>cpu0_ialu_mult_Madd_convertedResult_xor&lt;61&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>cpu0_ialu_mult_convertedResult&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>cpu0_ialu_Result2&lt;29&gt;</twComp><twBEL>cpu0_ialu_Result2_mux0009&lt;29&gt;301_F</twBEL><twBEL>cpu0_ialu_Result2_mux0009&lt;29&gt;301</twBEL><twBEL>cpu0_ialu_Result2_29</twBEL></twPathDel><twLogDel>17.248</twLogDel><twRouteDel>10.115</twRouteDel><twTotDel>27.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Clk = PERIOD TIMEGRP &quot;TNM_Clk&quot; 16 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F (SLICE_X6Y2.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.757</twSlack><twSrc BELType="FF">mcs0/U0/iomodule_0/write_data_14</twSrc><twDest BELType="RAM">mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F</twDest><twTotPathDel>0.762</twTotPathDel><twClkSkew dest = "0.034" src = "0.029">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>mcs0/U0/iomodule_0/write_data_14</twSrc><twDest BELType='RAM'>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>mcs0/U0/iomodule_0/write_data&lt;14&gt;</twComp><twBEL>mcs0/U0/iomodule_0/write_data_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y2.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.415</twDelInfo><twComp>mcs0/U0/iomodule_0/write_data&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y2.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i&lt;12&gt;</twComp><twBEL>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.415</twRouteDel><twTotDel>0.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G (SLICE_X6Y2.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.757</twSlack><twSrc BELType="FF">mcs0/U0/iomodule_0/write_data_14</twSrc><twDest BELType="RAM">mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G</twDest><twTotPathDel>0.762</twTotPathDel><twClkSkew dest = "0.034" src = "0.029">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>mcs0/U0/iomodule_0/write_data_14</twSrc><twDest BELType='RAM'>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>mcs0/U0/iomodule_0/write_data&lt;14&gt;</twComp><twBEL>mcs0/U0/iomodule_0/write_data_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y2.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.415</twDelInfo><twComp>mcs0/U0/iomodule_0/write_data&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y2.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i&lt;12&gt;</twComp><twBEL>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.415</twRouteDel><twTotDel>0.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu0_ALUW_currentIns_15 (SLICE_X47Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.895</twSlack><twSrc BELType="FF">cpu0_EX_currentIns_15</twSrc><twDest BELType="FF">cpu0_ALUW_currentIns_15</twDest><twTotPathDel>0.937</twTotPathDel><twClkSkew dest = "0.280" src = "0.238">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cpu0_EX_currentIns_15</twSrc><twDest BELType='FF'>cpu0_ALUW_currentIns_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="93.750">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y72.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>cpu0_EX_currentIns&lt;15&gt;</twComp><twBEL>cpu0_EX_currentIns_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>cpu0_EX_currentIns&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>cpu0_ALUW_currentIns&lt;15&gt;</twComp><twBEL>cpu0_ALUW_currentIns_15</twBEL></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.937</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="93.750">Clk_BUFGP</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP &quot;TNM_Clk&quot; 16 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="" slack="58.929" period="62.500" constraintValue="62.500" deviceLimit="3.571" freqLimit="280.034" physResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA" logResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA" locationPin="RAMB16_X1Y2.CLKA" clockNet="Clk_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="" slack="58.929" period="62.500" constraintValue="62.500" deviceLimit="3.571" freqLimit="280.034" physResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB" logResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB" locationPin="RAMB16_X1Y2.CLKB" clockNet="Clk_BUFGP"/><twPinLimit anchorID="34" type="MINPERIOD" name="" slack="58.929" period="62.500" constraintValue="62.500" deviceLimit="3.571" freqLimit="280.034" physResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA" logResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA" locationPin="RAMB16_X0Y0.CLKA" clockNet="Clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="35">0</twUnmetConstCnt><twDataSheet anchorID="36" twNameLen="15"><twClk2SUList anchorID="37" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>22.120</twRiseRise><twFallRise>27.747</twFallRise><twRiseFall>16.493</twRiseFall><twFallFall>25.154</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="38"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1225206630</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28048</twConnCnt></twConstCov><twStats anchorID="39"><twMinPer>55.494</twMinPer><twFootnote number="1" /><twMaxFreq>18.020</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Nov 14 03:35:26 2013 </twTimestamp></twFoot><twClientInfo anchorID="40"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 266 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
