{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574260366565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574260366573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 08:32:46 2019 " "Processing started: Wed Nov 20 08:32:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574260366573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260366573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single-Cycle-ARM-Processor -c Single-Cycle-ARM-Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single-Cycle-ARM-Processor -c Single-Cycle-ARM-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260366573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574260367727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574260367727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboardcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardController " "Found entity 1: KeyboardController" {  } { { "KeyboardController.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/KeyboardController.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_test " "Found entity 1: xor_gate_test" {  } { { "ALU/xor_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/xor_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "ALU/xor_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/srl_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/srl_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_test " "Found entity 1: srl_test" {  } { { "ALU/srl_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/srl_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "ALU/slr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sll_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sll_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_test " "Found entity 1: sll_test" {  } { { "ALU/sll_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sll_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "ALU/sll.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc_test " "Found entity 1: sc_test" {  } { { "ALU/sc_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sc_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc " "Found entity 1: sc" {  } { { "ALU/sc.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sar_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sar_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar_test " "Found entity 1: sar_test" {  } { { "ALU/sar_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sar_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "ALU/sar.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_test " "Found entity 1: or_gate_test" {  } { { "ALU/or_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/or_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "ALU/or_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_result_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_result_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result_test " "Found entity 1: mux_result_test" {  } { { "ALU/mux_result_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/mux_result_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_result.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_result.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "ALU/mux_result.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/mux_result.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_not_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_not_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not_test " "Found entity 1: mux_not_test" {  } { { "ALU/mux_not_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/mux_not_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "ALU/mux_not.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/mux_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260380996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260380996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "ALU/fulladder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_generator_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_generator_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator_test " "Found entity 1: flag_generator_test" {  } { { "ALU/flag_generator_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/flag_generator_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N flag_generator.sv(1) " "Verilog HDL Declaration information at flag_generator.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU/flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/flag_generator.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574260381024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator " "Found entity 1: flag_generator" {  } { { "ALU/flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/flag_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_test " "Found entity 1: and_gate_test" {  } { { "ALU/and_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/and_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "ALU/and_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU/ALU_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574260381061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/add_sub_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/add_sub_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_test " "Found entity 1: add_sub_test" {  } { { "ALU/add_sub_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/add_sub_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arm " "Found entity 1: Arm" {  } { { "Arm.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381093 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(29) " "Verilog HDL warning at decoder.sv(29): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/decoder.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574260381098 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(42) " "Verilog HDL warning at decoder.sv(42): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/decoder.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574260381099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381156 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(13) " "Verilog HDL warning at extend.sv(13): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574260381161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_testbench " "Found entity 1: processor_testbench" {  } { { "processor_testbench.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbomb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbomb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regbomb " "Found entity 1: regbomb" {  } { { "regbomb.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/regbomb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rd_select.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_rd_select.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rd_select " "Found entity 1: mux_rd_select" {  } { { "mux_rd_select.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574260381278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260381278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574260381417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arm Arm:arm " "Elaborating entity \"Arm\" for hierarchy \"Arm:arm\"" {  } { { "processor.sv" "arm" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller Arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"Arm:arm\|controller:c\"" {  } { { "Arm.sv" "c" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder Arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"Arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/controller.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic Arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"Arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr Arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"Arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/condlogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck Arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"Arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/condlogic.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"Arm:arm\|datapath:dp\"" {  } { { "Arm.sv" "dp" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"Arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr Arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"Arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"Arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"Arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"Arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend Arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"Arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Arm:arm\|datapath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate Arm:arm\|datapath:dp\|ALU:alu\|and_gate:and_module " "Elaborating entity \"and_gate\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|and_gate:and_module\"" {  } { { "ALU/ALU.sv" "and_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate Arm:arm\|datapath:dp\|ALU:alu\|or_gate:or_module " "Elaborating entity \"or_gate\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|or_gate:or_module\"" {  } { { "ALU/ALU.sv" "or_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate Arm:arm\|datapath:dp\|ALU:alu\|xor_gate:xor_module " "Elaborating entity \"xor_gate\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|xor_gate:xor_module\"" {  } { { "ALU/ALU.sv" "xor_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_not Arm:arm\|datapath:dp\|ALU:alu\|mux_not:mux_not_module " "Elaborating entity \"mux_not\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|mux_not:mux_not_module\"" {  } { { "ALU/ALU.sv" "mux_not_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder Arm:arm\|datapath:dp\|ALU:alu\|fulladder:fulladder_module " "Elaborating entity \"fulladder\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|fulladder:fulladder_module\"" {  } { { "ALU/ALU.sv" "fulladder_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slr Arm:arm\|datapath:dp\|ALU:alu\|slr:slr_module " "Elaborating entity \"slr\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|slr:slr_module\"" {  } { { "ALU/ALU.sv" "slr_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll Arm:arm\|datapath:dp\|ALU:alu\|sll:sll_module " "Elaborating entity \"sll\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|sll:sll_module\"" {  } { { "ALU/ALU.sv" "sll_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result Arm:arm\|datapath:dp\|ALU:alu\|mux_result:mux_result_module " "Elaborating entity \"mux_result\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|mux_result:mux_result_module\"" {  } { { "ALU/ALU.sv" "mux_result_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_generator Arm:arm\|datapath:dp\|ALU:alu\|flag_generator:flag_generator_module " "Elaborating entity \"flag_generator\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|flag_generator:flag_generator_module\"" {  } { { "ALU/ALU.sv" "flag_generator_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar Arm:arm\|datapath:dp\|ALU:alu\|sar:sar_module " "Elaborating entity \"sar\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|sar:sar_module\"" {  } { { "ALU/ALU.sv" "sar_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc Arm:arm\|datapath:dp\|ALU:alu\|sc:sc_module " "Elaborating entity \"sc\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|sc:sc_module\"" {  } { { "ALU/ALU.sv" "sc_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:InstMem " "Elaborating entity \"imem\" for hierarchy \"imem:InstMem\"" {  } { { "processor.sv" "InstMem" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381575 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574260381576 "|processor|imem:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574260381576 "|processor|imem:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574260381576 "|processor|imem:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:DataMem " "Elaborating entity \"dmem\" for hierarchy \"dmem:DataMem\"" {  } { { "processor.sv" "DataMem" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardController KeyboardController:KC " "Elaborating entity \"KeyboardController\" for hierarchy \"KeyboardController:KC\"" {  } { { "processor.sv" "KC" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:KeyboardReg " "Elaborating entity \"register\" for hierarchy \"register:KeyboardReg\"" {  } { { "processor.sv" "KeyboardReg" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rd_select mux_rd_select:RdSelect " "Elaborating entity \"mux_rd_select\" for hierarchy \"mux_rd_select:RdSelect\"" {  } { { "processor.sv" "RdSelect" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574260381614 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[31\] Arm:arm\|ReadData\[31\] " "Net \"ReadData\[31\]\", which fans out to \"Arm:arm\|ReadData\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[31\] " "Net is fed by \"dmem:DataMem\|rd\[31\]\"" {  } { { "dmem.sv" "rd\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[31\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[31\]\"" {  } { { "mux_rd_select.sv" "y\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""}  } { { "processor.sv" "ReadData\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382372 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[30\] Arm:arm\|ReadData\[30\] " "Net \"ReadData\[30\]\", which fans out to \"Arm:arm\|ReadData\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[30\] " "Net is fed by \"dmem:DataMem\|rd\[30\]\"" {  } { { "dmem.sv" "rd\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[30\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[30\]\"" {  } { { "mux_rd_select.sv" "y\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""}  } { { "processor.sv" "ReadData\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382372 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[29\] Arm:arm\|ReadData\[29\] " "Net \"ReadData\[29\]\", which fans out to \"Arm:arm\|ReadData\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[29\] " "Net is fed by \"dmem:DataMem\|rd\[29\]\"" {  } { { "dmem.sv" "rd\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[29\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[29\]\"" {  } { { "mux_rd_select.sv" "y\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""}  } { { "processor.sv" "ReadData\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382372 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[28\] Arm:arm\|ReadData\[28\] " "Net \"ReadData\[28\]\", which fans out to \"Arm:arm\|ReadData\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[28\] " "Net is fed by \"dmem:DataMem\|rd\[28\]\"" {  } { { "dmem.sv" "rd\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[28\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[28\]\"" {  } { { "mux_rd_select.sv" "y\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""}  } { { "processor.sv" "ReadData\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382372 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[27\] Arm:arm\|ReadData\[27\] " "Net \"ReadData\[27\]\", which fans out to \"Arm:arm\|ReadData\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[27\] " "Net is fed by \"dmem:DataMem\|rd\[27\]\"" {  } { { "dmem.sv" "rd\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[27\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[27\]\"" {  } { { "mux_rd_select.sv" "y\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""}  } { { "processor.sv" "ReadData\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382372 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[26\] Arm:arm\|ReadData\[26\] " "Net \"ReadData\[26\]\", which fans out to \"Arm:arm\|ReadData\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[26\] " "Net is fed by \"dmem:DataMem\|rd\[26\]\"" {  } { { "dmem.sv" "rd\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[26\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[26\]\"" {  } { { "mux_rd_select.sv" "y\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382372 ""}  } { { "processor.sv" "ReadData\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382372 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[25\] Arm:arm\|ReadData\[25\] " "Net \"ReadData\[25\]\", which fans out to \"Arm:arm\|ReadData\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[25\] " "Net is fed by \"dmem:DataMem\|rd\[25\]\"" {  } { { "dmem.sv" "rd\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[25\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[25\]\"" {  } { { "mux_rd_select.sv" "y\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""}  } { { "processor.sv" "ReadData\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[24\] Arm:arm\|ReadData\[24\] " "Net \"ReadData\[24\]\", which fans out to \"Arm:arm\|ReadData\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[24\] " "Net is fed by \"dmem:DataMem\|rd\[24\]\"" {  } { { "dmem.sv" "rd\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[24\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[24\]\"" {  } { { "mux_rd_select.sv" "y\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""}  } { { "processor.sv" "ReadData\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[23\] Arm:arm\|ReadData\[23\] " "Net \"ReadData\[23\]\", which fans out to \"Arm:arm\|ReadData\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[23\] " "Net is fed by \"dmem:DataMem\|rd\[23\]\"" {  } { { "dmem.sv" "rd\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[23\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[23\]\"" {  } { { "mux_rd_select.sv" "y\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""}  } { { "processor.sv" "ReadData\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[22\] Arm:arm\|ReadData\[22\] " "Net \"ReadData\[22\]\", which fans out to \"Arm:arm\|ReadData\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[22\] " "Net is fed by \"dmem:DataMem\|rd\[22\]\"" {  } { { "dmem.sv" "rd\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[22\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[22\]\"" {  } { { "mux_rd_select.sv" "y\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""}  } { { "processor.sv" "ReadData\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[21\] Arm:arm\|ReadData\[21\] " "Net \"ReadData\[21\]\", which fans out to \"Arm:arm\|ReadData\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[21\] " "Net is fed by \"dmem:DataMem\|rd\[21\]\"" {  } { { "dmem.sv" "rd\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[21\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[21\]\"" {  } { { "mux_rd_select.sv" "y\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""}  } { { "processor.sv" "ReadData\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[20\] Arm:arm\|ReadData\[20\] " "Net \"ReadData\[20\]\", which fans out to \"Arm:arm\|ReadData\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[20\] " "Net is fed by \"dmem:DataMem\|rd\[20\]\"" {  } { { "dmem.sv" "rd\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[20\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[20\]\"" {  } { { "mux_rd_select.sv" "y\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""}  } { { "processor.sv" "ReadData\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[19\] Arm:arm\|ReadData\[19\] " "Net \"ReadData\[19\]\", which fans out to \"Arm:arm\|ReadData\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[19\] " "Net is fed by \"dmem:DataMem\|rd\[19\]\"" {  } { { "dmem.sv" "rd\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[19\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[19\]\"" {  } { { "mux_rd_select.sv" "y\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382373 ""}  } { { "processor.sv" "ReadData\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[18\] Arm:arm\|ReadData\[18\] " "Net \"ReadData\[18\]\", which fans out to \"Arm:arm\|ReadData\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[18\] " "Net is fed by \"dmem:DataMem\|rd\[18\]\"" {  } { { "dmem.sv" "rd\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[18\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[18\]\"" {  } { { "mux_rd_select.sv" "y\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""}  } { { "processor.sv" "ReadData\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[17\] Arm:arm\|ReadData\[17\] " "Net \"ReadData\[17\]\", which fans out to \"Arm:arm\|ReadData\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[17\] " "Net is fed by \"dmem:DataMem\|rd\[17\]\"" {  } { { "dmem.sv" "rd\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[17\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[17\]\"" {  } { { "mux_rd_select.sv" "y\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""}  } { { "processor.sv" "ReadData\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[16\] Arm:arm\|ReadData\[16\] " "Net \"ReadData\[16\]\", which fans out to \"Arm:arm\|ReadData\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[16\] " "Net is fed by \"dmem:DataMem\|rd\[16\]\"" {  } { { "dmem.sv" "rd\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[16\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[16\]\"" {  } { { "mux_rd_select.sv" "y\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""}  } { { "processor.sv" "ReadData\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[15\] Arm:arm\|ReadData\[15\] " "Net \"ReadData\[15\]\", which fans out to \"Arm:arm\|ReadData\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[15\] " "Net is fed by \"dmem:DataMem\|rd\[15\]\"" {  } { { "dmem.sv" "rd\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[15\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[15\]\"" {  } { { "mux_rd_select.sv" "y\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""}  } { { "processor.sv" "ReadData\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[14\] Arm:arm\|ReadData\[14\] " "Net \"ReadData\[14\]\", which fans out to \"Arm:arm\|ReadData\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[14\] " "Net is fed by \"dmem:DataMem\|rd\[14\]\"" {  } { { "dmem.sv" "rd\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[14\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[14\]\"" {  } { { "mux_rd_select.sv" "y\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""}  } { { "processor.sv" "ReadData\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[13\] Arm:arm\|ReadData\[13\] " "Net \"ReadData\[13\]\", which fans out to \"Arm:arm\|ReadData\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[13\] " "Net is fed by \"dmem:DataMem\|rd\[13\]\"" {  } { { "dmem.sv" "rd\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[13\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[13\]\"" {  } { { "mux_rd_select.sv" "y\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382374 ""}  } { { "processor.sv" "ReadData\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[12\] Arm:arm\|ReadData\[12\] " "Net \"ReadData\[12\]\", which fans out to \"Arm:arm\|ReadData\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[12\] " "Net is fed by \"dmem:DataMem\|rd\[12\]\"" {  } { { "dmem.sv" "rd\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[12\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[12\]\"" {  } { { "mux_rd_select.sv" "y\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""}  } { { "processor.sv" "ReadData\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[11\] Arm:arm\|ReadData\[11\] " "Net \"ReadData\[11\]\", which fans out to \"Arm:arm\|ReadData\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[11\] " "Net is fed by \"dmem:DataMem\|rd\[11\]\"" {  } { { "dmem.sv" "rd\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[11\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[11\]\"" {  } { { "mux_rd_select.sv" "y\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""}  } { { "processor.sv" "ReadData\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[10\] Arm:arm\|ReadData\[10\] " "Net \"ReadData\[10\]\", which fans out to \"Arm:arm\|ReadData\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[10\] " "Net is fed by \"dmem:DataMem\|rd\[10\]\"" {  } { { "dmem.sv" "rd\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[10\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[10\]\"" {  } { { "mux_rd_select.sv" "y\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""}  } { { "processor.sv" "ReadData\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[9\] Arm:arm\|ReadData\[9\] " "Net \"ReadData\[9\]\", which fans out to \"Arm:arm\|ReadData\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[9\] " "Net is fed by \"dmem:DataMem\|rd\[9\]\"" {  } { { "dmem.sv" "rd\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[9\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[9\]\"" {  } { { "mux_rd_select.sv" "y\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""}  } { { "processor.sv" "ReadData\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[8\] Arm:arm\|ReadData\[8\] " "Net \"ReadData\[8\]\", which fans out to \"Arm:arm\|ReadData\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[8\] " "Net is fed by \"dmem:DataMem\|rd\[8\]\"" {  } { { "dmem.sv" "rd\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[8\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[8\]\"" {  } { { "mux_rd_select.sv" "y\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""}  } { { "processor.sv" "ReadData\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[7\] Arm:arm\|ReadData\[7\] " "Net \"ReadData\[7\]\", which fans out to \"Arm:arm\|ReadData\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[7\] " "Net is fed by \"dmem:DataMem\|rd\[7\]\"" {  } { { "dmem.sv" "rd\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[7\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[7\]\"" {  } { { "mux_rd_select.sv" "y\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""}  } { { "processor.sv" "ReadData\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[6\] Arm:arm\|ReadData\[6\] " "Net \"ReadData\[6\]\", which fans out to \"Arm:arm\|ReadData\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[6\] " "Net is fed by \"dmem:DataMem\|rd\[6\]\"" {  } { { "dmem.sv" "rd\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[6\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[6\]\"" {  } { { "mux_rd_select.sv" "y\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""}  } { { "processor.sv" "ReadData\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[5\] Arm:arm\|ReadData\[5\] " "Net \"ReadData\[5\]\", which fans out to \"Arm:arm\|ReadData\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[5\] " "Net is fed by \"dmem:DataMem\|rd\[5\]\"" {  } { { "dmem.sv" "rd\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[5\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[5\]\"" {  } { { "mux_rd_select.sv" "y\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""}  } { { "processor.sv" "ReadData\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[4\] Arm:arm\|ReadData\[4\] " "Net \"ReadData\[4\]\", which fans out to \"Arm:arm\|ReadData\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[4\] " "Net is fed by \"dmem:DataMem\|rd\[4\]\"" {  } { { "dmem.sv" "rd\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[4\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[4\]\"" {  } { { "mux_rd_select.sv" "y\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""}  } { { "processor.sv" "ReadData\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[3\] Arm:arm\|ReadData\[3\] " "Net \"ReadData\[3\]\", which fans out to \"Arm:arm\|ReadData\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[3\] " "Net is fed by \"dmem:DataMem\|rd\[3\]\"" {  } { { "dmem.sv" "rd\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[3\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[3\]\"" {  } { { "mux_rd_select.sv" "y\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""}  } { { "processor.sv" "ReadData\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[2\] Arm:arm\|ReadData\[2\] " "Net \"ReadData\[2\]\", which fans out to \"Arm:arm\|ReadData\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[2\] " "Net is fed by \"dmem:DataMem\|rd\[2\]\"" {  } { { "dmem.sv" "rd\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[2\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[2\]\"" {  } { { "mux_rd_select.sv" "y\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382375 ""}  } { { "processor.sv" "ReadData\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[1\] Arm:arm\|ReadData\[1\] " "Net \"ReadData\[1\]\", which fans out to \"Arm:arm\|ReadData\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[1\] " "Net is fed by \"dmem:DataMem\|rd\[1\]\"" {  } { { "dmem.sv" "rd\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[1\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[1\]\"" {  } { { "mux_rd_select.sv" "y\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""}  } { { "processor.sv" "ReadData\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadData\[0\] Arm:arm\|ReadData\[0\] " "Net \"ReadData\[0\]\", which fans out to \"Arm:arm\|ReadData\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "dmem:DataMem\|rd\[0\] " "Net is fed by \"dmem:DataMem\|rd\[0\]\"" {  } { { "dmem.sv" "rd\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_rd_select:RdSelect\|y\[0\] " "Net is fed by \"mux_rd_select:RdSelect\|y\[0\]\"" {  } { { "mux_rd_select.sv" "y\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""}  } { { "processor.sv" "ReadData\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 5 -1 0 } } { "Arm.sv" "ReadData\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[31\] mux_rd_select:RdSelect\|rdEnemy\[31\] " "Net \"ReadDataEnemy\[31\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[31\] " "Net is fed by \"register:KeyboardReg\|rd\[31\]\"" {  } { { "register.sv" "rd\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[31\] " "Net is fed by \"register:BombReg\|rd\[31\]\"" {  } { { "register.sv" "rd\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[31\] " "Net is fed by \"register:EnemyReg\|rd\[31\]\"" {  } { { "register.sv" "rd\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""}  } { { "processor.sv" "ReadDataEnemy\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[30\] mux_rd_select:RdSelect\|rdEnemy\[30\] " "Net \"ReadDataEnemy\[30\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[30\] " "Net is fed by \"register:KeyboardReg\|rd\[30\]\"" {  } { { "register.sv" "rd\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[30\] " "Net is fed by \"register:BombReg\|rd\[30\]\"" {  } { { "register.sv" "rd\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[30\] " "Net is fed by \"register:EnemyReg\|rd\[30\]\"" {  } { { "register.sv" "rd\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""}  } { { "processor.sv" "ReadDataEnemy\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[29\] mux_rd_select:RdSelect\|rdEnemy\[29\] " "Net \"ReadDataEnemy\[29\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[29\] " "Net is fed by \"register:KeyboardReg\|rd\[29\]\"" {  } { { "register.sv" "rd\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[29\] " "Net is fed by \"register:BombReg\|rd\[29\]\"" {  } { { "register.sv" "rd\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[29\] " "Net is fed by \"register:EnemyReg\|rd\[29\]\"" {  } { { "register.sv" "rd\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""}  } { { "processor.sv" "ReadDataEnemy\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[28\] mux_rd_select:RdSelect\|rdEnemy\[28\] " "Net \"ReadDataEnemy\[28\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[28\] " "Net is fed by \"register:KeyboardReg\|rd\[28\]\"" {  } { { "register.sv" "rd\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[28\] " "Net is fed by \"register:BombReg\|rd\[28\]\"" {  } { { "register.sv" "rd\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[28\] " "Net is fed by \"register:EnemyReg\|rd\[28\]\"" {  } { { "register.sv" "rd\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""}  } { { "processor.sv" "ReadDataEnemy\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[27\] mux_rd_select:RdSelect\|rdEnemy\[27\] " "Net \"ReadDataEnemy\[27\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[27\] " "Net is fed by \"register:KeyboardReg\|rd\[27\]\"" {  } { { "register.sv" "rd\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[27\] " "Net is fed by \"register:BombReg\|rd\[27\]\"" {  } { { "register.sv" "rd\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[27\] " "Net is fed by \"register:EnemyReg\|rd\[27\]\"" {  } { { "register.sv" "rd\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""}  } { { "processor.sv" "ReadDataEnemy\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[26\] mux_rd_select:RdSelect\|rdEnemy\[26\] " "Net \"ReadDataEnemy\[26\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[26\] " "Net is fed by \"register:KeyboardReg\|rd\[26\]\"" {  } { { "register.sv" "rd\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[26\] " "Net is fed by \"register:BombReg\|rd\[26\]\"" {  } { { "register.sv" "rd\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[26\] " "Net is fed by \"register:EnemyReg\|rd\[26\]\"" {  } { { "register.sv" "rd\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""}  } { { "processor.sv" "ReadDataEnemy\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[25\] mux_rd_select:RdSelect\|rdEnemy\[25\] " "Net \"ReadDataEnemy\[25\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[25\] " "Net is fed by \"register:KeyboardReg\|rd\[25\]\"" {  } { { "register.sv" "rd\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[25\] " "Net is fed by \"register:BombReg\|rd\[25\]\"" {  } { { "register.sv" "rd\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[25\] " "Net is fed by \"register:EnemyReg\|rd\[25\]\"" {  } { { "register.sv" "rd\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382376 ""}  } { { "processor.sv" "ReadDataEnemy\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[24\] mux_rd_select:RdSelect\|rdEnemy\[24\] " "Net \"ReadDataEnemy\[24\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[24\] " "Net is fed by \"register:KeyboardReg\|rd\[24\]\"" {  } { { "register.sv" "rd\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[24\] " "Net is fed by \"register:BombReg\|rd\[24\]\"" {  } { { "register.sv" "rd\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[24\] " "Net is fed by \"register:EnemyReg\|rd\[24\]\"" {  } { { "register.sv" "rd\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""}  } { { "processor.sv" "ReadDataEnemy\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[23\] mux_rd_select:RdSelect\|rdEnemy\[23\] " "Net \"ReadDataEnemy\[23\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[23\] " "Net is fed by \"register:KeyboardReg\|rd\[23\]\"" {  } { { "register.sv" "rd\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[23\] " "Net is fed by \"register:BombReg\|rd\[23\]\"" {  } { { "register.sv" "rd\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[23\] " "Net is fed by \"register:EnemyReg\|rd\[23\]\"" {  } { { "register.sv" "rd\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""}  } { { "processor.sv" "ReadDataEnemy\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[22\] mux_rd_select:RdSelect\|rdEnemy\[22\] " "Net \"ReadDataEnemy\[22\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[22\] " "Net is fed by \"register:KeyboardReg\|rd\[22\]\"" {  } { { "register.sv" "rd\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[22\] " "Net is fed by \"register:BombReg\|rd\[22\]\"" {  } { { "register.sv" "rd\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[22\] " "Net is fed by \"register:EnemyReg\|rd\[22\]\"" {  } { { "register.sv" "rd\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""}  } { { "processor.sv" "ReadDataEnemy\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[21\] mux_rd_select:RdSelect\|rdEnemy\[21\] " "Net \"ReadDataEnemy\[21\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[21\] " "Net is fed by \"register:KeyboardReg\|rd\[21\]\"" {  } { { "register.sv" "rd\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[21\] " "Net is fed by \"register:BombReg\|rd\[21\]\"" {  } { { "register.sv" "rd\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[21\] " "Net is fed by \"register:EnemyReg\|rd\[21\]\"" {  } { { "register.sv" "rd\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""}  } { { "processor.sv" "ReadDataEnemy\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[20\] mux_rd_select:RdSelect\|rdEnemy\[20\] " "Net \"ReadDataEnemy\[20\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[20\] " "Net is fed by \"register:KeyboardReg\|rd\[20\]\"" {  } { { "register.sv" "rd\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[20\] " "Net is fed by \"register:BombReg\|rd\[20\]\"" {  } { { "register.sv" "rd\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[20\] " "Net is fed by \"register:EnemyReg\|rd\[20\]\"" {  } { { "register.sv" "rd\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""}  } { { "processor.sv" "ReadDataEnemy\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[19\] mux_rd_select:RdSelect\|rdEnemy\[19\] " "Net \"ReadDataEnemy\[19\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[19\] " "Net is fed by \"register:KeyboardReg\|rd\[19\]\"" {  } { { "register.sv" "rd\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[19\] " "Net is fed by \"register:BombReg\|rd\[19\]\"" {  } { { "register.sv" "rd\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[19\] " "Net is fed by \"register:EnemyReg\|rd\[19\]\"" {  } { { "register.sv" "rd\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""}  } { { "processor.sv" "ReadDataEnemy\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[18\] mux_rd_select:RdSelect\|rdEnemy\[18\] " "Net \"ReadDataEnemy\[18\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[18\] " "Net is fed by \"register:KeyboardReg\|rd\[18\]\"" {  } { { "register.sv" "rd\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[18\] " "Net is fed by \"register:BombReg\|rd\[18\]\"" {  } { { "register.sv" "rd\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[18\] " "Net is fed by \"register:EnemyReg\|rd\[18\]\"" {  } { { "register.sv" "rd\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382377 ""}  } { { "processor.sv" "ReadDataEnemy\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[17\] mux_rd_select:RdSelect\|rdEnemy\[17\] " "Net \"ReadDataEnemy\[17\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[17\] " "Net is fed by \"register:KeyboardReg\|rd\[17\]\"" {  } { { "register.sv" "rd\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[17\] " "Net is fed by \"register:BombReg\|rd\[17\]\"" {  } { { "register.sv" "rd\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[17\] " "Net is fed by \"register:EnemyReg\|rd\[17\]\"" {  } { { "register.sv" "rd\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""}  } { { "processor.sv" "ReadDataEnemy\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382378 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[16\] mux_rd_select:RdSelect\|rdEnemy\[16\] " "Net \"ReadDataEnemy\[16\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[16\] " "Net is fed by \"register:KeyboardReg\|rd\[16\]\"" {  } { { "register.sv" "rd\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[16\] " "Net is fed by \"register:BombReg\|rd\[16\]\"" {  } { { "register.sv" "rd\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[16\] " "Net is fed by \"register:EnemyReg\|rd\[16\]\"" {  } { { "register.sv" "rd\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""}  } { { "processor.sv" "ReadDataEnemy\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382378 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[15\] mux_rd_select:RdSelect\|rdEnemy\[15\] " "Net \"ReadDataEnemy\[15\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[15\] " "Net is fed by \"register:KeyboardReg\|rd\[15\]\"" {  } { { "register.sv" "rd\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[15\] " "Net is fed by \"register:BombReg\|rd\[15\]\"" {  } { { "register.sv" "rd\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[15\] " "Net is fed by \"register:EnemyReg\|rd\[15\]\"" {  } { { "register.sv" "rd\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""}  } { { "processor.sv" "ReadDataEnemy\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382378 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[14\] mux_rd_select:RdSelect\|rdEnemy\[14\] " "Net \"ReadDataEnemy\[14\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[14\] " "Net is fed by \"register:KeyboardReg\|rd\[14\]\"" {  } { { "register.sv" "rd\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[14\] " "Net is fed by \"register:BombReg\|rd\[14\]\"" {  } { { "register.sv" "rd\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[14\] " "Net is fed by \"register:EnemyReg\|rd\[14\]\"" {  } { { "register.sv" "rd\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""}  } { { "processor.sv" "ReadDataEnemy\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382378 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[13\] mux_rd_select:RdSelect\|rdEnemy\[13\] " "Net \"ReadDataEnemy\[13\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[13\] " "Net is fed by \"register:KeyboardReg\|rd\[13\]\"" {  } { { "register.sv" "rd\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[13\] " "Net is fed by \"register:BombReg\|rd\[13\]\"" {  } { { "register.sv" "rd\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[13\] " "Net is fed by \"register:EnemyReg\|rd\[13\]\"" {  } { { "register.sv" "rd\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""}  } { { "processor.sv" "ReadDataEnemy\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382378 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[12\] mux_rd_select:RdSelect\|rdEnemy\[12\] " "Net \"ReadDataEnemy\[12\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[12\] " "Net is fed by \"register:KeyboardReg\|rd\[12\]\"" {  } { { "register.sv" "rd\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[12\] " "Net is fed by \"register:BombReg\|rd\[12\]\"" {  } { { "register.sv" "rd\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[12\] " "Net is fed by \"register:EnemyReg\|rd\[12\]\"" {  } { { "register.sv" "rd\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""}  } { { "processor.sv" "ReadDataEnemy\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382378 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[11\] mux_rd_select:RdSelect\|rdEnemy\[11\] " "Net \"ReadDataEnemy\[11\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[11\] " "Net is fed by \"register:KeyboardReg\|rd\[11\]\"" {  } { { "register.sv" "rd\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[11\] " "Net is fed by \"register:BombReg\|rd\[11\]\"" {  } { { "register.sv" "rd\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[11\] " "Net is fed by \"register:EnemyReg\|rd\[11\]\"" {  } { { "register.sv" "rd\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""}  } { { "processor.sv" "ReadDataEnemy\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382378 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[10\] mux_rd_select:RdSelect\|rdEnemy\[10\] " "Net \"ReadDataEnemy\[10\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[10\] " "Net is fed by \"register:KeyboardReg\|rd\[10\]\"" {  } { { "register.sv" "rd\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[10\] " "Net is fed by \"register:BombReg\|rd\[10\]\"" {  } { { "register.sv" "rd\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[10\] " "Net is fed by \"register:EnemyReg\|rd\[10\]\"" {  } { { "register.sv" "rd\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""}  } { { "processor.sv" "ReadDataEnemy\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382378 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[9\] mux_rd_select:RdSelect\|rdEnemy\[9\] " "Net \"ReadDataEnemy\[9\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[9\] " "Net is fed by \"register:KeyboardReg\|rd\[9\]\"" {  } { { "register.sv" "rd\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[9\] " "Net is fed by \"register:BombReg\|rd\[9\]\"" {  } { { "register.sv" "rd\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[9\] " "Net is fed by \"register:EnemyReg\|rd\[9\]\"" {  } { { "register.sv" "rd\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382378 ""}  } { { "processor.sv" "ReadDataEnemy\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382378 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[8\] mux_rd_select:RdSelect\|rdEnemy\[8\] " "Net \"ReadDataEnemy\[8\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[8\] " "Net is fed by \"register:KeyboardReg\|rd\[8\]\"" {  } { { "register.sv" "rd\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[8\] " "Net is fed by \"register:BombReg\|rd\[8\]\"" {  } { { "register.sv" "rd\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[8\] " "Net is fed by \"register:EnemyReg\|rd\[8\]\"" {  } { { "register.sv" "rd\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""}  } { { "processor.sv" "ReadDataEnemy\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382379 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[7\] mux_rd_select:RdSelect\|rdEnemy\[7\] " "Net \"ReadDataEnemy\[7\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[7\] " "Net is fed by \"register:KeyboardReg\|rd\[7\]\"" {  } { { "register.sv" "rd\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[7\] " "Net is fed by \"register:BombReg\|rd\[7\]\"" {  } { { "register.sv" "rd\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[7\] " "Net is fed by \"register:EnemyReg\|rd\[7\]\"" {  } { { "register.sv" "rd\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""}  } { { "processor.sv" "ReadDataEnemy\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382379 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[6\] mux_rd_select:RdSelect\|rdEnemy\[6\] " "Net \"ReadDataEnemy\[6\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[6\] " "Net is fed by \"register:KeyboardReg\|rd\[6\]\"" {  } { { "register.sv" "rd\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[6\] " "Net is fed by \"register:BombReg\|rd\[6\]\"" {  } { { "register.sv" "rd\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[6\] " "Net is fed by \"register:EnemyReg\|rd\[6\]\"" {  } { { "register.sv" "rd\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""}  } { { "processor.sv" "ReadDataEnemy\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382379 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[5\] mux_rd_select:RdSelect\|rdEnemy\[5\] " "Net \"ReadDataEnemy\[5\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[5\] " "Net is fed by \"register:KeyboardReg\|rd\[5\]\"" {  } { { "register.sv" "rd\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[5\] " "Net is fed by \"register:BombReg\|rd\[5\]\"" {  } { { "register.sv" "rd\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[5\] " "Net is fed by \"register:EnemyReg\|rd\[5\]\"" {  } { { "register.sv" "rd\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""}  } { { "processor.sv" "ReadDataEnemy\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382379 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[4\] mux_rd_select:RdSelect\|rdEnemy\[4\] " "Net \"ReadDataEnemy\[4\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[4\] " "Net is fed by \"register:KeyboardReg\|rd\[4\]\"" {  } { { "register.sv" "rd\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[4\] " "Net is fed by \"register:BombReg\|rd\[4\]\"" {  } { { "register.sv" "rd\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[4\] " "Net is fed by \"register:EnemyReg\|rd\[4\]\"" {  } { { "register.sv" "rd\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""}  } { { "processor.sv" "ReadDataEnemy\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382379 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[3\] mux_rd_select:RdSelect\|rdEnemy\[3\] " "Net \"ReadDataEnemy\[3\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[3\] " "Net is fed by \"register:KeyboardReg\|rd\[3\]\"" {  } { { "register.sv" "rd\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[3\] " "Net is fed by \"register:BombReg\|rd\[3\]\"" {  } { { "register.sv" "rd\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[3\] " "Net is fed by \"register:EnemyReg\|rd\[3\]\"" {  } { { "register.sv" "rd\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""}  } { { "processor.sv" "ReadDataEnemy\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382379 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[2\] mux_rd_select:RdSelect\|rdEnemy\[2\] " "Net \"ReadDataEnemy\[2\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[2\] " "Net is fed by \"register:KeyboardReg\|rd\[2\]\"" {  } { { "register.sv" "rd\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[2\] " "Net is fed by \"register:BombReg\|rd\[2\]\"" {  } { { "register.sv" "rd\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[2\] " "Net is fed by \"register:EnemyReg\|rd\[2\]\"" {  } { { "register.sv" "rd\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""}  } { { "processor.sv" "ReadDataEnemy\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382379 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[1\] mux_rd_select:RdSelect\|rdEnemy\[1\] " "Net \"ReadDataEnemy\[1\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[1\] " "Net is fed by \"register:KeyboardReg\|rd\[1\]\"" {  } { { "register.sv" "rd\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[1\] " "Net is fed by \"register:BombReg\|rd\[1\]\"" {  } { { "register.sv" "rd\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[1\] " "Net is fed by \"register:EnemyReg\|rd\[1\]\"" {  } { { "register.sv" "rd\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""}  } { { "processor.sv" "ReadDataEnemy\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382379 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ReadDataEnemy\[0\] mux_rd_select:RdSelect\|rdEnemy\[0\] " "Net \"ReadDataEnemy\[0\]\", which fans out to \"mux_rd_select:RdSelect\|rdEnemy\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:KeyboardReg\|rd\[0\] " "Net is fed by \"register:KeyboardReg\|rd\[0\]\"" {  } { { "register.sv" "rd\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:BombReg\|rd\[0\] " "Net is fed by \"register:BombReg\|rd\[0\]\"" {  } { { "register.sv" "rd\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register:EnemyReg\|rd\[0\] " "Net is fed by \"register:EnemyReg\|rd\[0\]\"" {  } { { "register.sv" "rd\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574260382379 ""}  } { { "processor.sv" "ReadDataEnemy\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 6 -1 0 } } { "mux_rd_select.sv" "rdEnemy\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574260382379 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/output_files/Single-Cycle-ARM-Processor.map.smsg " "Generated suppressed messages file C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/output_files/Single-Cycle-ARM-Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260382449 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 224 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 224 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574260382589 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 20 08:33:02 2019 " "Processing ended: Wed Nov 20 08:33:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574260382589 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574260382589 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574260382589 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574260382589 ""}
