#! /cs/local/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1eb73b0 .scope module, "labL" "labL" 2 1;
 .timescale 0 0;
v0x1f13f70_0 .var "a", 1 0;
v0x1f140a0_0 .var "b", 1 0;
v0x1f141b0_0 .var "c", 0 0;
v0x1f14250_0 .var "expect", 1 0;
v0x1f14310_0 .var/i "i", 31 0;
v0x1f14440_0 .var/i "j", 31 0;
v0x1f14520_0 .var/i "k", 31 0;
RS_0x1eca1c8 .resolv tri, L_0x1f14f50, L_0x1f159a0;
v0x1f14600_0 .net8 "z", 1 0, RS_0x1eca1c8;  2 drivers
S_0x1eb6f90 .scope module, "mine[0]" "yMux2" 2 7, 3 1 0, S_0x1eb73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "z"
    .port_info 1 /INPUT 2 "a"
    .port_info 2 /INPUT 2 "b"
    .port_info 3 /INPUT 1 "c"
v0x1f12480_0 .net "a", 1 0, v0x1f13f70_0;  1 drivers
v0x1f12580_0 .net "b", 1 0, v0x1f140a0_0;  1 drivers
v0x1f12660_0 .net "c", 0 0, v0x1f141b0_0;  1 drivers
v0x1f12750_0 .net8 "z", 1 0, RS_0x1eca1c8;  alias, 2 drivers
L_0x1f14a60 .part v0x1f13f70_0, 0, 1;
L_0x1f14b50 .part v0x1f140a0_0, 0, 1;
L_0x1f14f50 .concat8 [ 1 1 0 0], L_0x1f148f0, L_0x1f14de0;
L_0x1f15090 .part v0x1f13f70_0, 1, 1;
L_0x1f151b0 .part v0x1f140a0_0, 1, 1;
S_0x1eb83e0 .scope module, "lower" "yMux1" 3 6, 4 1 0, S_0x1eb6f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x1f14c40 .functor NOT 1, v0x1f141b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f14cb0 .functor AND 1, L_0x1f15090, L_0x1f14c40, C4<1>, C4<1>;
L_0x1f14d70 .functor AND 1, v0x1f141b0_0, L_0x1f151b0, C4<1>, C4<1>;
L_0x1f14de0 .functor OR 1, L_0x1f14cb0, L_0x1f14d70, C4<0>, C4<0>;
v0x1eb7cb0_0 .net "a", 0 0, L_0x1f15090;  1 drivers
v0x1f11740_0 .net "b", 0 0, L_0x1f151b0;  1 drivers
v0x1f11800_0 .net "c", 0 0, v0x1f141b0_0;  alias, 1 drivers
v0x1f118a0_0 .net "lower", 0 0, L_0x1f14d70;  1 drivers
v0x1f11960_0 .net "notC", 0 0, L_0x1f14c40;  1 drivers
v0x1f11a70_0 .net "upper", 0 0, L_0x1f14cb0;  1 drivers
v0x1f11b30_0 .net "z", 0 0, L_0x1f14de0;  1 drivers
S_0x1f11c70 .scope module, "upper" "yMux1" 3 5, 4 1 0, S_0x1eb6f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x1f14710 .functor NOT 1, v0x1f141b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f147a0 .functor AND 1, L_0x1f14a60, L_0x1f14710, C4<1>, C4<1>;
L_0x1f14880 .functor AND 1, v0x1f141b0_0, L_0x1f14b50, C4<1>, C4<1>;
L_0x1f148f0 .functor OR 1, L_0x1f147a0, L_0x1f14880, C4<0>, C4<0>;
v0x1f11ed0_0 .net "a", 0 0, L_0x1f14a60;  1 drivers
v0x1f11f90_0 .net "b", 0 0, L_0x1f14b50;  1 drivers
v0x1f12050_0 .net "c", 0 0, v0x1f141b0_0;  alias, 1 drivers
v0x1f120f0_0 .net "lower", 0 0, L_0x1f14880;  1 drivers
v0x1f12190_0 .net "notC", 0 0, L_0x1f14710;  1 drivers
v0x1f12280_0 .net "upper", 0 0, L_0x1f147a0;  1 drivers
v0x1f12340_0 .net "z", 0 0, L_0x1f148f0;  1 drivers
S_0x1f12890 .scope module, "mine[1]" "yMux2" 2 7, 3 1 0, S_0x1eb73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "z"
    .port_info 1 /INPUT 2 "a"
    .port_info 2 /INPUT 2 "b"
    .port_info 3 /INPUT 1 "c"
v0x1f13bb0_0 .net "a", 1 0, v0x1f13f70_0;  alias, 1 drivers
v0x1f13c90_0 .net "b", 1 0, v0x1f140a0_0;  alias, 1 drivers
v0x1f13d60_0 .net "c", 0 0, v0x1f141b0_0;  alias, 1 drivers
v0x1f13e30_0 .net8 "z", 1 0, RS_0x1eca1c8;  alias, 2 drivers
L_0x1f154e0 .part v0x1f13f70_0, 0, 1;
L_0x1f155d0 .part v0x1f140a0_0, 0, 1;
L_0x1f159a0 .concat8 [ 1 1 0 0], L_0x1f153a0, L_0x1f15860;
L_0x1f15b20 .part v0x1f13f70_0, 1, 1;
L_0x1f15c40 .part v0x1f140a0_0, 1, 1;
S_0x1f12b10 .scope module, "lower" "yMux1" 3 6, 4 1 0, S_0x1f12890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x1f156c0 .functor NOT 1, v0x1f141b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f15730 .functor AND 1, L_0x1f15b20, L_0x1f156c0, C4<1>, C4<1>;
L_0x1f157f0 .functor AND 1, v0x1f141b0_0, L_0x1f15c40, C4<1>, C4<1>;
L_0x1f15860 .functor OR 1, L_0x1f15730, L_0x1f157f0, C4<0>, C4<0>;
v0x1f12d80_0 .net "a", 0 0, L_0x1f15b20;  1 drivers
v0x1f12e60_0 .net "b", 0 0, L_0x1f15c40;  1 drivers
v0x1f12f20_0 .net "c", 0 0, v0x1f141b0_0;  alias, 1 drivers
v0x1f12ff0_0 .net "lower", 0 0, L_0x1f157f0;  1 drivers
v0x1f13090_0 .net "notC", 0 0, L_0x1f156c0;  1 drivers
v0x1f131a0_0 .net "upper", 0 0, L_0x1f15730;  1 drivers
v0x1f13260_0 .net "z", 0 0, L_0x1f15860;  1 drivers
S_0x1f133a0 .scope module, "upper" "yMux1" 3 5, 4 1 0, S_0x1f12890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x1f15250 .functor NOT 1, v0x1f141b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f152c0 .functor AND 1, L_0x1f154e0, L_0x1f15250, C4<1>, C4<1>;
L_0x1f15330 .functor AND 1, v0x1f141b0_0, L_0x1f155d0, C4<1>, C4<1>;
L_0x1f153a0 .functor OR 1, L_0x1f152c0, L_0x1f15330, C4<0>, C4<0>;
v0x1f13600_0 .net "a", 0 0, L_0x1f154e0;  1 drivers
v0x1f136c0_0 .net "b", 0 0, L_0x1f155d0;  1 drivers
v0x1f13780_0 .net "c", 0 0, v0x1f141b0_0;  alias, 1 drivers
v0x1f13850_0 .net "lower", 0 0, L_0x1f15330;  1 drivers
v0x1f138f0_0 .net "notC", 0 0, L_0x1f15250;  1 drivers
v0x1f139b0_0 .net "upper", 0 0, L_0x1f152c0;  1 drivers
v0x1f13a70_0 .net "z", 0 0, L_0x1f153a0;  1 drivers
    .scope S_0x1eb73b0;
T_0 ;
    %pushi/vec4 10, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 12 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %store/vec4 v0x1f14310_0, 0, 32;
    %vpi_func 2 13 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %store/vec4 v0x1f14440_0, 0, 32;
    %vpi_func 2 14 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %store/vec4 v0x1f14520_0, 0, 32;
    %load/vec4 v0x1f14310_0;
    %pad/s 2;
    %store/vec4 v0x1f13f70_0, 0, 2;
    %load/vec4 v0x1f14440_0;
    %pad/s 2;
    %store/vec4 v0x1f140a0_0, 0, 2;
    %load/vec4 v0x1f14520_0;
    %pad/s 1;
    %store/vec4 v0x1f141b0_0, 0, 1;
    %load/vec4 v0x1f13f70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1f141b0_0;
    %inv;
    %and;
    %load/vec4 v0x1f140a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1f141b0_0;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f14250_0, 4, 1;
    %load/vec4 v0x1f13f70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1f141b0_0;
    %inv;
    %and;
    %load/vec4 v0x1f140a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1f141b0_0;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f14250_0, 4, 1;
    %delay 1, 0;
    %load/vec4 v0x1f14250_0;
    %load/vec4 v0x1f14600_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 6;
    %vpi_call 2 21 "$display", "PASS: a=%b b=%b c=%b z=%b", v0x1f13f70_0, v0x1f140a0_0, v0x1f141b0_0, v0x1f14600_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 23 "$display", "FAIL: a=%b b=%b c=%b z=%b", v0x1f13f70_0, v0x1f140a0_0, v0x1f141b0_0, v0x1f14600_0 {0 0 0};
T_0.3 ;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "LabL2.v";
    "yMux2.v";
    "./yMux1.v";
