#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fae32e055e0 .scope module, "adder4sim" "adder4sim" 2 1;
 .timescale 0 0;
v0x7fae32e1c5a0_0 .net "cy", 0 0, L_0x7fae32e1cc00;  1 drivers
v0x7fae32e1c630_0 .var "in1", 3 0;
v0x7fae32e1c6c0_0 .var "in2", 3 0;
v0x7fae32e1c790_0 .net "rslt", 3 0, L_0x7fae32e1cd20;  1 drivers
S_0x7fae32e040c0 .scope module, "adder4" "adder4" 2 7, 3 1 0, S_0x7fae32e055e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in_data1"
    .port_info 1 /INPUT 4 "in_data2"
    .port_info 2 /OUTPUT 4 "out_data"
    .port_info 3 /OUTPUT 1 "cy"
v0x7fae32e04220_0 .net *"_s0", 4 0, L_0x7fae32e1c840;  1 drivers
L_0x7fae32d63008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fae32e1bf20_0 .net *"_s3", 0 0, L_0x7fae32d63008;  1 drivers
v0x7fae32e1bfd0_0 .net *"_s4", 4 0, L_0x7fae32e1c9a0;  1 drivers
L_0x7fae32d63050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fae32e1c090_0 .net *"_s7", 0 0, L_0x7fae32d63050;  1 drivers
v0x7fae32e1c140_0 .net "cy", 0 0, L_0x7fae32e1cc00;  alias, 1 drivers
v0x7fae32e1c220_0 .net "in_data1", 3 0, v0x7fae32e1c630_0;  1 drivers
v0x7fae32e1c2d0_0 .net "in_data2", 3 0, v0x7fae32e1c6c0_0;  1 drivers
v0x7fae32e1c380_0 .net "out_data", 3 0, L_0x7fae32e1cd20;  alias, 1 drivers
v0x7fae32e1c430_0 .net "rslt", 4 0, L_0x7fae32e1cac0;  1 drivers
L_0x7fae32e1c840 .concat [ 4 1 0 0], v0x7fae32e1c6c0_0, L_0x7fae32d63008;
L_0x7fae32e1c9a0 .concat [ 4 1 0 0], v0x7fae32e1c6c0_0, L_0x7fae32d63050;
L_0x7fae32e1cac0 .arith/sum 5, L_0x7fae32e1c840, L_0x7fae32e1c9a0;
L_0x7fae32e1cc00 .part L_0x7fae32e1cac0, 4, 1;
L_0x7fae32e1cd20 .part L_0x7fae32e1cac0, 0, 4;
    .scope S_0x7fae32e055e0;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "adder4sim.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fae32e055e0 {0 0 0};
    %vpi_call 2 18 "$monitor", "%t: %b + %b => %b, %b", $time, v0x7fae32e1c630_0, v0x7fae32e1c6c0_0, v0x7fae32e1c5a0_0, v0x7fae32e1c790_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fae32e055e0;
T_1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fae32e1c630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fae32e1c6c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fae32e1c630_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fae32e1c6c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fae32e1c630_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fae32e1c6c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fae32e1c630_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fae32e1c6c0_0, 0;
    %delay 10, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder4sim.v";
    "adder4.v";
