
LocalNetwork_Concentrator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef88  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001878  0800f0c8  0800f0c8  0001f0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010940  08010940  00030088  2**0
                  CONTENTS
  4 .ARM          00000008  08010940  08010940  00020940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010948  08010948  00030088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08010948  08010948  00020948  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08010950  08010950  00020950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08010958  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cd8  20000088  080109e0  00030088  2**2
                  ALLOC
 10 RAM1_region   00000000  20000d60  20000d60  00030088  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  00030088  2**0
                  CONTENTS
 12 ._user_heap_stack 00000a00  20000d60  20000d60  00030d60  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  00030088  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002655c  00000000  00000000  000300b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00006b91  00000000  00000000  0005660e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002368  00000000  00000000  0005d1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000020c8  00000000  00000000  0005f508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00027961  00000000  00000000  000615d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00029b73  00000000  00000000  00088f31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000da922  00000000  00000000  000b2aa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0018d3c6  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000092ec  00000000  00000000  0018d418  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000088 	.word	0x20000088
 800015c:	00000000 	.word	0x00000000
 8000160:	0800f0ac 	.word	0x0800f0ac

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000008c 	.word	0x2000008c
 800017c:	0800f0ac 	.word	0x0800f0ac

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000240:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000244:	f000 b974 	b.w	8000530 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9e08      	ldr	r6, [sp, #32]
 8000266:	460d      	mov	r5, r1
 8000268:	4604      	mov	r4, r0
 800026a:	4688      	mov	r8, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14d      	bne.n	800030c <__udivmoddi4+0xac>
 8000270:	428a      	cmp	r2, r1
 8000272:	4694      	mov	ip, r2
 8000274:	d968      	bls.n	8000348 <__udivmoddi4+0xe8>
 8000276:	fab2 f282 	clz	r2, r2
 800027a:	b152      	cbz	r2, 8000292 <__udivmoddi4+0x32>
 800027c:	fa01 f302 	lsl.w	r3, r1, r2
 8000280:	f1c2 0120 	rsb	r1, r2, #32
 8000284:	fa20 f101 	lsr.w	r1, r0, r1
 8000288:	fa0c fc02 	lsl.w	ip, ip, r2
 800028c:	ea41 0803 	orr.w	r8, r1, r3
 8000290:	4094      	lsls	r4, r2
 8000292:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000296:	0c21      	lsrs	r1, r4, #16
 8000298:	fbb8 fef5 	udiv	lr, r8, r5
 800029c:	fa1f f78c 	uxth.w	r7, ip
 80002a0:	fb05 831e 	mls	r3, r5, lr, r8
 80002a4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002a8:	fb0e f107 	mul.w	r1, lr, r7
 80002ac:	4299      	cmp	r1, r3
 80002ae:	d90b      	bls.n	80002c8 <__udivmoddi4+0x68>
 80002b0:	eb1c 0303 	adds.w	r3, ip, r3
 80002b4:	f10e 30ff 	add.w	r0, lr, #4294967295	; 0xffffffff
 80002b8:	f080 811e 	bcs.w	80004f8 <__udivmoddi4+0x298>
 80002bc:	4299      	cmp	r1, r3
 80002be:	f240 811b 	bls.w	80004f8 <__udivmoddi4+0x298>
 80002c2:	f1ae 0e02 	sub.w	lr, lr, #2
 80002c6:	4463      	add	r3, ip
 80002c8:	1a5b      	subs	r3, r3, r1
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	fbb3 f0f5 	udiv	r0, r3, r5
 80002d0:	fb05 3310 	mls	r3, r5, r0, r3
 80002d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002d8:	fb00 f707 	mul.w	r7, r0, r7
 80002dc:	42a7      	cmp	r7, r4
 80002de:	d90a      	bls.n	80002f6 <__udivmoddi4+0x96>
 80002e0:	eb1c 0404 	adds.w	r4, ip, r4
 80002e4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002e8:	f080 8108 	bcs.w	80004fc <__udivmoddi4+0x29c>
 80002ec:	42a7      	cmp	r7, r4
 80002ee:	f240 8105 	bls.w	80004fc <__udivmoddi4+0x29c>
 80002f2:	4464      	add	r4, ip
 80002f4:	3802      	subs	r0, #2
 80002f6:	1be4      	subs	r4, r4, r7
 80002f8:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80002fc:	2100      	movs	r1, #0
 80002fe:	b11e      	cbz	r6, 8000308 <__udivmoddi4+0xa8>
 8000300:	40d4      	lsrs	r4, r2
 8000302:	2300      	movs	r3, #0
 8000304:	e9c6 4300 	strd	r4, r3, [r6]
 8000308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030c:	428b      	cmp	r3, r1
 800030e:	d908      	bls.n	8000322 <__udivmoddi4+0xc2>
 8000310:	2e00      	cmp	r6, #0
 8000312:	f000 80ee 	beq.w	80004f2 <__udivmoddi4+0x292>
 8000316:	2100      	movs	r1, #0
 8000318:	e9c6 0500 	strd	r0, r5, [r6]
 800031c:	4608      	mov	r0, r1
 800031e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000322:	fab3 f183 	clz	r1, r3
 8000326:	2900      	cmp	r1, #0
 8000328:	d14a      	bne.n	80003c0 <__udivmoddi4+0x160>
 800032a:	42ab      	cmp	r3, r5
 800032c:	d302      	bcc.n	8000334 <__udivmoddi4+0xd4>
 800032e:	4282      	cmp	r2, r0
 8000330:	f200 80f9 	bhi.w	8000526 <__udivmoddi4+0x2c6>
 8000334:	1a84      	subs	r4, r0, r2
 8000336:	eb65 0303 	sbc.w	r3, r5, r3
 800033a:	2001      	movs	r0, #1
 800033c:	4698      	mov	r8, r3
 800033e:	2e00      	cmp	r6, #0
 8000340:	d0e2      	beq.n	8000308 <__udivmoddi4+0xa8>
 8000342:	e9c6 4800 	strd	r4, r8, [r6]
 8000346:	e7df      	b.n	8000308 <__udivmoddi4+0xa8>
 8000348:	b902      	cbnz	r2, 800034c <__udivmoddi4+0xec>
 800034a:	deff      	udf	#255	; 0xff
 800034c:	fab2 f282 	clz	r2, r2
 8000350:	2a00      	cmp	r2, #0
 8000352:	f040 8091 	bne.w	8000478 <__udivmoddi4+0x218>
 8000356:	eba1 050c 	sub.w	r5, r1, ip
 800035a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800035e:	fa1f fe8c 	uxth.w	lr, ip
 8000362:	2101      	movs	r1, #1
 8000364:	fbb5 f3f7 	udiv	r3, r5, r7
 8000368:	fb07 5013 	mls	r0, r7, r3, r5
 800036c:	0c25      	lsrs	r5, r4, #16
 800036e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000372:	fb0e f003 	mul.w	r0, lr, r3
 8000376:	42a8      	cmp	r0, r5
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0x12c>
 800037a:	eb1c 0505 	adds.w	r5, ip, r5
 800037e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x12a>
 8000384:	42a8      	cmp	r0, r5
 8000386:	f200 80cb 	bhi.w	8000520 <__udivmoddi4+0x2c0>
 800038a:	4643      	mov	r3, r8
 800038c:	1a2d      	subs	r5, r5, r0
 800038e:	b2a4      	uxth	r4, r4
 8000390:	fbb5 f0f7 	udiv	r0, r5, r7
 8000394:	fb07 5510 	mls	r5, r7, r0, r5
 8000398:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800039c:	fb0e fe00 	mul.w	lr, lr, r0
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	d908      	bls.n	80003b6 <__udivmoddi4+0x156>
 80003a4:	eb1c 0404 	adds.w	r4, ip, r4
 80003a8:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 80003ac:	d202      	bcs.n	80003b4 <__udivmoddi4+0x154>
 80003ae:	45a6      	cmp	lr, r4
 80003b0:	f200 80bb 	bhi.w	800052a <__udivmoddi4+0x2ca>
 80003b4:	4628      	mov	r0, r5
 80003b6:	eba4 040e 	sub.w	r4, r4, lr
 80003ba:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003be:	e79e      	b.n	80002fe <__udivmoddi4+0x9e>
 80003c0:	f1c1 0720 	rsb	r7, r1, #32
 80003c4:	408b      	lsls	r3, r1
 80003c6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ca:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ce:	fa20 f407 	lsr.w	r4, r0, r7
 80003d2:	fa05 f301 	lsl.w	r3, r5, r1
 80003d6:	431c      	orrs	r4, r3
 80003d8:	40fd      	lsrs	r5, r7
 80003da:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003de:	fa00 f301 	lsl.w	r3, r0, r1
 80003e2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003e6:	0c20      	lsrs	r0, r4, #16
 80003e8:	fa1f fe8c 	uxth.w	lr, ip
 80003ec:	fb09 5518 	mls	r5, r9, r8, r5
 80003f0:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 80003f4:	fb08 f00e 	mul.w	r0, r8, lr
 80003f8:	42a8      	cmp	r0, r5
 80003fa:	fa02 f201 	lsl.w	r2, r2, r1
 80003fe:	d90b      	bls.n	8000418 <__udivmoddi4+0x1b8>
 8000400:	eb1c 0505 	adds.w	r5, ip, r5
 8000404:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000408:	f080 8088 	bcs.w	800051c <__udivmoddi4+0x2bc>
 800040c:	42a8      	cmp	r0, r5
 800040e:	f240 8085 	bls.w	800051c <__udivmoddi4+0x2bc>
 8000412:	f1a8 0802 	sub.w	r8, r8, #2
 8000416:	4465      	add	r5, ip
 8000418:	1a2d      	subs	r5, r5, r0
 800041a:	b2a4      	uxth	r4, r4
 800041c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000420:	fb09 5510 	mls	r5, r9, r0, r5
 8000424:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000428:	fb00 fe0e 	mul.w	lr, r0, lr
 800042c:	45ae      	cmp	lr, r5
 800042e:	d908      	bls.n	8000442 <__udivmoddi4+0x1e2>
 8000430:	eb1c 0505 	adds.w	r5, ip, r5
 8000434:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000438:	d26c      	bcs.n	8000514 <__udivmoddi4+0x2b4>
 800043a:	45ae      	cmp	lr, r5
 800043c:	d96a      	bls.n	8000514 <__udivmoddi4+0x2b4>
 800043e:	3802      	subs	r0, #2
 8000440:	4465      	add	r5, ip
 8000442:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000446:	fba0 9402 	umull	r9, r4, r0, r2
 800044a:	eba5 050e 	sub.w	r5, r5, lr
 800044e:	42a5      	cmp	r5, r4
 8000450:	46c8      	mov	r8, r9
 8000452:	46a6      	mov	lr, r4
 8000454:	d356      	bcc.n	8000504 <__udivmoddi4+0x2a4>
 8000456:	d053      	beq.n	8000500 <__udivmoddi4+0x2a0>
 8000458:	b15e      	cbz	r6, 8000472 <__udivmoddi4+0x212>
 800045a:	ebb3 0208 	subs.w	r2, r3, r8
 800045e:	eb65 050e 	sbc.w	r5, r5, lr
 8000462:	fa05 f707 	lsl.w	r7, r5, r7
 8000466:	fa22 f301 	lsr.w	r3, r2, r1
 800046a:	40cd      	lsrs	r5, r1
 800046c:	431f      	orrs	r7, r3
 800046e:	e9c6 7500 	strd	r7, r5, [r6]
 8000472:	2100      	movs	r1, #0
 8000474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000478:	f1c2 0320 	rsb	r3, r2, #32
 800047c:	fa20 f103 	lsr.w	r1, r0, r3
 8000480:	fa0c fc02 	lsl.w	ip, ip, r2
 8000484:	fa25 f303 	lsr.w	r3, r5, r3
 8000488:	4095      	lsls	r5, r2
 800048a:	430d      	orrs	r5, r1
 800048c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fbb3 f1f7 	udiv	r1, r3, r7
 8000498:	fb07 3011 	mls	r0, r7, r1, r3
 800049c:	0c2b      	lsrs	r3, r5, #16
 800049e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80004a2:	fb01 f00e 	mul.w	r0, r1, lr
 80004a6:	4298      	cmp	r0, r3
 80004a8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x260>
 80004ae:	eb1c 0303 	adds.w	r3, ip, r3
 80004b2:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 80004b6:	d22f      	bcs.n	8000518 <__udivmoddi4+0x2b8>
 80004b8:	4298      	cmp	r0, r3
 80004ba:	d92d      	bls.n	8000518 <__udivmoddi4+0x2b8>
 80004bc:	3902      	subs	r1, #2
 80004be:	4463      	add	r3, ip
 80004c0:	1a1b      	subs	r3, r3, r0
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004c8:	fb07 3310 	mls	r3, r7, r0, r3
 80004cc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004d0:	fb00 f30e 	mul.w	r3, r0, lr
 80004d4:	42ab      	cmp	r3, r5
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x28a>
 80004d8:	eb1c 0505 	adds.w	r5, ip, r5
 80004dc:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004e0:	d216      	bcs.n	8000510 <__udivmoddi4+0x2b0>
 80004e2:	42ab      	cmp	r3, r5
 80004e4:	d914      	bls.n	8000510 <__udivmoddi4+0x2b0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4465      	add	r5, ip
 80004ea:	1aed      	subs	r5, r5, r3
 80004ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f0:	e738      	b.n	8000364 <__udivmoddi4+0x104>
 80004f2:	4631      	mov	r1, r6
 80004f4:	4630      	mov	r0, r6
 80004f6:	e707      	b.n	8000308 <__udivmoddi4+0xa8>
 80004f8:	4686      	mov	lr, r0
 80004fa:	e6e5      	b.n	80002c8 <__udivmoddi4+0x68>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e6fa      	b.n	80002f6 <__udivmoddi4+0x96>
 8000500:	454b      	cmp	r3, r9
 8000502:	d2a9      	bcs.n	8000458 <__udivmoddi4+0x1f8>
 8000504:	ebb9 0802 	subs.w	r8, r9, r2
 8000508:	eb64 0e0c 	sbc.w	lr, r4, ip
 800050c:	3801      	subs	r0, #1
 800050e:	e7a3      	b.n	8000458 <__udivmoddi4+0x1f8>
 8000510:	4640      	mov	r0, r8
 8000512:	e7ea      	b.n	80004ea <__udivmoddi4+0x28a>
 8000514:	4620      	mov	r0, r4
 8000516:	e794      	b.n	8000442 <__udivmoddi4+0x1e2>
 8000518:	4641      	mov	r1, r8
 800051a:	e7d1      	b.n	80004c0 <__udivmoddi4+0x260>
 800051c:	46d0      	mov	r8, sl
 800051e:	e77b      	b.n	8000418 <__udivmoddi4+0x1b8>
 8000520:	3b02      	subs	r3, #2
 8000522:	4465      	add	r5, ip
 8000524:	e732      	b.n	800038c <__udivmoddi4+0x12c>
 8000526:	4608      	mov	r0, r1
 8000528:	e709      	b.n	800033e <__udivmoddi4+0xde>
 800052a:	4464      	add	r4, ip
 800052c:	3802      	subs	r0, #2
 800052e:	e742      	b.n	80003b6 <__udivmoddi4+0x156>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000538:	f3bf 8f4f 	dsb	sy
}
 800053c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800053e:	4b06      	ldr	r3, [pc, #24]	; (8000558 <__NVIC_SystemReset+0x24>)
 8000540:	68db      	ldr	r3, [r3, #12]
 8000542:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000546:	4904      	ldr	r1, [pc, #16]	; (8000558 <__NVIC_SystemReset+0x24>)
 8000548:	4b04      	ldr	r3, [pc, #16]	; (800055c <__NVIC_SystemReset+0x28>)
 800054a:	4313      	orrs	r3, r2
 800054c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800054e:	f3bf 8f4f 	dsb	sy
}
 8000552:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000554:	bf00      	nop
 8000556:	e7fd      	b.n	8000554 <__NVIC_SystemReset+0x20>
 8000558:	e000ed00 	.word	0xe000ed00
 800055c:	05fa0004 	.word	0x05fa0004

08000560 <at_init>:

/**
 * @brief Set default values to registers.
 */
void at_init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
  DEMO_ValidateCodingLora(&RegLoraParam);
 8000564:	4819      	ldr	r0, [pc, #100]	; (80005cc <at_init+0x6c>)
 8000566:	f003 fa2a 	bl	80039be <DEMO_ValidateCodingLora>
  DEMO_ValidateCodingFsk(&RegFskParam);
 800056a:	4819      	ldr	r0, [pc, #100]	; (80005d0 <at_init+0x70>)
 800056c:	f003 fa68 	bl	8003a40 <DEMO_ValidateCodingFsk>
  RegLoraParam.cr = DEMO_DEFAULT_CR;
 8000570:	4a16      	ldr	r2, [pc, #88]	; (80005cc <at_init+0x6c>)
 8000572:	7813      	ldrb	r3, [r2, #0]
 8000574:	2101      	movs	r1, #1
 8000576:	f361 0343 	bfi	r3, r1, #1, #3
 800057a:	7013      	strb	r3, [r2, #0]
  RegLoraParam.de = DEMO_DEFAULT_DE;
 800057c:	4a13      	ldr	r2, [pc, #76]	; (80005cc <at_init+0x6c>)
 800057e:	7813      	ldrb	r3, [r2, #0]
 8000580:	f36f 0300 	bfc	r3, #0, #1
 8000584:	7013      	strb	r3, [r2, #0]

  RegFskParam.br = DEMO_DEFAULT_BR;
 8000586:	4a12      	ldr	r2, [pc, #72]	; (80005d0 <at_init+0x70>)
 8000588:	6813      	ldr	r3, [r2, #0]
 800058a:	f24c 3150 	movw	r1, #50000	; 0xc350
 800058e:	f361 0317 	bfi	r3, r1, #0, #24
 8000592:	6013      	str	r3, [r2, #0]
  RegFskParam.bt = DEMO_DEFAULT_BT;
 8000594:	4a0e      	ldr	r2, [pc, #56]	; (80005d0 <at_init+0x70>)
 8000596:	79d3      	ldrb	r3, [r2, #7]
 8000598:	2102      	movs	r1, #2
 800059a:	f361 0302 	bfi	r3, r1, #0, #3
 800059e:	71d3      	strb	r3, [r2, #7]
  RegFskParam.fdev = DEMO_DEFAULT_FDEV;
 80005a0:	4a0b      	ldr	r2, [pc, #44]	; (80005d0 <at_init+0x70>)
 80005a2:	6853      	ldr	r3, [r2, #4]
 80005a4:	f24c 3150 	movw	r1, #50000	; 0xc350
 80005a8:	f361 0317 	bfi	r3, r1, #0, #24
 80005ac:	6053      	str	r3, [r2, #4]
  RegFskParam.rise = DEMO_DEFAULT_RISE;
 80005ae:	4a08      	ldr	r2, [pc, #32]	; (80005d0 <at_init+0x70>)
 80005b0:	78d3      	ldrb	r3, [r2, #3]
 80005b2:	2102      	movs	r1, #2
 80005b4:	f361 0302 	bfi	r3, r1, #0, #3
 80005b8:	70d3      	strb	r3, [r2, #3]

  RegRegion = DEMO_DEFAULT_REGION;
 80005ba:	4b06      	ldr	r3, [pc, #24]	; (80005d4 <at_init+0x74>)
 80005bc:	2204      	movs	r2, #4
 80005be:	601a      	str	r2, [r3, #0]
  RegSubregion = DEMO_DEFAULT_SUBREGION;
 80005c0:	4b05      	ldr	r3, [pc, #20]	; (80005d8 <at_init+0x78>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
}
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	200000a4 	.word	0x200000a4
 80005d0:	200000a8 	.word	0x200000a8
 80005d4:	200000b0 	.word	0x200000b0
 80005d8:	200000b4 	.word	0x200000b4

080005dc <at_return_error>:
{
  return AT_OK;
}

ATEerror_t at_return_error(const char *param)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  return AT_ERROR;
 80005e4:	2301      	movs	r3, #1
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	370c      	adds	r7, #12
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr

080005f0 <at_reset>:

ATEerror_t at_reset(const char *param)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  NVIC_SystemReset();
 80005f8:	f7ff ff9c 	bl	8000534 <__NVIC_SystemReset>

080005fc <at_version_get>:
}

ATEerror_t at_version_get(const char *param)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  AT_PRINTF(VERSION_STR "\r\n");
 8000604:	4b05      	ldr	r3, [pc, #20]	; (800061c <at_version_get+0x20>)
 8000606:	2200      	movs	r2, #0
 8000608:	2100      	movs	r1, #0
 800060a:	2000      	movs	r0, #0
 800060c:	f00c fce2 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
  return AT_OK;
 8000610:	2300      	movs	r3, #0
}
 8000612:	4618      	mov	r0, r3
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	0800f0c8 	.word	0x0800f0c8

08000620 <at_verbose_set>:

ATEerror_t at_verbose_set(const char *param)
{ 
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  const char *buf= param;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	60fb      	str	r3, [r7, #12]
  int32_t lvl_nb;
  
  /* read and set the verbose level */
  if (1 != tiny_sscanf(buf, "%u", &lvl_nb))
 800062c:	f107 0308 	add.w	r3, r7, #8
 8000630:	461a      	mov	r2, r3
 8000632:	4913      	ldr	r1, [pc, #76]	; (8000680 <at_verbose_set+0x60>)
 8000634:	68f8      	ldr	r0, [r7, #12]
 8000636:	f00e f857 	bl	800e6e8 <tiny_sscanf>
 800063a:	4603      	mov	r3, r0
 800063c:	2b01      	cmp	r3, #1
 800063e:	d007      	beq.n	8000650 <at_verbose_set+0x30>
  {
    AT_PRINTF("AT+VL: verbose level is not well set");
 8000640:	4b10      	ldr	r3, [pc, #64]	; (8000684 <at_verbose_set+0x64>)
 8000642:	2200      	movs	r2, #0
 8000644:	2100      	movs	r1, #0
 8000646:	2000      	movs	r0, #0
 8000648:	f00c fcc4 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 800064c:	2302      	movs	r3, #2
 800064e:	e013      	b.n	8000678 <at_verbose_set+0x58>
  }
  if ((lvl_nb > VLEVEL_H)||(lvl_nb <VLEVEL_OFF))
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	2b03      	cmp	r3, #3
 8000654:	dc02      	bgt.n	800065c <at_verbose_set+0x3c>
 8000656:	68bb      	ldr	r3, [r7, #8]
 8000658:	2b00      	cmp	r3, #0
 800065a:	da07      	bge.n	800066c <at_verbose_set+0x4c>
  {
    AT_PRINTF("AT+VL: verbose level out of range => 0(VLEVEL_OFF) to 3(VLEVEL_H)");
 800065c:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <at_verbose_set+0x68>)
 800065e:	2200      	movs	r2, #0
 8000660:	2100      	movs	r1, #0
 8000662:	2000      	movs	r0, #0
 8000664:	f00c fcb6 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 8000668:	2302      	movs	r3, #2
 800066a:	e005      	b.n	8000678 <at_verbose_set+0x58>
  }
  
  UTIL_ADV_TRACE_SetVerboseLevel( lvl_nb);
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	b2db      	uxtb	r3, r3
 8000670:	4618      	mov	r0, r3
 8000672:	f00c fd3d 	bl	800d0f0 <UTIL_ADV_TRACE_SetVerboseLevel>
  
  return AT_OK;  
 8000676:	2300      	movs	r3, #0
}
 8000678:	4618      	mov	r0, r3
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	0800f0d0 	.word	0x0800f0d0
 8000684:	0800f0d4 	.word	0x0800f0d4
 8000688:	0800f0fc 	.word	0x0800f0fc

0800068c <at_verbose_get>:

ATEerror_t at_verbose_get(const char *param)
{ 
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af02      	add	r7, sp, #8
 8000692:	6078      	str	r0, [r7, #4]
  AT_PRINTF("%u", UTIL_ADV_TRACE_GetVerboseLevel());
 8000694:	f00c fd3c 	bl	800d110 <UTIL_ADV_TRACE_GetVerboseLevel>
 8000698:	4603      	mov	r3, r0
 800069a:	9300      	str	r3, [sp, #0]
 800069c:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <at_verbose_get+0x28>)
 800069e:	2200      	movs	r2, #0
 80006a0:	2100      	movs	r1, #0
 80006a2:	2000      	movs	r0, #0
 80006a4:	f00c fc96 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
  return AT_OK;  
 80006a8:	2300      	movs	r3, #0
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	0800f0d0 	.word	0x0800f0d0

080006b8 <at_list_regions>:
 * @brief List all available regions.
 * @param param ignored
 * @return AT_OK
 */
ATEerror_t at_list_regions(const char *param)
{
 80006b8:	b590      	push	{r4, r7, lr}
 80006ba:	b089      	sub	sp, #36	; 0x24
 80006bc:	af04      	add	r7, sp, #16
 80006be:	6078      	str	r0, [r7, #4]
  AT_PRINTF("Regions and subregions %s:", VERSION_STR);
 80006c0:	4b3d      	ldr	r3, [pc, #244]	; (80007b8 <at_list_regions+0x100>)
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	4b3d      	ldr	r3, [pc, #244]	; (80007bc <at_list_regions+0x104>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	2100      	movs	r1, #0
 80006ca:	2000      	movs	r0, #0
 80006cc:	f00c fc82 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
  for(int r = 0; r < DEMO_Regions_n; r++)
 80006d0:	2300      	movs	r3, #0
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	e065      	b.n	80007a2 <at_list_regions+0xea>
  {
    AT_PRINTF("\r\n\t%i - %3u.%03u MHz - %s\r\n", r,
 80006d6:	493a      	ldr	r1, [pc, #232]	; (80007c0 <at_list_regions+0x108>)
 80006d8:	68fa      	ldr	r2, [r7, #12]
 80006da:	4613      	mov	r3, r2
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	4413      	add	r3, r2
 80006e0:	009b      	lsls	r3, r3, #2
 80006e2:	440b      	add	r3, r1
 80006e4:	3304      	adds	r3, #4
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a36      	ldr	r2, [pc, #216]	; (80007c4 <at_list_regions+0x10c>)
 80006ea:	fba2 2303 	umull	r2, r3, r2, r3
 80006ee:	0c98      	lsrs	r0, r3, #18
 80006f0:	4933      	ldr	r1, [pc, #204]	; (80007c0 <at_list_regions+0x108>)
 80006f2:	68fa      	ldr	r2, [r7, #12]
 80006f4:	4613      	mov	r3, r2
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	4413      	add	r3, r2
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	440b      	add	r3, r1
 80006fe:	3304      	adds	r3, #4
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4a31      	ldr	r2, [pc, #196]	; (80007c8 <at_list_regions+0x110>)
 8000704:	fba2 2303 	umull	r2, r3, r2, r3
 8000708:	099b      	lsrs	r3, r3, #6
 800070a:	4a2f      	ldr	r2, [pc, #188]	; (80007c8 <at_list_regions+0x110>)
 800070c:	fba2 1203 	umull	r1, r2, r2, r3
 8000710:	0992      	lsrs	r2, r2, #6
 8000712:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000716:	fb01 f202 	mul.w	r2, r1, r2
 800071a:	1a9a      	subs	r2, r3, r2
 800071c:	4c28      	ldr	r4, [pc, #160]	; (80007c0 <at_list_regions+0x108>)
 800071e:	68f9      	ldr	r1, [r7, #12]
 8000720:	460b      	mov	r3, r1
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	440b      	add	r3, r1
 8000726:	009b      	lsls	r3, r3, #2
 8000728:	4423      	add	r3, r4
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	9303      	str	r3, [sp, #12]
 800072e:	9202      	str	r2, [sp, #8]
 8000730:	9001      	str	r0, [sp, #4]
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	9300      	str	r3, [sp, #0]
 8000736:	4b25      	ldr	r3, [pc, #148]	; (80007cc <at_list_regions+0x114>)
 8000738:	2200      	movs	r2, #0
 800073a:	2100      	movs	r1, #0
 800073c:	2000      	movs	r0, #0
 800073e:	f00c fc49 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
              DEMO_Regions[r].beacon_freq / 1000000, (DEMO_Regions[r].beacon_freq / 1000) % 1000,
              DEMO_Regions[r].name);

    for(int s = 0; s < DEMO_Regions[r].subregions_n; s++)
 8000742:	2300      	movs	r3, #0
 8000744:	60bb      	str	r3, [r7, #8]
 8000746:	e01d      	b.n	8000784 <at_list_regions+0xcc>
    {
      AT_PRINTF("\t%i.%i - %s\r\n", r, s, DEMO_Regions[r].subregions[s].name);
 8000748:	491d      	ldr	r1, [pc, #116]	; (80007c0 <at_list_regions+0x108>)
 800074a:	68fa      	ldr	r2, [r7, #12]
 800074c:	4613      	mov	r3, r2
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	4413      	add	r3, r2
 8000752:	009b      	lsls	r3, r3, #2
 8000754:	440b      	add	r3, r1
 8000756:	3310      	adds	r3, #16
 8000758:	6819      	ldr	r1, [r3, #0]
 800075a:	68ba      	ldr	r2, [r7, #8]
 800075c:	4613      	mov	r3, r2
 800075e:	005b      	lsls	r3, r3, #1
 8000760:	4413      	add	r3, r2
 8000762:	00db      	lsls	r3, r3, #3
 8000764:	440b      	add	r3, r1
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	9302      	str	r3, [sp, #8]
 800076a:	68bb      	ldr	r3, [r7, #8]
 800076c:	9301      	str	r3, [sp, #4]
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	9300      	str	r3, [sp, #0]
 8000772:	4b17      	ldr	r3, [pc, #92]	; (80007d0 <at_list_regions+0x118>)
 8000774:	2200      	movs	r2, #0
 8000776:	2100      	movs	r1, #0
 8000778:	2000      	movs	r0, #0
 800077a:	f00c fc2b 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
    for(int s = 0; s < DEMO_Regions[r].subregions_n; s++)
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	3301      	adds	r3, #1
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	490e      	ldr	r1, [pc, #56]	; (80007c0 <at_list_regions+0x108>)
 8000786:	68fa      	ldr	r2, [r7, #12]
 8000788:	4613      	mov	r3, r2
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	4413      	add	r3, r2
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	440b      	add	r3, r1
 8000792:	330c      	adds	r3, #12
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	68ba      	ldr	r2, [r7, #8]
 8000798:	429a      	cmp	r2, r3
 800079a:	dbd5      	blt.n	8000748 <at_list_regions+0x90>
  for(int r = 0; r < DEMO_Regions_n; r++)
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	3301      	adds	r3, #1
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <at_list_regions+0x11c>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	68fa      	ldr	r2, [r7, #12]
 80007a8:	429a      	cmp	r2, r3
 80007aa:	db94      	blt.n	80006d6 <at_list_regions+0x1e>
    }
  }

  return AT_OK;
 80007ac:	2300      	movs	r3, #0
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	3714      	adds	r7, #20
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd90      	pop	{r4, r7, pc}
 80007b6:	bf00      	nop
 80007b8:	0800f15c 	.word	0x0800f15c
 80007bc:	0800f140 	.word	0x0800f140
 80007c0:	08010604 	.word	0x08010604
 80007c4:	431bde83 	.word	0x431bde83
 80007c8:	10624dd3 	.word	0x10624dd3
 80007cc:	0800f164 	.word	0x0800f164
 80007d0:	0800f180 	.word	0x0800f180
 80007d4:	0801067c 	.word	0x0801067c

080007d8 <at_DE_set>:
{                                                                \
    AT_PRINTF("%u", (unsigned int)(var));                        \
    return AT_OK;                                                \
}

AT_PROVIDE_GETSET(DE,        RegLoraParam.de,      0,                           1)
 80007d8:	b580      	push	{r7, lr}
 80007da:	b086      	sub	sp, #24
 80007dc:	af02      	add	r7, sp, #8
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	f107 0308 	add.w	r3, r7, #8
 80007e4:	461a      	mov	r2, r3
 80007e6:	4915      	ldr	r1, [pc, #84]	; (800083c <at_DE_set+0x64>)
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f00d ff7d 	bl	800e6e8 <tiny_sscanf>
 80007ee:	60f8      	str	r0, [r7, #12]
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	d102      	bne.n	80007fc <at_DE_set+0x24>
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d911      	bls.n	8000820 <at_DE_set+0x48>
 80007fc:	4b10      	ldr	r3, [pc, #64]	; (8000840 <at_DE_set+0x68>)
 80007fe:	2200      	movs	r2, #0
 8000800:	2100      	movs	r1, #0
 8000802:	2000      	movs	r0, #0
 8000804:	f00c fbe6 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000808:	2301      	movs	r3, #1
 800080a:	9301      	str	r3, [sp, #4]
 800080c:	2300      	movs	r3, #0
 800080e:	9300      	str	r3, [sp, #0]
 8000810:	4b0c      	ldr	r3, [pc, #48]	; (8000844 <at_DE_set+0x6c>)
 8000812:	2200      	movs	r2, #0
 8000814:	2100      	movs	r1, #0
 8000816:	2000      	movs	r0, #0
 8000818:	f00c fbdc 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 800081c:	2302      	movs	r3, #2
 800081e:	e009      	b.n	8000834 <at_DE_set+0x5c>
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	b2d9      	uxtb	r1, r3
 8000828:	4a07      	ldr	r2, [pc, #28]	; (8000848 <at_DE_set+0x70>)
 800082a:	7813      	ldrb	r3, [r2, #0]
 800082c:	f361 0300 	bfi	r3, r1, #0, #1
 8000830:	7013      	strb	r3, [r2, #0]
 8000832:	2300      	movs	r3, #0
 8000834:	4618      	mov	r0, r3
 8000836:	3710      	adds	r7, #16
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	0800f190 	.word	0x0800f190
 8000840:	0800f194 	.word	0x0800f194
 8000844:	0800f198 	.word	0x0800f198
 8000848:	200000a4 	.word	0x200000a4

0800084c <at_DE_get>:
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af02      	add	r7, sp, #8
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	4b08      	ldr	r3, [pc, #32]	; (8000878 <at_DE_get+0x2c>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800085c:	b2db      	uxtb	r3, r3
 800085e:	9300      	str	r3, [sp, #0]
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <at_DE_get+0x30>)
 8000862:	2200      	movs	r2, #0
 8000864:	2100      	movs	r1, #0
 8000866:	2000      	movs	r0, #0
 8000868:	f00c fbb4 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 800086c:	2300      	movs	r3, #0
 800086e:	4618      	mov	r0, r3
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	200000a4 	.word	0x200000a4
 800087c:	0800f0d0 	.word	0x0800f0d0

08000880 <at_CR_set>:
AT_PROVIDE_GETSET(CR,        RegLoraParam.cr,      DEMO_LORA_PARAM_CR_MIN,      DEMO_LORA_PARAM_CR_MAX)
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af02      	add	r7, sp, #8
 8000886:	6078      	str	r0, [r7, #4]
 8000888:	f107 0308 	add.w	r3, r7, #8
 800088c:	461a      	mov	r2, r3
 800088e:	4916      	ldr	r1, [pc, #88]	; (80008e8 <at_CR_set+0x68>)
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	f00d ff29 	bl	800e6e8 <tiny_sscanf>
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	2b01      	cmp	r3, #1
 800089c:	d103      	bne.n	80008a6 <at_CR_set+0x26>
 800089e:	68bb      	ldr	r3, [r7, #8]
 80008a0:	3b01      	subs	r3, #1
 80008a2:	2b03      	cmp	r3, #3
 80008a4:	d911      	bls.n	80008ca <at_CR_set+0x4a>
 80008a6:	4b11      	ldr	r3, [pc, #68]	; (80008ec <at_CR_set+0x6c>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	2100      	movs	r1, #0
 80008ac:	2000      	movs	r0, #0
 80008ae:	f00c fb91 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 80008b2:	2304      	movs	r3, #4
 80008b4:	9301      	str	r3, [sp, #4]
 80008b6:	2301      	movs	r3, #1
 80008b8:	9300      	str	r3, [sp, #0]
 80008ba:	4b0d      	ldr	r3, [pc, #52]	; (80008f0 <at_CR_set+0x70>)
 80008bc:	2200      	movs	r2, #0
 80008be:	2100      	movs	r1, #0
 80008c0:	2000      	movs	r0, #0
 80008c2:	f00c fb87 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 80008c6:	2302      	movs	r3, #2
 80008c8:	e009      	b.n	80008de <at_CR_set+0x5e>
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	f003 0307 	and.w	r3, r3, #7
 80008d0:	b2d9      	uxtb	r1, r3
 80008d2:	4a08      	ldr	r2, [pc, #32]	; (80008f4 <at_CR_set+0x74>)
 80008d4:	7813      	ldrb	r3, [r2, #0]
 80008d6:	f361 0343 	bfi	r3, r1, #1, #3
 80008da:	7013      	strb	r3, [r2, #0]
 80008dc:	2300      	movs	r3, #0
 80008de:	4618      	mov	r0, r3
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	0800f190 	.word	0x0800f190
 80008ec:	0800f1b8 	.word	0x0800f1b8
 80008f0:	0800f198 	.word	0x0800f198
 80008f4:	200000a4 	.word	0x200000a4

080008f8 <at_CR_get>:
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af02      	add	r7, sp, #8
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	4b08      	ldr	r3, [pc, #32]	; (8000924 <at_CR_get+0x2c>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8000908:	b2db      	uxtb	r3, r3
 800090a:	9300      	str	r3, [sp, #0]
 800090c:	4b06      	ldr	r3, [pc, #24]	; (8000928 <at_CR_get+0x30>)
 800090e:	2200      	movs	r2, #0
 8000910:	2100      	movs	r1, #0
 8000912:	2000      	movs	r0, #0
 8000914:	f00c fb5e 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000918:	2300      	movs	r3, #0
 800091a:	4618      	mov	r0, r3
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	200000a4 	.word	0x200000a4
 8000928:	0800f0d0 	.word	0x0800f0d0

0800092c <at_SF_set>:
AT_PROVIDE_GETSET(SF,        RegLoraParam.sf,      DEMO_LORA_PARAM_SF_MIN,      DEMO_LORA_PARAM_SF_MAX)
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af02      	add	r7, sp, #8
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	f107 0308 	add.w	r3, r7, #8
 8000938:	461a      	mov	r2, r3
 800093a:	4916      	ldr	r1, [pc, #88]	; (8000994 <at_SF_set+0x68>)
 800093c:	6878      	ldr	r0, [r7, #4]
 800093e:	f00d fed3 	bl	800e6e8 <tiny_sscanf>
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	2b01      	cmp	r3, #1
 8000948:	d103      	bne.n	8000952 <at_SF_set+0x26>
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	3b06      	subs	r3, #6
 800094e:	2b06      	cmp	r3, #6
 8000950:	d911      	bls.n	8000976 <at_SF_set+0x4a>
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <at_SF_set+0x6c>)
 8000954:	2200      	movs	r2, #0
 8000956:	2100      	movs	r1, #0
 8000958:	2000      	movs	r0, #0
 800095a:	f00c fb3b 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 800095e:	230c      	movs	r3, #12
 8000960:	9301      	str	r3, [sp, #4]
 8000962:	2306      	movs	r3, #6
 8000964:	9300      	str	r3, [sp, #0]
 8000966:	4b0d      	ldr	r3, [pc, #52]	; (800099c <at_SF_set+0x70>)
 8000968:	2200      	movs	r2, #0
 800096a:	2100      	movs	r1, #0
 800096c:	2000      	movs	r0, #0
 800096e:	f00c fb31 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000972:	2302      	movs	r3, #2
 8000974:	e009      	b.n	800098a <at_SF_set+0x5e>
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	f003 030f 	and.w	r3, r3, #15
 800097c:	b2d9      	uxtb	r1, r3
 800097e:	4a08      	ldr	r2, [pc, #32]	; (80009a0 <at_SF_set+0x74>)
 8000980:	7853      	ldrb	r3, [r2, #1]
 8000982:	f361 0303 	bfi	r3, r1, #0, #4
 8000986:	7053      	strb	r3, [r2, #1]
 8000988:	2300      	movs	r3, #0
 800098a:	4618      	mov	r0, r3
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	0800f190 	.word	0x0800f190
 8000998:	0800f1bc 	.word	0x0800f1bc
 800099c:	0800f198 	.word	0x0800f198
 80009a0:	200000a4 	.word	0x200000a4

080009a4 <at_SF_get>:
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af02      	add	r7, sp, #8
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	4b08      	ldr	r3, [pc, #32]	; (80009d0 <at_SF_get+0x2c>)
 80009ae:	785b      	ldrb	r3, [r3, #1]
 80009b0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	9300      	str	r3, [sp, #0]
 80009b8:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <at_SF_get+0x30>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	2100      	movs	r1, #0
 80009be:	2000      	movs	r0, #0
 80009c0:	f00c fb08 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 80009c4:	2300      	movs	r3, #0
 80009c6:	4618      	mov	r0, r3
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	200000a4 	.word	0x200000a4
 80009d4:	0800f0d0 	.word	0x0800f0d0

080009d8 <at_BW_set>:
AT_PROVIDE_GETSET(BW,        RegLoraParam.bw,      DEMO_LORA_PARAM_BW_MIN,      DEMO_LORA_PARAM_BW_MAX)
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af02      	add	r7, sp, #8
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	f107 0308 	add.w	r3, r7, #8
 80009e4:	461a      	mov	r2, r3
 80009e6:	4915      	ldr	r1, [pc, #84]	; (8000a3c <at_BW_set+0x64>)
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f00d fe7d 	bl	800e6e8 <tiny_sscanf>
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d102      	bne.n	80009fc <at_BW_set+0x24>
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	2b09      	cmp	r3, #9
 80009fa:	d911      	bls.n	8000a20 <at_BW_set+0x48>
 80009fc:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <at_BW_set+0x68>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	2000      	movs	r0, #0
 8000a04:	f00c fae6 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000a08:	2309      	movs	r3, #9
 8000a0a:	9301      	str	r3, [sp, #4]
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	9300      	str	r3, [sp, #0]
 8000a10:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <at_BW_set+0x6c>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	2100      	movs	r1, #0
 8000a16:	2000      	movs	r0, #0
 8000a18:	f00c fadc 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	e009      	b.n	8000a34 <at_BW_set+0x5c>
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	f003 030f 	and.w	r3, r3, #15
 8000a26:	b2d9      	uxtb	r1, r3
 8000a28:	4a07      	ldr	r2, [pc, #28]	; (8000a48 <at_BW_set+0x70>)
 8000a2a:	7813      	ldrb	r3, [r2, #0]
 8000a2c:	f361 1307 	bfi	r3, r1, #4, #4
 8000a30:	7013      	strb	r3, [r2, #0]
 8000a32:	2300      	movs	r3, #0
 8000a34:	4618      	mov	r0, r3
 8000a36:	3710      	adds	r7, #16
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	0800f190 	.word	0x0800f190
 8000a40:	0800f1c0 	.word	0x0800f1c0
 8000a44:	0800f198 	.word	0x0800f198
 8000a48:	200000a4 	.word	0x200000a4

08000a4c <at_BW_get>:
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af02      	add	r7, sp, #8
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <at_BW_get+0x2c>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <at_BW_get+0x30>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	2100      	movs	r1, #0
 8000a66:	2000      	movs	r0, #0
 8000a68:	f00c fab4 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	200000a4 	.word	0x200000a4
 8000a7c:	0800f0d0 	.word	0x0800f0d0

08000a80 <at_RISE_set>:

AT_PROVIDE_GETSET(RISE,      RegFskParam.rise,     DEMO_FSK_PARAM_RISE_MIN,     DEMO_FSK_PARAM_RISE_MAX)
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b086      	sub	sp, #24
 8000a84:	af02      	add	r7, sp, #8
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	f107 0308 	add.w	r3, r7, #8
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4915      	ldr	r1, [pc, #84]	; (8000ae4 <at_RISE_set+0x64>)
 8000a90:	6878      	ldr	r0, [r7, #4]
 8000a92:	f00d fe29 	bl	800e6e8 <tiny_sscanf>
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d102      	bne.n	8000aa4 <at_RISE_set+0x24>
 8000a9e:	68bb      	ldr	r3, [r7, #8]
 8000aa0:	2b07      	cmp	r3, #7
 8000aa2:	d911      	bls.n	8000ac8 <at_RISE_set+0x48>
 8000aa4:	4b10      	ldr	r3, [pc, #64]	; (8000ae8 <at_RISE_set+0x68>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	2000      	movs	r0, #0
 8000aac:	f00c fa92 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000ab0:	2307      	movs	r3, #7
 8000ab2:	9301      	str	r3, [sp, #4]
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	9300      	str	r3, [sp, #0]
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <at_RISE_set+0x6c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	2100      	movs	r1, #0
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f00c fa88 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	e009      	b.n	8000adc <at_RISE_set+0x5c>
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	f003 0307 	and.w	r3, r3, #7
 8000ace:	b2d9      	uxtb	r1, r3
 8000ad0:	4a07      	ldr	r2, [pc, #28]	; (8000af0 <at_RISE_set+0x70>)
 8000ad2:	78d3      	ldrb	r3, [r2, #3]
 8000ad4:	f361 0302 	bfi	r3, r1, #0, #3
 8000ad8:	70d3      	strb	r3, [r2, #3]
 8000ada:	2300      	movs	r3, #0
 8000adc:	4618      	mov	r0, r3
 8000ade:	3710      	adds	r7, #16
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	0800f190 	.word	0x0800f190
 8000ae8:	0800f1c4 	.word	0x0800f1c4
 8000aec:	0800f198 	.word	0x0800f198
 8000af0:	200000a8 	.word	0x200000a8

08000af4 <at_RISE_get>:
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af02      	add	r7, sp, #8
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <at_RISE_get+0x2c>)
 8000afe:	78db      	ldrb	r3, [r3, #3]
 8000b00:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	9300      	str	r3, [sp, #0]
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <at_RISE_get+0x30>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f00c fa60 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000b14:	2300      	movs	r3, #0
 8000b16:	4618      	mov	r0, r3
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	200000a8 	.word	0x200000a8
 8000b24:	0800f0d0 	.word	0x0800f0d0

08000b28 <at_BR_set>:
AT_PROVIDE_GETSET(BR,        RegFskParam.br,       DEMO_FSK_PARAM_BR_MIN,       DEMO_FSK_PARAM_BR_MAX)
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	f107 0308 	add.w	r3, r7, #8
 8000b34:	461a      	mov	r2, r3
 8000b36:	4917      	ldr	r1, [pc, #92]	; (8000b94 <at_BR_set+0x6c>)
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f00d fdd5 	bl	800e6e8 <tiny_sscanf>
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d105      	bne.n	8000b52 <at_BR_set+0x2a>
 8000b46:	68bb      	ldr	r3, [r7, #8]
 8000b48:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 8000b4c:	4a12      	ldr	r2, [pc, #72]	; (8000b98 <at_BR_set+0x70>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d912      	bls.n	8000b78 <at_BR_set+0x50>
 8000b52:	4b12      	ldr	r3, [pc, #72]	; (8000b9c <at_BR_set+0x74>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	2100      	movs	r1, #0
 8000b58:	2000      	movs	r0, #0
 8000b5a:	f00c fa3b 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000b5e:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <at_BR_set+0x78>)
 8000b60:	9301      	str	r3, [sp, #4]
 8000b62:	f44f 7316 	mov.w	r3, #600	; 0x258
 8000b66:	9300      	str	r3, [sp, #0]
 8000b68:	4b0e      	ldr	r3, [pc, #56]	; (8000ba4 <at_BR_set+0x7c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	2000      	movs	r0, #0
 8000b70:	f00c fa30 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000b74:	2302      	movs	r3, #2
 8000b76:	e008      	b.n	8000b8a <at_BR_set+0x62>
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8000b7e:	4a0a      	ldr	r2, [pc, #40]	; (8000ba8 <at_BR_set+0x80>)
 8000b80:	6813      	ldr	r3, [r2, #0]
 8000b82:	f361 0317 	bfi	r3, r1, #0, #24
 8000b86:	6013      	str	r3, [r2, #0]
 8000b88:	2300      	movs	r3, #0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3710      	adds	r7, #16
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	0800f190 	.word	0x0800f190
 8000b98:	00049188 	.word	0x00049188
 8000b9c:	0800f1cc 	.word	0x0800f1cc
 8000ba0:	000493e0 	.word	0x000493e0
 8000ba4:	0800f198 	.word	0x0800f198
 8000ba8:	200000a8 	.word	0x200000a8

08000bac <at_BR_get>:
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af02      	add	r7, sp, #8
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <at_BR_get+0x28>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f3c3 0317 	ubfx	r3, r3, #0, #24
 8000bbc:	9300      	str	r3, [sp, #0]
 8000bbe:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <at_BR_get+0x2c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f00c fa05 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000bca:	2300      	movs	r3, #0
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	200000a8 	.word	0x200000a8
 8000bd8:	0800f0d0 	.word	0x0800f0d0

08000bdc <at_FDEV_set>:
AT_PROVIDE_GETSET(FDEV,      RegFskParam.fdev,     DEMO_FSK_PARAM_FDEV_MIN,     DEMO_FSK_PARAM_FDEV_MAX)
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af02      	add	r7, sp, #8
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	f107 0308 	add.w	r3, r7, #8
 8000be8:	461a      	mov	r2, r3
 8000bea:	4915      	ldr	r1, [pc, #84]	; (8000c40 <at_FDEV_set+0x64>)
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	f00d fd7b 	bl	800e6e8 <tiny_sscanf>
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d103      	bne.n	8000c02 <at_FDEV_set+0x26>
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	4a11      	ldr	r2, [pc, #68]	; (8000c44 <at_FDEV_set+0x68>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d911      	bls.n	8000c26 <at_FDEV_set+0x4a>
 8000c02:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <at_FDEV_set+0x6c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	2100      	movs	r1, #0
 8000c08:	2000      	movs	r0, #0
 8000c0a:	f00c f9e3 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000c0e:	4b0d      	ldr	r3, [pc, #52]	; (8000c44 <at_FDEV_set+0x68>)
 8000c10:	9301      	str	r3, [sp, #4]
 8000c12:	2300      	movs	r3, #0
 8000c14:	9300      	str	r3, [sp, #0]
 8000c16:	4b0d      	ldr	r3, [pc, #52]	; (8000c4c <at_FDEV_set+0x70>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f00c f9d9 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000c22:	2302      	movs	r3, #2
 8000c24:	e008      	b.n	8000c38 <at_FDEV_set+0x5c>
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8000c2c:	4a08      	ldr	r2, [pc, #32]	; (8000c50 <at_FDEV_set+0x74>)
 8000c2e:	6853      	ldr	r3, [r2, #4]
 8000c30:	f361 0317 	bfi	r3, r1, #0, #24
 8000c34:	6053      	str	r3, [r2, #4]
 8000c36:	2300      	movs	r3, #0
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3710      	adds	r7, #16
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	0800f190 	.word	0x0800f190
 8000c44:	000493e0 	.word	0x000493e0
 8000c48:	0800f1d0 	.word	0x0800f1d0
 8000c4c:	0800f198 	.word	0x0800f198
 8000c50:	200000a8 	.word	0x200000a8

08000c54 <at_FDEV_get>:
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af02      	add	r7, sp, #8
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	4b07      	ldr	r3, [pc, #28]	; (8000c7c <at_FDEV_get+0x28>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	f3c3 0317 	ubfx	r3, r3, #0, #24
 8000c64:	9300      	str	r3, [sp, #0]
 8000c66:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <at_FDEV_get+0x2c>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f00c f9b1 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000c72:	2300      	movs	r3, #0
 8000c74:	4618      	mov	r0, r3
 8000c76:	3708      	adds	r7, #8
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	200000a8 	.word	0x200000a8
 8000c80:	0800f0d0 	.word	0x0800f0d0

08000c84 <at_BT_set>:
AT_PROVIDE_GETSET(BT,        RegFskParam.bt,       DEMO_FSK_PARAM_BT_MIN,       DEMO_FSK_PARAM_BT_MAX)
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af02      	add	r7, sp, #8
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	f107 0308 	add.w	r3, r7, #8
 8000c90:	461a      	mov	r2, r3
 8000c92:	4915      	ldr	r1, [pc, #84]	; (8000ce8 <at_BT_set+0x64>)
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f00d fd27 	bl	800e6e8 <tiny_sscanf>
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d102      	bne.n	8000ca8 <at_BT_set+0x24>
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	2b04      	cmp	r3, #4
 8000ca6:	d911      	bls.n	8000ccc <at_BT_set+0x48>
 8000ca8:	4b10      	ldr	r3, [pc, #64]	; (8000cec <at_BT_set+0x68>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	2100      	movs	r1, #0
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f00c f990 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000cb4:	2304      	movs	r3, #4
 8000cb6:	9301      	str	r3, [sp, #4]
 8000cb8:	2300      	movs	r3, #0
 8000cba:	9300      	str	r3, [sp, #0]
 8000cbc:	4b0c      	ldr	r3, [pc, #48]	; (8000cf0 <at_BT_set+0x6c>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	2000      	movs	r0, #0
 8000cc4:	f00c f986 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000cc8:	2302      	movs	r3, #2
 8000cca:	e009      	b.n	8000ce0 <at_BT_set+0x5c>
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	f003 0307 	and.w	r3, r3, #7
 8000cd2:	b2d9      	uxtb	r1, r3
 8000cd4:	4a07      	ldr	r2, [pc, #28]	; (8000cf4 <at_BT_set+0x70>)
 8000cd6:	79d3      	ldrb	r3, [r2, #7]
 8000cd8:	f361 0302 	bfi	r3, r1, #0, #3
 8000cdc:	71d3      	strb	r3, [r2, #7]
 8000cde:	2300      	movs	r3, #0
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	0800f190 	.word	0x0800f190
 8000cec:	0800f1d8 	.word	0x0800f1d8
 8000cf0:	0800f198 	.word	0x0800f198
 8000cf4:	200000a8 	.word	0x200000a8

08000cf8 <at_BT_get>:
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af02      	add	r7, sp, #8
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <at_BT_get+0x2c>)
 8000d02:	79db      	ldrb	r3, [r3, #7]
 8000d04:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <at_BT_get+0x30>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2100      	movs	r1, #0
 8000d12:	2000      	movs	r0, #0
 8000d14:	f00c f95e 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000d18:	2300      	movs	r3, #0
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	200000a8 	.word	0x200000a8
 8000d28:	0800f0d0 	.word	0x0800f0d0

08000d2c <at_REGION_set>:

AT_PROVIDE_GETSET(REGION,    RegRegion,            0,                           255)
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af02      	add	r7, sp, #8
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	f107 0308 	add.w	r3, r7, #8
 8000d38:	461a      	mov	r2, r3
 8000d3a:	4912      	ldr	r1, [pc, #72]	; (8000d84 <at_REGION_set+0x58>)
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f00d fcd3 	bl	800e6e8 <tiny_sscanf>
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d102      	bne.n	8000d50 <at_REGION_set+0x24>
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	2bff      	cmp	r3, #255	; 0xff
 8000d4e:	d911      	bls.n	8000d74 <at_REGION_set+0x48>
 8000d50:	4b0d      	ldr	r3, [pc, #52]	; (8000d88 <at_REGION_set+0x5c>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	2100      	movs	r1, #0
 8000d56:	2000      	movs	r0, #0
 8000d58:	f00c f93c 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000d5c:	23ff      	movs	r3, #255	; 0xff
 8000d5e:	9301      	str	r3, [sp, #4]
 8000d60:	2300      	movs	r3, #0
 8000d62:	9300      	str	r3, [sp, #0]
 8000d64:	4b09      	ldr	r3, [pc, #36]	; (8000d8c <at_REGION_set+0x60>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	2100      	movs	r1, #0
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	f00c f932 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000d70:	2302      	movs	r3, #2
 8000d72:	e003      	b.n	8000d7c <at_REGION_set+0x50>
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	4a06      	ldr	r2, [pc, #24]	; (8000d90 <at_REGION_set+0x64>)
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3710      	adds	r7, #16
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	0800f190 	.word	0x0800f190
 8000d88:	0800f1dc 	.word	0x0800f1dc
 8000d8c:	0800f198 	.word	0x0800f198
 8000d90:	200000b0 	.word	0x200000b0

08000d94 <at_REGION_get>:
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af02      	add	r7, sp, #8
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <at_REGION_get+0x24>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	9300      	str	r3, [sp, #0]
 8000da2:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <at_REGION_get+0x28>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	2100      	movs	r1, #0
 8000da8:	2000      	movs	r0, #0
 8000daa:	f00c f913 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000dae:	2300      	movs	r3, #0
 8000db0:	4618      	mov	r0, r3
 8000db2:	3708      	adds	r7, #8
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	200000b0 	.word	0x200000b0
 8000dbc:	0800f0d0 	.word	0x0800f0d0

08000dc0 <at_SUBREGION_set>:
AT_PROVIDE_GETSET(SUBREGION, RegSubregion,         0,                           255)
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af02      	add	r7, sp, #8
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	f107 0308 	add.w	r3, r7, #8
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4912      	ldr	r1, [pc, #72]	; (8000e18 <at_SUBREGION_set+0x58>)
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	f00d fc89 	bl	800e6e8 <tiny_sscanf>
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d102      	bne.n	8000de4 <at_SUBREGION_set+0x24>
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	2bff      	cmp	r3, #255	; 0xff
 8000de2:	d911      	bls.n	8000e08 <at_SUBREGION_set+0x48>
 8000de4:	4b0d      	ldr	r3, [pc, #52]	; (8000e1c <at_SUBREGION_set+0x5c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	2100      	movs	r1, #0
 8000dea:	2000      	movs	r0, #0
 8000dec:	f00c f8f2 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000df0:	23ff      	movs	r3, #255	; 0xff
 8000df2:	9301      	str	r3, [sp, #4]
 8000df4:	2300      	movs	r3, #0
 8000df6:	9300      	str	r3, [sp, #0]
 8000df8:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <at_SUBREGION_set+0x60>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	2000      	movs	r0, #0
 8000e00:	f00c f8e8 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000e04:	2302      	movs	r3, #2
 8000e06:	e003      	b.n	8000e10 <at_SUBREGION_set+0x50>
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	4a06      	ldr	r2, [pc, #24]	; (8000e24 <at_SUBREGION_set+0x64>)
 8000e0c:	6013      	str	r3, [r2, #0]
 8000e0e:	2300      	movs	r3, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	0800f190 	.word	0x0800f190
 8000e1c:	0800f1e4 	.word	0x0800f1e4
 8000e20:	0800f198 	.word	0x0800f198
 8000e24:	200000b4 	.word	0x200000b4

08000e28 <at_SUBREGION_get>:
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af02      	add	r7, sp, #8
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <at_SUBREGION_get+0x24>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	9300      	str	r3, [sp, #0]
 8000e36:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <at_SUBREGION_get+0x28>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f00c f8c9 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000e42:	2300      	movs	r3, #0
 8000e44:	4618      	mov	r0, r3
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	200000b4 	.word	0x200000b4
 8000e50:	0800f0d0 	.word	0x0800f0d0

08000e54 <at_beacon_get>:
 * @brief Start or stop sending beacons.
 * @param param parameters of AT command
 * @return one of ATEerror_t
 */
ATEerror_t at_beacon_get(const char *param)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  if(CONC_IsEnabled() == true)
 8000e5c:	f000 ffd2 	bl	8001e04 <CONC_IsEnabled>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d006      	beq.n	8000e74 <at_beacon_get+0x20>
  {
    AT_PRINTF("1\r\n");
 8000e66:	4b09      	ldr	r3, [pc, #36]	; (8000e8c <at_beacon_get+0x38>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f00c f8b1 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8000e72:	e005      	b.n	8000e80 <at_beacon_get+0x2c>
  }
  else
  {
    AT_PRINTF("0\r\n");
 8000e74:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <at_beacon_get+0x3c>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	2100      	movs	r1, #0
 8000e7a:	2000      	movs	r0, #0
 8000e7c:	f00c f8aa 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
  }
  return AT_OK;
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	0800f1f0 	.word	0x0800f1f0
 8000e90:	0800f1f4 	.word	0x0800f1f4

08000e94 <at_beacon_set>:
 * @brief Start or stop sending beacons.
 * @param param
 * @return one of ATEerror_t
 */
ATEerror_t at_beacon_set(const char *param)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  int ret;

  if(param[0] == '\0')
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d101      	bne.n	8000ea8 <at_beacon_set+0x14>
  {
    return AT_PARAM_ERROR;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	e046      	b.n	8000f36 <at_beacon_set+0xa2>
  }
  else if(param[0] == '0')
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b30      	cmp	r3, #48	; 0x30
 8000eae:	d103      	bne.n	8000eb8 <at_beacon_set+0x24>
  {
    CONC_StopBeacon();
 8000eb0:	f000 ff88 	bl	8001dc4 <CONC_StopBeacon>
    return AT_OK;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	e03e      	b.n	8000f36 <at_beacon_set+0xa2>
  }
  else if(param[0] == '1')
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b31      	cmp	r3, #49	; 0x31
 8000ebe:	d133      	bne.n	8000f28 <at_beacon_set+0x94>
  {
    ret = CONC_StartBeacon(RegRegion, RegSubregion);  /*Enable transmitting beacons*/
 8000ec0:	4b1f      	ldr	r3, [pc, #124]	; (8000f40 <at_beacon_set+0xac>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a1f      	ldr	r2, [pc, #124]	; (8000f44 <at_beacon_set+0xb0>)
 8000ec6:	6812      	ldr	r2, [r2, #0]
 8000ec8:	4611      	mov	r1, r2
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 fe70 	bl	8001bb0 <CONC_StartBeacon>
 8000ed0:	60f8      	str	r0, [r7, #12]
    switch(ret)
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	d825      	bhi.n	8000f24 <at_beacon_set+0x90>
 8000ed8:	a201      	add	r2, pc, #4	; (adr r2, 8000ee0 <at_beacon_set+0x4c>)
 8000eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ede:	bf00      	nop
 8000ee0:	08000ef1 	.word	0x08000ef1
 8000ee4:	08000ef5 	.word	0x08000ef5
 8000ee8:	08000f05 	.word	0x08000f05
 8000eec:	08000f15 	.word	0x08000f15
    {
      case 0:
        return AT_OK;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	e020      	b.n	8000f36 <at_beacon_set+0xa2>
      case 1:
        AT_PRINTF("Beacon is already enabled!");
 8000ef4:	4b14      	ldr	r3, [pc, #80]	; (8000f48 <at_beacon_set+0xb4>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2100      	movs	r1, #0
 8000efa:	2000      	movs	r0, #0
 8000efc:	f00c f86a 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
        return AT_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	e018      	b.n	8000f36 <at_beacon_set+0xa2>
      case 2:
        AT_PRINTF("Wrong region number!");
 8000f04:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <at_beacon_set+0xb8>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	2100      	movs	r1, #0
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f00c f862 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
        return AT_PARAM_ERROR;
 8000f10:	2302      	movs	r3, #2
 8000f12:	e010      	b.n	8000f36 <at_beacon_set+0xa2>
      case 3:
        AT_PRINTF("Wrong subregion number for region given!");
 8000f14:	4b0e      	ldr	r3, [pc, #56]	; (8000f50 <at_beacon_set+0xbc>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	2100      	movs	r1, #0
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f00c f85a 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
        return AT_PARAM_ERROR;
 8000f20:	2302      	movs	r3, #2
 8000f22:	e008      	b.n	8000f36 <at_beacon_set+0xa2>
      default:
        return AT_ERROR;
 8000f24:	2301      	movs	r3, #1
 8000f26:	e006      	b.n	8000f36 <at_beacon_set+0xa2>
    }
  }
  else
  {
    AT_PRINTF("Value can be only 0 or 1!");
 8000f28:	4b0a      	ldr	r3, [pc, #40]	; (8000f54 <at_beacon_set+0xc0>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f00c f850 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 8000f34:	2302      	movs	r3, #2
  }
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	200000b0 	.word	0x200000b0
 8000f44:	200000b4 	.word	0x200000b4
 8000f48:	0800f1f8 	.word	0x0800f1f8
 8000f4c:	0800f214 	.word	0x0800f214
 8000f50:	0800f22c 	.word	0x0800f22c
 8000f54:	0800f258 	.word	0x0800f258

08000f58 <at_beacon_run>:
 * @brief Start or stop sending beacons.
 * @param param
 * @return one of ATEerror_t
 */
ATEerror_t at_beacon_run(const char *param)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  return at_beacon_set("1");
 8000f60:	4803      	ldr	r0, [pc, #12]	; (8000f70 <at_beacon_run+0x18>)
 8000f62:	f7ff ff97 	bl	8000e94 <at_beacon_set>
 8000f66:	4603      	mov	r3, r0
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	0800f274 	.word	0x0800f274

08000f74 <at_mod_helper>:
 * @param param parameters of AT command
 * @param test_only if true, only respond and do not use the modulation
 * @return one of ATEerror_t
 */
ATEerror_t at_mod_helper(bool lora, const char *param, bool test_only)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	71fb      	strb	r3, [r7, #7]
 8000f80:	4613      	mov	r3, r2
 8000f82:	71bb      	strb	r3, [r7, #6]
  uint32_t eui;
  CONC_SetModReturn_t ret2;
  int ret1;


  if(CONC_IsEnabled() == false)
 8000f84:	f000 ff3e 	bl	8001e04 <CONC_IsEnabled>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	f083 0301 	eor.w	r3, r3, #1
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d007      	beq.n	8000fa4 <at_mod_helper+0x30>
  {
    AT_PRINTF("Beacon is not on!");
 8000f94:	4b33      	ldr	r3, [pc, #204]	; (8001064 <at_mod_helper+0xf0>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	2100      	movs	r1, #0
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f00c f81a 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	e05a      	b.n	800105a <at_mod_helper+0xe6>
  }

  if(test_only == false)
 8000fa4:	79bb      	ldrb	r3, [r7, #6]
 8000fa6:	f083 0301 	eor.w	r3, r3, #1
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d012      	beq.n	8000fd6 <at_mod_helper+0x62>
  {
    ret1 = tiny_sscanf(param, "0x%x", &eui);
 8000fb0:	f107 030c 	add.w	r3, r7, #12
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	492c      	ldr	r1, [pc, #176]	; (8001068 <at_mod_helper+0xf4>)
 8000fb8:	6838      	ldr	r0, [r7, #0]
 8000fba:	f00d fb95 	bl	800e6e8 <tiny_sscanf>
 8000fbe:	6138      	str	r0, [r7, #16]
    if(ret1 != 1)
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d009      	beq.n	8000fda <at_mod_helper+0x66>
    {
        AT_PRINTF("EUI was not understood! (use AT+MOD_XXX=0xabcd1234)");
 8000fc6:	4b29      	ldr	r3, [pc, #164]	; (800106c <at_mod_helper+0xf8>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f00c f801 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
        return AT_PARAM_ERROR;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	e041      	b.n	800105a <at_mod_helper+0xe6>
    }
  }
  else
  {
    eui = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
  }

  if(lora)
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d008      	beq.n	8000ff2 <at_mod_helper+0x7e>
  {
    ret2 = CONC_SetModLora(eui, &RegLoraParam, test_only);     /*Change or test the mode*/
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	79ba      	ldrb	r2, [r7, #6]
 8000fe4:	4922      	ldr	r1, [pc, #136]	; (8001070 <at_mod_helper+0xfc>)
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 ff18 	bl	8001e1c <CONC_SetModLora>
 8000fec:	4603      	mov	r3, r0
 8000fee:	75fb      	strb	r3, [r7, #23]
 8000ff0:	e007      	b.n	8001002 <at_mod_helper+0x8e>
  }
  else
  {
    ret2 = CONC_SetModFSK(eui, &RegFskParam, test_only);     /*Change or test the mode*/
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	79ba      	ldrb	r2, [r7, #6]
 8000ff6:	491f      	ldr	r1, [pc, #124]	; (8001074 <at_mod_helper+0x100>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f000 ffe3 	bl	8001fc4 <CONC_SetModFSK>
 8000ffe:	4603      	mov	r3, r0
 8001000:	75fb      	strb	r3, [r7, #23]
  }

  switch(ret2)
 8001002:	7dfb      	ldrb	r3, [r7, #23]
 8001004:	2b04      	cmp	r3, #4
 8001006:	d827      	bhi.n	8001058 <at_mod_helper+0xe4>
 8001008:	a201      	add	r2, pc, #4	; (adr r2, 8001010 <at_mod_helper+0x9c>)
 800100a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800100e:	bf00      	nop
 8001010:	08001025 	.word	0x08001025
 8001014:	08001059 	.word	0x08001059
 8001018:	08001029 	.word	0x08001029
 800101c:	08001039 	.word	0x08001039
 8001020:	08001049 	.word	0x08001049
  {
    case CONC_SETMOD_Ok:
      return AT_OK;
 8001024:	2300      	movs	r3, #0
 8001026:	e018      	b.n	800105a <at_mod_helper+0xe6>
    case CONC_SETMOD_EuiWrong:
      AT_PRINTF("This EUI is not connected!");
 8001028:	4b13      	ldr	r3, [pc, #76]	; (8001078 <at_mod_helper+0x104>)
 800102a:	2200      	movs	r2, #0
 800102c:	2100      	movs	r1, #0
 800102e:	2000      	movs	r0, #0
 8001030:	f00b ffd0 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
      return AT_EUI_NOT_CONNECTED;
 8001034:	2306      	movs	r3, #6
 8001036:	e010      	b.n	800105a <at_mod_helper+0xe6>
    case CONC_SETMOD_ModNotAllowed:
      AT_PRINTF("This modulation is not allowed in this region!");
 8001038:	4b10      	ldr	r3, [pc, #64]	; (800107c <at_mod_helper+0x108>)
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	2000      	movs	r0, #0
 8001040:	f00b ffc8 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
      return AT_MOD_NOT_ALLOWED;
 8001044:	2305      	movs	r3, #5
 8001046:	e008      	b.n	800105a <at_mod_helper+0xe6>
    case CONC_SETMOD_ModWrong:
      AT_PRINTF("This modulation doesn't work!");
 8001048:	4b0d      	ldr	r3, [pc, #52]	; (8001080 <at_mod_helper+0x10c>)
 800104a:	2200      	movs	r2, #0
 800104c:	2100      	movs	r1, #0
 800104e:	2000      	movs	r0, #0
 8001050:	f00b ffc0 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
      return AT_MOD_NOT_ALLOWED;
 8001054:	2305      	movs	r3, #5
 8001056:	e000      	b.n	800105a <at_mod_helper+0xe6>
    default:
      return AT_ERROR;
 8001058:	2301      	movs	r3, #1
  }
}
 800105a:	4618      	mov	r0, r3
 800105c:	3718      	adds	r7, #24
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	0800f278 	.word	0x0800f278
 8001068:	0800f28c 	.word	0x0800f28c
 800106c:	0800f294 	.word	0x0800f294
 8001070:	200000a4 	.word	0x200000a4
 8001074:	200000a8 	.word	0x200000a8
 8001078:	0800f2c8 	.word	0x0800f2c8
 800107c:	0800f2e4 	.word	0x0800f2e4
 8001080:	0800f314 	.word	0x0800f314

08001084 <at_mod_lora>:
 * @brief Set modulation to LoRa.
 * @param param parameters of AT command
 * @return one of ATEerror_t
 */
ATEerror_t at_mod_lora(const char *param)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  return at_mod_helper(1, param, 0);
 800108c:	2200      	movs	r2, #0
 800108e:	6879      	ldr	r1, [r7, #4]
 8001090:	2001      	movs	r0, #1
 8001092:	f7ff ff6f 	bl	8000f74 <at_mod_helper>
 8001096:	4603      	mov	r3, r0
}
 8001098:	4618      	mov	r0, r3
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <at_mod_fsk>:
 * @brief Set modulation to FSK.
 * @param param parameters of AT command
 * @return one of ATEerror_t
 */
ATEerror_t at_mod_fsk(const char *param)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  return at_mod_helper(0, param, 0);
 80010a8:	2200      	movs	r2, #0
 80010aa:	6879      	ldr	r1, [r7, #4]
 80010ac:	2000      	movs	r0, #0
 80010ae:	f7ff ff61 	bl	8000f74 <at_mod_helper>
 80010b2:	4603      	mov	r3, r0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <at_mod_test_lora>:
 * @brief Test LoRa modulation.
 * @param param parameters of AT command
 * @return one of ATEerror_t
 */
ATEerror_t at_mod_test_lora(const char *param)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  return at_mod_helper(1, param, 1);
 80010c4:	2201      	movs	r2, #1
 80010c6:	6879      	ldr	r1, [r7, #4]
 80010c8:	2001      	movs	r0, #1
 80010ca:	f7ff ff53 	bl	8000f74 <at_mod_helper>
 80010ce:	4603      	mov	r3, r0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <at_mod_test_fsk>:
 * @brief Test FSK modulation.
 * @param param parameters of AT command
 * @return one of ATEerror_t
 */
ATEerror_t at_mod_test_fsk(const char *param)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  return at_mod_helper(0, param, 1);
 80010e0:	2201      	movs	r2, #1
 80010e2:	6879      	ldr	r1, [r7, #4]
 80010e4:	2000      	movs	r0, #0
 80010e6:	f7ff ff45 	bl	8000f74 <at_mod_helper>
 80010ea:	4603      	mov	r3, r0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <CMD_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void CMD_Init(void (*CmdProcessNotify)(void))
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  at_init();    /*Preset AT registers to defaults*/
 80010fc:	f7ff fa30 	bl	8000560 <at_init>

  UTIL_ADV_TRACE_StartRxProcess(CMD_GetChar);
 8001100:	480d      	ldr	r0, [pc, #52]	; (8001138 <CMD_Init+0x44>)
 8001102:	f00b ff57 	bl	800cfb4 <UTIL_ADV_TRACE_StartRxProcess>
  if (CmdProcessNotify != NULL)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d002      	beq.n	8001112 <CMD_Init+0x1e>
  {
    NotifyCb = CmdProcessNotify;
 800110c:	4a0b      	ldr	r2, [pc, #44]	; (800113c <CMD_Init+0x48>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6013      	str	r3, [r2, #0]
  }
  widx = 0;
 8001112:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <CMD_Init+0x4c>)
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
  ridx = 0;
 8001118:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <CMD_Init+0x50>)
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
  charCount = 0;
 800111e:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <CMD_Init+0x54>)
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
  i = 0;
 8001124:	4b09      	ldr	r3, [pc, #36]	; (800114c <CMD_Init+0x58>)
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
  circBuffOverflow = 0;
 800112a:	4b09      	ldr	r3, [pc, #36]	; (8001150 <CMD_Init+0x5c>)
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	080013f9 	.word	0x080013f9
 800113c:	200002f0 	.word	0x200002f0
 8001140:	200002e0 	.word	0x200002e0
 8001144:	200002e4 	.word	0x200002e4
 8001148:	200002e8 	.word	0x200002e8
 800114c:	200002dc 	.word	0x200002dc
 8001150:	200002ec 	.word	0x200002ec

08001154 <CMD_Process>:

void CMD_Process(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b090      	sub	sp, #64	; 0x40
 8001158:	af00      	add	r7, sp, #0
  /* Process all commands */
  if (circBuffOverflow == 1)
 800115a:	4b6b      	ldr	r3, [pc, #428]	; (8001308 <CMD_Process+0x1b4>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2b01      	cmp	r3, #1
 8001160:	f040 80c7 	bne.w	80012f2 <CMD_Process+0x19e>
  {
    com_error(AT_TEST_PARAM_OVERFLOW);
 8001164:	2003      	movs	r0, #3
 8001166:	f000 fa47 	bl	80015f8 <com_error>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800116a:	f3ef 8310 	mrs	r3, PRIMASK
 800116e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8001170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /*Full flush in case of overflow */
    UTILS_ENTER_CRITICAL_SECTION();
 8001172:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 8001174:	b672      	cpsid	i
}
 8001176:	bf00      	nop
    ridx = widx;
 8001178:	4b64      	ldr	r3, [pc, #400]	; (800130c <CMD_Process+0x1b8>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a64      	ldr	r2, [pc, #400]	; (8001310 <CMD_Process+0x1bc>)
 800117e:	6013      	str	r3, [r2, #0]
    charCount = 0;
 8001180:	4b64      	ldr	r3, [pc, #400]	; (8001314 <CMD_Process+0x1c0>)
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
    circBuffOverflow = 0;
 8001186:	4b60      	ldr	r3, [pc, #384]	; (8001308 <CMD_Process+0x1b4>)
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800118e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001192:	f383 8810 	msr	PRIMASK, r3
}
 8001196:	bf00      	nop
    UTILS_EXIT_CRITICAL_SECTION();
    i = 0;
 8001198:	4b5f      	ldr	r3, [pc, #380]	; (8001318 <CMD_Process+0x1c4>)
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
  }

  while (charCount != 0)
 800119e:	e0a8      	b.n	80012f2 <CMD_Process+0x19e>
  {
#if 0 /* echo On    */
    APP_PRINTF("%c", circBuffer[ridx]);
#endif

    if (circBuffer[ridx] == AT_ERROR_RX_CHAR)
 80011a0:	4b5b      	ldr	r3, [pc, #364]	; (8001310 <CMD_Process+0x1bc>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a5d      	ldr	r2, [pc, #372]	; (800131c <CMD_Process+0x1c8>)
 80011a6:	5cd3      	ldrb	r3, [r2, r3]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d124      	bne.n	80011f6 <CMD_Process+0xa2>
    {
      ridx++;
 80011ac:	4b58      	ldr	r3, [pc, #352]	; (8001310 <CMD_Process+0x1bc>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	4a57      	ldr	r2, [pc, #348]	; (8001310 <CMD_Process+0x1bc>)
 80011b4:	6013      	str	r3, [r2, #0]
      if (ridx == CIRC_BUFF_SIZE)
 80011b6:	4b56      	ldr	r3, [pc, #344]	; (8001310 <CMD_Process+0x1bc>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2b08      	cmp	r3, #8
 80011bc:	d102      	bne.n	80011c4 <CMD_Process+0x70>
      {
        ridx = 0;
 80011be:	4b54      	ldr	r3, [pc, #336]	; (8001310 <CMD_Process+0x1bc>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80011c4:	f3ef 8310 	mrs	r3, PRIMASK
 80011c8:	61fb      	str	r3, [r7, #28]
  return(result);
 80011ca:	69fb      	ldr	r3, [r7, #28]
      }
      UTILS_ENTER_CRITICAL_SECTION();
 80011cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 80011ce:	b672      	cpsid	i
}
 80011d0:	bf00      	nop
      charCount--;
 80011d2:	4b50      	ldr	r3, [pc, #320]	; (8001314 <CMD_Process+0x1c0>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	3b01      	subs	r3, #1
 80011d8:	4a4e      	ldr	r2, [pc, #312]	; (8001314 <CMD_Process+0x1c0>)
 80011da:	6013      	str	r3, [r2, #0]
 80011dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011e0:	6a3b      	ldr	r3, [r7, #32]
 80011e2:	f383 8810 	msr	PRIMASK, r3
}
 80011e6:	bf00      	nop
      UTILS_EXIT_CRITICAL_SECTION();
      com_error(AT_RX_ERROR);
 80011e8:	2004      	movs	r0, #4
 80011ea:	f000 fa05 	bl	80015f8 <com_error>
      i = 0;
 80011ee:	4b4a      	ldr	r3, [pc, #296]	; (8001318 <CMD_Process+0x1c4>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	e07d      	b.n	80012f2 <CMD_Process+0x19e>
    }
    else if ((circBuffer[ridx] == '\r') || (circBuffer[ridx] == '\n'))
 80011f6:	4b46      	ldr	r3, [pc, #280]	; (8001310 <CMD_Process+0x1bc>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a48      	ldr	r2, [pc, #288]	; (800131c <CMD_Process+0x1c8>)
 80011fc:	5cd3      	ldrb	r3, [r2, r3]
 80011fe:	2b0d      	cmp	r3, #13
 8001200:	d005      	beq.n	800120e <CMD_Process+0xba>
 8001202:	4b43      	ldr	r3, [pc, #268]	; (8001310 <CMD_Process+0x1bc>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a45      	ldr	r2, [pc, #276]	; (800131c <CMD_Process+0x1c8>)
 8001208:	5cd3      	ldrb	r3, [r2, r3]
 800120a:	2b0a      	cmp	r3, #10
 800120c:	d13d      	bne.n	800128a <CMD_Process+0x136>
    {
      ridx++;
 800120e:	4b40      	ldr	r3, [pc, #256]	; (8001310 <CMD_Process+0x1bc>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	3301      	adds	r3, #1
 8001214:	4a3e      	ldr	r2, [pc, #248]	; (8001310 <CMD_Process+0x1bc>)
 8001216:	6013      	str	r3, [r2, #0]
      if (ridx == CIRC_BUFF_SIZE)
 8001218:	4b3d      	ldr	r3, [pc, #244]	; (8001310 <CMD_Process+0x1bc>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2b08      	cmp	r3, #8
 800121e:	d102      	bne.n	8001226 <CMD_Process+0xd2>
      {
        ridx = 0;
 8001220:	4b3b      	ldr	r3, [pc, #236]	; (8001310 <CMD_Process+0x1bc>)
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001226:	f3ef 8310 	mrs	r3, PRIMASK
 800122a:	617b      	str	r3, [r7, #20]
  return(result);
 800122c:	697b      	ldr	r3, [r7, #20]
      }
      UTILS_ENTER_CRITICAL_SECTION();
 800122e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8001230:	b672      	cpsid	i
}
 8001232:	bf00      	nop
      charCount--;
 8001234:	4b37      	ldr	r3, [pc, #220]	; (8001314 <CMD_Process+0x1c0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	3b01      	subs	r3, #1
 800123a:	4a36      	ldr	r2, [pc, #216]	; (8001314 <CMD_Process+0x1c0>)
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001240:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	f383 8810 	msr	PRIMASK, r3
}
 8001248:	bf00      	nop
      UTILS_EXIT_CRITICAL_SECTION();

      if (i != 0)
 800124a:	4b33      	ldr	r3, [pc, #204]	; (8001318 <CMD_Process+0x1c4>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d04f      	beq.n	80012f2 <CMD_Process+0x19e>
      {
        command[i] = '\0';
 8001252:	4b31      	ldr	r3, [pc, #196]	; (8001318 <CMD_Process+0x1c4>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a32      	ldr	r2, [pc, #200]	; (8001320 <CMD_Process+0x1cc>)
 8001258:	2100      	movs	r1, #0
 800125a:	54d1      	strb	r1, [r2, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800125c:	f3ef 8310 	mrs	r3, PRIMASK
 8001260:	60fb      	str	r3, [r7, #12]
  return(result);
 8001262:	68fb      	ldr	r3, [r7, #12]
        UTILS_ENTER_CRITICAL_SECTION();
 8001264:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("cpsid i" : : : "memory");
 8001266:	b672      	cpsid	i
}
 8001268:	bf00      	nop
        CMD_ProcessBackSpace(command);
 800126a:	482d      	ldr	r0, [pc, #180]	; (8001320 <CMD_Process+0x1cc>)
 800126c:	f000 f85a 	bl	8001324 <CMD_ProcessBackSpace>
 8001270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001272:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	f383 8810 	msr	PRIMASK, r3
}
 800127a:	bf00      	nop
        UTILS_EXIT_CRITICAL_SECTION();
        parse_cmd(command);
 800127c:	4828      	ldr	r0, [pc, #160]	; (8001320 <CMD_Process+0x1cc>)
 800127e:	f000 f8fb 	bl	8001478 <parse_cmd>
        i = 0;
 8001282:	4b25      	ldr	r3, [pc, #148]	; (8001318 <CMD_Process+0x1c4>)
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
    {
 8001288:	e033      	b.n	80012f2 <CMD_Process+0x19e>
      }
    }
    else if (i == (CMD_SIZE - 1))
 800128a:	4b23      	ldr	r3, [pc, #140]	; (8001318 <CMD_Process+0x1c4>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f240 221b 	movw	r2, #539	; 0x21b
 8001292:	4293      	cmp	r3, r2
 8001294:	d106      	bne.n	80012a4 <CMD_Process+0x150>
    {
      i = 0;
 8001296:	4b20      	ldr	r3, [pc, #128]	; (8001318 <CMD_Process+0x1c4>)
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
      com_error(AT_TEST_PARAM_OVERFLOW);
 800129c:	2003      	movs	r0, #3
 800129e:	f000 f9ab 	bl	80015f8 <com_error>
 80012a2:	e026      	b.n	80012f2 <CMD_Process+0x19e>
    }
    else
    {
      command[i++] = circBuffer[ridx++];
 80012a4:	4b1a      	ldr	r3, [pc, #104]	; (8001310 <CMD_Process+0x1bc>)
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	1c53      	adds	r3, r2, #1
 80012aa:	4919      	ldr	r1, [pc, #100]	; (8001310 <CMD_Process+0x1bc>)
 80012ac:	600b      	str	r3, [r1, #0]
 80012ae:	4b1a      	ldr	r3, [pc, #104]	; (8001318 <CMD_Process+0x1c4>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	1c59      	adds	r1, r3, #1
 80012b4:	4818      	ldr	r0, [pc, #96]	; (8001318 <CMD_Process+0x1c4>)
 80012b6:	6001      	str	r1, [r0, #0]
 80012b8:	4918      	ldr	r1, [pc, #96]	; (800131c <CMD_Process+0x1c8>)
 80012ba:	5c89      	ldrb	r1, [r1, r2]
 80012bc:	4a18      	ldr	r2, [pc, #96]	; (8001320 <CMD_Process+0x1cc>)
 80012be:	54d1      	strb	r1, [r2, r3]
      if (ridx == CIRC_BUFF_SIZE)
 80012c0:	4b13      	ldr	r3, [pc, #76]	; (8001310 <CMD_Process+0x1bc>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b08      	cmp	r3, #8
 80012c6:	d102      	bne.n	80012ce <CMD_Process+0x17a>
      {
        ridx = 0;
 80012c8:	4b11      	ldr	r3, [pc, #68]	; (8001310 <CMD_Process+0x1bc>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012ce:	f3ef 8310 	mrs	r3, PRIMASK
 80012d2:	607b      	str	r3, [r7, #4]
  return(result);
 80012d4:	687b      	ldr	r3, [r7, #4]
      }
      UTILS_ENTER_CRITICAL_SECTION();
 80012d6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("cpsid i" : : : "memory");
 80012d8:	b672      	cpsid	i
}
 80012da:	bf00      	nop
      charCount--;
 80012dc:	4b0d      	ldr	r3, [pc, #52]	; (8001314 <CMD_Process+0x1c0>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	3b01      	subs	r3, #1
 80012e2:	4a0c      	ldr	r2, [pc, #48]	; (8001314 <CMD_Process+0x1c0>)
 80012e4:	6013      	str	r3, [r2, #0]
 80012e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012e8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	f383 8810 	msr	PRIMASK, r3
}
 80012f0:	bf00      	nop
  while (charCount != 0)
 80012f2:	4b08      	ldr	r3, [pc, #32]	; (8001314 <CMD_Process+0x1c0>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	f47f af52 	bne.w	80011a0 <CMD_Process+0x4c>
      UTILS_EXIT_CRITICAL_SECTION();
    }
  }
}
 80012fc:	bf00      	nop
 80012fe:	bf00      	nop
 8001300:	3740      	adds	r7, #64	; 0x40
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	200002ec 	.word	0x200002ec
 800130c:	200002e0 	.word	0x200002e0
 8001310:	200002e4 	.word	0x200002e4
 8001314:	200002e8 	.word	0x200002e8
 8001318:	200002dc 	.word	0x200002dc
 800131c:	200000b8 	.word	0x200000b8
 8001320:	200000c0 	.word	0x200000c0

08001324 <CMD_ProcessBackSpace>:
/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/

static int32_t CMD_ProcessBackSpace(char *cmd)
{
 8001324:	b480      	push	{r7}
 8001326:	b089      	sub	sp, #36	; 0x24
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
  uint32_t bs_cnt = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	61bb      	str	r3, [r7, #24]
  uint32_t cmd_len = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
  /*get command length and number of backspace*/
  while (cmd[cmd_len] != '\0')
 8001338:	e00b      	b.n	8001352 <CMD_ProcessBackSpace+0x2e>
  {
    if (cmd[cmd_len] == '\b')
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	4413      	add	r3, r2
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b08      	cmp	r3, #8
 8001344:	d102      	bne.n	800134c <CMD_ProcessBackSpace+0x28>
    {
      bs_cnt++;
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	3301      	adds	r3, #1
 800134a:	61bb      	str	r3, [r7, #24]
    }
    cmd_len++;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	3301      	adds	r3, #1
 8001350:	617b      	str	r3, [r7, #20]
  while (cmd[cmd_len] != '\0')
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	4413      	add	r3, r2
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1ed      	bne.n	800133a <CMD_ProcessBackSpace+0x16>
  }
  /*for every backspace, remove backspace and its preceding character*/
  for (i = 0; i < bs_cnt; i++)
 800135e:	2300      	movs	r3, #0
 8001360:	61fb      	str	r3, [r7, #28]
 8001362:	e03f      	b.n	80013e4 <CMD_ProcessBackSpace+0xc0>
  {
    int curs = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	613b      	str	r3, [r7, #16]
    int j = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]

    /*set cursor to backspace*/
    while (cmd[curs] != '\b')
 800136c:	e002      	b.n	8001374 <CMD_ProcessBackSpace+0x50>
    {
      curs++;
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	3301      	adds	r3, #1
 8001372:	613b      	str	r3, [r7, #16]
    while (cmd[curs] != '\b')
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b08      	cmp	r3, #8
 800137e:	d1f6      	bne.n	800136e <CMD_ProcessBackSpace+0x4a>
    }
    if (curs > 0)
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	2b00      	cmp	r3, #0
 8001384:	dd28      	ble.n	80013d8 <CMD_ProcessBackSpace+0xb4>
    {
      for (j = curs - 1; j < cmd_len - 2; j++)
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	3b01      	subs	r3, #1
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	e00b      	b.n	80013a6 <CMD_ProcessBackSpace+0x82>
      {
        cmd[j] = cmd[j + 2];
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	3302      	adds	r3, #2
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	441a      	add	r2, r3
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6879      	ldr	r1, [r7, #4]
 800139a:	440b      	add	r3, r1
 800139c:	7812      	ldrb	r2, [r2, #0]
 800139e:	701a      	strb	r2, [r3, #0]
      for (j = curs - 1; j < cmd_len - 2; j++)
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	3301      	adds	r3, #1
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	1e9a      	subs	r2, r3, #2
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d8ee      	bhi.n	800138e <CMD_ProcessBackSpace+0x6a>
      }
      cmd[j++] = '\0';
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	1c5a      	adds	r2, r3, #1
 80013b4:	60fa      	str	r2, [r7, #12]
 80013b6:	461a      	mov	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4413      	add	r3, r2
 80013bc:	2200      	movs	r2, #0
 80013be:	701a      	strb	r2, [r3, #0]
      cmd[j++] = '\0';
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	1c5a      	adds	r2, r3, #1
 80013c4:	60fa      	str	r2, [r7, #12]
 80013c6:	461a      	mov	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4413      	add	r3, r2
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
      cmd_len -= 2;
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	3b02      	subs	r3, #2
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	e002      	b.n	80013de <CMD_ProcessBackSpace+0xba>
    }
    else
    {
      return -1;
 80013d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013dc:	e007      	b.n	80013ee <CMD_ProcessBackSpace+0xca>
  for (i = 0; i < bs_cnt; i++)
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	3301      	adds	r3, #1
 80013e2:	61fb      	str	r3, [r7, #28]
 80013e4:	69fa      	ldr	r2, [r7, #28]
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d3bb      	bcc.n	8001364 <CMD_ProcessBackSpace+0x40>
    }
  }
  return 0;
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3724      	adds	r7, #36	; 0x24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr

080013f8 <CMD_GetChar>:

static void CMD_GetChar(uint8_t *rxChar, uint16_t size, uint8_t error)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	460b      	mov	r3, r1
 8001402:	807b      	strh	r3, [r7, #2]
 8001404:	4613      	mov	r3, r2
 8001406:	707b      	strb	r3, [r7, #1]
  charCount++;
 8001408:	4b16      	ldr	r3, [pc, #88]	; (8001464 <CMD_GetChar+0x6c>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	3301      	adds	r3, #1
 800140e:	4a15      	ldr	r2, [pc, #84]	; (8001464 <CMD_GetChar+0x6c>)
 8001410:	6013      	str	r3, [r2, #0]
  if (charCount == (CIRC_BUFF_SIZE + 1))
 8001412:	4b14      	ldr	r3, [pc, #80]	; (8001464 <CMD_GetChar+0x6c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2b09      	cmp	r3, #9
 8001418:	d108      	bne.n	800142c <CMD_GetChar+0x34>
  {
    circBuffOverflow = 1;
 800141a:	4b13      	ldr	r3, [pc, #76]	; (8001468 <CMD_GetChar+0x70>)
 800141c:	2201      	movs	r2, #1
 800141e:	601a      	str	r2, [r3, #0]
    charCount--;
 8001420:	4b10      	ldr	r3, [pc, #64]	; (8001464 <CMD_GetChar+0x6c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	3b01      	subs	r3, #1
 8001426:	4a0f      	ldr	r2, [pc, #60]	; (8001464 <CMD_GetChar+0x6c>)
 8001428:	6013      	str	r3, [r2, #0]
 800142a:	e00f      	b.n	800144c <CMD_GetChar+0x54>
  }
  else
  {
    circBuffer[widx++] = *rxChar;
 800142c:	4b0f      	ldr	r3, [pc, #60]	; (800146c <CMD_GetChar+0x74>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	1c5a      	adds	r2, r3, #1
 8001432:	490e      	ldr	r1, [pc, #56]	; (800146c <CMD_GetChar+0x74>)
 8001434:	600a      	str	r2, [r1, #0]
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	7811      	ldrb	r1, [r2, #0]
 800143a:	4a0d      	ldr	r2, [pc, #52]	; (8001470 <CMD_GetChar+0x78>)
 800143c:	54d1      	strb	r1, [r2, r3]
    if (widx == CIRC_BUFF_SIZE)
 800143e:	4b0b      	ldr	r3, [pc, #44]	; (800146c <CMD_GetChar+0x74>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2b08      	cmp	r3, #8
 8001444:	d102      	bne.n	800144c <CMD_GetChar+0x54>
    {
      widx = 0;
 8001446:	4b09      	ldr	r3, [pc, #36]	; (800146c <CMD_GetChar+0x74>)
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
    }
  }

  if (NotifyCb != NULL)
 800144c:	4b09      	ldr	r3, [pc, #36]	; (8001474 <CMD_GetChar+0x7c>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d002      	beq.n	800145a <CMD_GetChar+0x62>
  {
    NotifyCb();
 8001454:	4b07      	ldr	r3, [pc, #28]	; (8001474 <CMD_GetChar+0x7c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4798      	blx	r3
  }
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	200002e8 	.word	0x200002e8
 8001468:	200002ec 	.word	0x200002ec
 800146c:	200002e0 	.word	0x200002e0
 8001470:	200000b8 	.word	0x200000b8
 8001474:	200002f0 	.word	0x200002f0

08001478 <parse_cmd>:

static void parse_cmd(const char *cmd)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  ATEerror_t status = AT_OK;
 8001480:	2300      	movs	r3, #0
 8001482:	75fb      	strb	r3, [r7, #23]
  const struct ATCommand_s *Current_ATCommand;
  int i;

  if ((cmd[0] != 'A') || (cmd[1] != 'T'))
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2b41      	cmp	r3, #65	; 0x41
 800148a:	d104      	bne.n	8001496 <parse_cmd+0x1e>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3301      	adds	r3, #1
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	2b54      	cmp	r3, #84	; 0x54
 8001494:	d002      	beq.n	800149c <parse_cmd+0x24>
  {
    status = AT_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	75fb      	strb	r3, [r7, #23]
 800149a:	e0a0      	b.n	80015de <parse_cmd+0x166>
  }
  else if (cmd[2] == '\0')
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3302      	adds	r3, #2
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	f000 809b 	beq.w	80015de <parse_cmd+0x166>
  {
    /* status = AT_OK; */
  }
  else if (cmd[2] == '?')
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3302      	adds	r3, #2
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	2b3f      	cmp	r3, #63	; 0x3f
 80014b0:	d126      	bne.n	8001500 <parse_cmd+0x88>
  {
#ifdef NO_HELP
#else
    APP_PPRINTF("AT+<CMD>?        : Help on <CMD>\r\n"
 80014b2:	4b4f      	ldr	r3, [pc, #316]	; (80015f0 <parse_cmd+0x178>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	2100      	movs	r1, #0
 80014b8:	2000      	movs	r0, #0
 80014ba:	f00b fd8b 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d1f6      	bne.n	80014b2 <parse_cmd+0x3a>
                "AT+<CMD>         : Run <CMD>\r\n"
                "AT+<CMD>=<value> : Set the value\r\n"
                "AT+<CMD>=?       : Get the value\r\n");
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 80014c4:	2300      	movs	r3, #0
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	e013      	b.n	80014f2 <parse_cmd+0x7a>
    {
      APP_PPRINTF(ATCommand[i].help_string);
 80014ca:	494a      	ldr	r1, [pc, #296]	; (80015f4 <parse_cmd+0x17c>)
 80014cc:	693a      	ldr	r2, [r7, #16]
 80014ce:	4613      	mov	r3, r2
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	4413      	add	r3, r2
 80014d4:	00db      	lsls	r3, r3, #3
 80014d6:	440b      	add	r3, r1
 80014d8:	3314      	adds	r3, #20
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2200      	movs	r2, #0
 80014de:	2100      	movs	r1, #0
 80014e0:	2000      	movs	r0, #0
 80014e2:	f00b fd77 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1ee      	bne.n	80014ca <parse_cmd+0x52>
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	3301      	adds	r3, #1
 80014f0:	613b      	str	r3, [r7, #16]
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	2b12      	cmp	r3, #18
 80014f6:	d9e8      	bls.n	80014ca <parse_cmd+0x52>
    }
    /* Wait for the message queue to be flushed in order
       not to disturb following com_error() display */
    HAL_Delay(HELP_DISPLAY_FLUSH_DELAY);
 80014f8:	2064      	movs	r0, #100	; 0x64
 80014fa:	f002 fea6 	bl	800424a <HAL_Delay>
 80014fe:	e06e      	b.n	80015de <parse_cmd+0x166>
#endif
  }
  else
  {
    /* point to the start of the command, excluding AT */
    status = AT_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	75fb      	strb	r3, [r7, #23]
    cmd += 2;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3302      	adds	r3, #2
 8001508:	607b      	str	r3, [r7, #4]
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 800150a:	2300      	movs	r3, #0
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	e063      	b.n	80015d8 <parse_cmd+0x160>
    {
      if (strncmp(cmd, ATCommand[i].string, ATCommand[i].size_string) == 0)
 8001510:	4938      	ldr	r1, [pc, #224]	; (80015f4 <parse_cmd+0x17c>)
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	4613      	mov	r3, r2
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	4413      	add	r3, r2
 800151a:	00db      	lsls	r3, r3, #3
 800151c:	440b      	add	r3, r1
 800151e:	6819      	ldr	r1, [r3, #0]
 8001520:	4834      	ldr	r0, [pc, #208]	; (80015f4 <parse_cmd+0x17c>)
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	4613      	mov	r3, r2
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	4413      	add	r3, r2
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	4403      	add	r3, r0
 800152e:	3304      	adds	r3, #4
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	461a      	mov	r2, r3
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f00d f92d 	bl	800e794 <strncmp>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d148      	bne.n	80015d2 <parse_cmd+0x15a>
      {
        Current_ATCommand = &(ATCommand[i]);
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	4613      	mov	r3, r2
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	4413      	add	r3, r2
 8001548:	00db      	lsls	r3, r3, #3
 800154a:	4a2a      	ldr	r2, [pc, #168]	; (80015f4 <parse_cmd+0x17c>)
 800154c:	4413      	add	r3, r2
 800154e:	60fb      	str	r3, [r7, #12]
        /* point to the string after the command to parse it */
        cmd += Current_ATCommand->size_string;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	461a      	mov	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4413      	add	r3, r2
 800155a:	607b      	str	r3, [r7, #4]

        /* parse after the command */
        switch (cmd[0])
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b3f      	cmp	r3, #63	; 0x3f
 8001562:	d02a      	beq.n	80015ba <parse_cmd+0x142>
 8001564:	2b3f      	cmp	r3, #63	; 0x3f
 8001566:	dc32      	bgt.n	80015ce <parse_cmd+0x156>
 8001568:	2b00      	cmp	r3, #0
 800156a:	d002      	beq.n	8001572 <parse_cmd+0xfa>
 800156c:	2b3d      	cmp	r3, #61	; 0x3d
 800156e:	d007      	beq.n	8001580 <parse_cmd+0x108>
#endif
            status = AT_OK;
            break;
          default:
            /* not recognized */
            break;
 8001570:	e02d      	b.n	80015ce <parse_cmd+0x156>
            status = Current_ATCommand->run(cmd);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	691b      	ldr	r3, [r3, #16]
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	4798      	blx	r3
 800157a:	4603      	mov	r3, r0
 800157c:	75fb      	strb	r3, [r7, #23]
            break;
 800157e:	e027      	b.n	80015d0 <parse_cmd+0x158>
            if ((cmd[1] == '?') && (cmd[2] == '\0'))
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3301      	adds	r3, #1
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	2b3f      	cmp	r3, #63	; 0x3f
 8001588:	d10e      	bne.n	80015a8 <parse_cmd+0x130>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	3302      	adds	r3, #2
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d109      	bne.n	80015a8 <parse_cmd+0x130>
              status = Current_ATCommand->get(cmd + 1);
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	3201      	adds	r2, #1
 800159c:	4610      	mov	r0, r2
 800159e:	4798      	blx	r3
 80015a0:	4603      	mov	r3, r0
 80015a2:	75fb      	strb	r3, [r7, #23]
 80015a4:	bf00      	nop
            break;
 80015a6:	e013      	b.n	80015d0 <parse_cmd+0x158>
              status = Current_ATCommand->set(cmd + 1);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	3201      	adds	r2, #1
 80015b0:	4610      	mov	r0, r2
 80015b2:	4798      	blx	r3
 80015b4:	4603      	mov	r3, r0
 80015b6:	75fb      	strb	r3, [r7, #23]
            break;
 80015b8:	e00a      	b.n	80015d0 <parse_cmd+0x158>
            APP_PRINTF(Current_ATCommand->help_string);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	2200      	movs	r2, #0
 80015c0:	2100      	movs	r1, #0
 80015c2:	2000      	movs	r0, #0
 80015c4:	f00b fd06 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
            status = AT_OK;
 80015c8:	2300      	movs	r3, #0
 80015ca:	75fb      	strb	r3, [r7, #23]
            break;
 80015cc:	e000      	b.n	80015d0 <parse_cmd+0x158>
            break;
 80015ce:	bf00      	nop
        }

        /* we end the loop as the command was found */
        break;
 80015d0:	e005      	b.n	80015de <parse_cmd+0x166>
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	3301      	adds	r3, #1
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	2b12      	cmp	r3, #18
 80015dc:	d998      	bls.n	8001510 <parse_cmd+0x98>
      }
    }
  }

  com_error(status);
 80015de:	7dfb      	ldrb	r3, [r7, #23]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f000 f809 	bl	80015f8 <com_error>
}
 80015e6:	bf00      	nop
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	0800fb74 	.word	0x0800fb74
 80015f4:	0800ffd4 	.word	0x0800ffd4

080015f8 <com_error>:

static void com_error(ATEerror_t error_type)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
  if (error_type > AT_MAX)
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	2b07      	cmp	r3, #7
 8001606:	d901      	bls.n	800160c <com_error+0x14>
  {
    error_type = AT_MAX;
 8001608:	2307      	movs	r3, #7
 800160a:	71fb      	strb	r3, [r7, #7]
  }
  APP_PPRINTF(ATError_description[error_type]);
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	4a08      	ldr	r2, [pc, #32]	; (8001630 <com_error+0x38>)
 8001610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001614:	2200      	movs	r2, #0
 8001616:	2100      	movs	r1, #0
 8001618:	2000      	movs	r0, #0
 800161a:	f00b fcdb 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d1f3      	bne.n	800160c <com_error+0x14>
}
 8001624:	bf00      	nop
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	0800ffb4 	.word	0x0800ffb4

08001634 <__NVIC_EnableIRQ>:
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	2b00      	cmp	r3, #0
 8001644:	db0b      	blt.n	800165e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	f003 021f 	and.w	r2, r3, #31
 800164c:	4906      	ldr	r1, [pc, #24]	; (8001668 <__NVIC_EnableIRQ+0x34>)
 800164e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001652:	095b      	lsrs	r3, r3, #5
 8001654:	2001      	movs	r0, #1
 8001656:	fa00 f202 	lsl.w	r2, r0, r2
 800165a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr
 8001668:	e000e100 	.word	0xe000e100

0800166c <__NVIC_SetPriority>:
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	6039      	str	r1, [r7, #0]
 8001676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167c:	2b00      	cmp	r3, #0
 800167e:	db0a      	blt.n	8001696 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	b2da      	uxtb	r2, r3
 8001684:	490c      	ldr	r1, [pc, #48]	; (80016b8 <__NVIC_SetPriority+0x4c>)
 8001686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168a:	0112      	lsls	r2, r2, #4
 800168c:	b2d2      	uxtb	r2, r2
 800168e:	440b      	add	r3, r1
 8001690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001694:	e00a      	b.n	80016ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	b2da      	uxtb	r2, r3
 800169a:	4908      	ldr	r1, [pc, #32]	; (80016bc <__NVIC_SetPriority+0x50>)
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	f003 030f 	and.w	r3, r3, #15
 80016a2:	3b04      	subs	r3, #4
 80016a4:	0112      	lsls	r2, r2, #4
 80016a6:	b2d2      	uxtb	r2, r2
 80016a8:	440b      	add	r3, r1
 80016aa:	761a      	strb	r2, [r3, #24]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	e000e100 	.word	0xe000e100
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80016c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80016e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016ec:	f003 0302 	and.w	r3, r3, #2
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d101      	bne.n	80016f8 <LL_RCC_LSE_IsReady+0x18>
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <LL_RCC_LSE_IsReady+0x1a>
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr

08001702 <LL_RCC_SetLPTIMClockSource>:
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
{
 8001702:	b480      	push	{r7}
 8001704:	b083      	sub	sp, #12
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800170a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800170e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	0c1b      	lsrs	r3, r3, #16
 8001716:	041b      	lsls	r3, r3, #16
 8001718:	43db      	mvns	r3, r3
 800171a:	401a      	ands	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	041b      	lsls	r3, r3, #16
 8001720:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001724:	4313      	orrs	r3, r2
 8001726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr

08001734 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800173c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001740:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001742:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4313      	orrs	r3, r2
 800174a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800174c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001750:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4013      	ands	r3, r2
 8001756:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001758:	68fb      	ldr	r3, [r7, #12]
}
 800175a:	bf00      	nop
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr

08001764 <LL_APB1_GRP1_ForceReset>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1

  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 800176c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001770:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001772:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4313      	orrs	r3, r2
 800177a:	638b      	str	r3, [r1, #56]	; 0x38
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	bc80      	pop	{r7}
 8001784:	4770      	bx	lr

08001786 <LL_APB1_GRP1_ReleaseReset>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1

  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
{
 8001786:	b480      	push	{r7}
 8001788:	b083      	sub	sp, #12
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800178e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001792:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	43db      	mvns	r3, r3
 8001798:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800179c:	4013      	ands	r3, r2
 800179e:	638b      	str	r3, [r1, #56]	; 0x38
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc80      	pop	{r7}
 80017a8:	4770      	bx	lr
	...

080017ac <DEMO_PRND_Next>:
 * @brief Generate one pseudorandom number between 0x00000001 and 0x7ffffffe.
 * @param last previous generated number (cannot be 0x00000000 and cannot be 0x7fffffff)
 * @return almost 31 bits of pseudorandom number (numbers 0x00000000 and 0x7fffffff cannot happen)
 */
static inline uint32_t DEMO_PRND_Next(uint32_t last)
{
 80017ac:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80017b0:	b085      	sub	sp, #20
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
  uint64_t x = (uint64_t)(last)*DEMO_PRND_A;            /* x = last * A */
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	2000      	movs	r0, #0
 80017ba:	4688      	mov	r8, r1
 80017bc:	4681      	mov	r9, r0
 80017be:	491c      	ldr	r1, [pc, #112]	; (8001830 <DEMO_PRND_Next+0x84>)
 80017c0:	fb01 f009 	mul.w	r0, r1, r9
 80017c4:	2100      	movs	r1, #0
 80017c6:	fb01 f108 	mul.w	r1, r1, r8
 80017ca:	4401      	add	r1, r0
 80017cc:	4818      	ldr	r0, [pc, #96]	; (8001830 <DEMO_PRND_Next+0x84>)
 80017ce:	fba8 2300 	umull	r2, r3, r8, r0
 80017d2:	4419      	add	r1, r3
 80017d4:	460b      	mov	r3, r1
 80017d6:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80017da:	e9c7 2302 	strd	r2, r3, [r7, #8]
  x = (x >> DEMO_PRND_P_MERS) + (x & DEMO_PRND_P);      /* x / w + x % w almost mod P, P = w-1 */
 80017de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017e2:	f04f 0200 	mov.w	r2, #0
 80017e6:	f04f 0300 	mov.w	r3, #0
 80017ea:	0fc2      	lsrs	r2, r0, #31
 80017ec:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80017f0:	0fcb      	lsrs	r3, r1, #31
 80017f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017f6:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 80017fa:	2500      	movs	r5, #0
 80017fc:	eb12 0a04 	adds.w	sl, r2, r4
 8001800:	eb43 0b05 	adc.w	fp, r3, r5
 8001804:	e9c7 ab02 	strd	sl, fp, [r7, #8]
  if(x >= DEMO_PRND_P)
 8001808:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800180c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001810:	428a      	cmp	r2, r1
 8001812:	f173 0300 	sbcs.w	r3, r3, #0
 8001816:	d304      	bcc.n	8001822 <DEMO_PRND_Next+0x76>
  {
    return x - DEMO_PRND_P;                             /* The rest of mod P */
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800181e:	3301      	adds	r3, #1
 8001820:	e000      	b.n	8001824 <DEMO_PRND_Next+0x78>
  }
  else
  {
    return x;
 8001822:	68bb      	ldr	r3, [r7, #8]
  }
}
 8001824:	4618      	mov	r0, r3
 8001826:	3714      	adds	r7, #20
 8001828:	46bd      	mov	sp, r7
 800182a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800182e:	4770      	bx	lr
 8001830:	03b36ab7 	.word	0x03b36ab7

08001834 <LL_LPTIM_Enable>:
  * @rmtoll CR           ENABLE        LL_LPTIM_Enable
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_Enable(LPTIM_TypeDef *LPTIMx)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	691b      	ldr	r3, [r3, #16]
 8001840:	f043 0201 	orr.w	r2, r3, #1
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	611a      	str	r2, [r3, #16]
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <LL_LPTIM_StartCounter>:
  *         @arg @ref LL_LPTIM_OPERATING_MODE_CONTINUOUS
  *         @arg @ref LL_LPTIM_OPERATING_MODE_ONESHOT
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_StartCounter(LPTIM_TypeDef *LPTIMx, uint32_t OperatingMode)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
 800185a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	691b      	ldr	r3, [r3, #16]
 8001860:	f023 0206 	bic.w	r2, r3, #6
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	431a      	orrs	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	611a      	str	r2, [r3, #16]
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr

08001876 <LL_LPTIM_SetAutoReload>:
  * @param  LPTIMx Low-Power Timer instance
  * @param  AutoReload Value between Min_Data=0x00 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetAutoReload(LPTIM_TypeDef *LPTIMx, uint32_t AutoReload)
{
 8001876:	b480      	push	{r7}
 8001878:	b083      	sub	sp, #12
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
 800187e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	0c1b      	lsrs	r3, r3, #16
 8001886:	041b      	lsls	r3, r3, #16
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	431a      	orrs	r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	619a      	str	r2, [r3, #24]
}
 8001890:	bf00      	nop
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	bc80      	pop	{r7}
 8001898:	4770      	bx	lr

0800189a <LL_LPTIM_GetCounter>:
  * @rmtoll CNT          CNT           LL_LPTIM_GetCounter
  * @param  LPTIMx Low-Power Timer instance
  * @retval Counter value
  */
__STATIC_INLINE uint32_t LL_LPTIM_GetCounter(LPTIM_TypeDef *LPTIMx)
{
 800189a:	b480      	push	{r7}
 800189c:	b083      	sub	sp, #12
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(LPTIMx->CNT, LPTIM_CNT_CNT));
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	69db      	ldr	r3, [r3, #28]
 80018a6:	b29b      	uxth	r3, r3
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr

080018b2 <LL_LPTIM_SetCounterMode>:
  *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
  *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode)
{
 80018b2:	b480      	push	{r7}
 80018b4:	b083      	sub	sp, #12
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
 80018ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	431a      	orrs	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	60da      	str	r2, [r3, #12]
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr

080018d6 <LL_LPTIM_SetPrescaler>:
  *         @arg @ref LL_LPTIM_PRESCALER_DIV64
  *         @arg @ref LL_LPTIM_PRESCALER_DIV128
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b083      	sub	sp, #12
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
 80018de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	431a      	orrs	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	60da      	str	r2, [r3, #12]
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bc80      	pop	{r7}
 80018f8:	4770      	bx	lr

080018fa <LL_LPTIM_SetClockSource>:
  *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
  *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource)
{
 80018fa:	b480      	push	{r7}
 80018fc:	b083      	sub	sp, #12
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
 8001902:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	f023 0201 	bic.w	r2, r3, #1
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	431a      	orrs	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	60da      	str	r2, [r3, #12]
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr

0800191e <LL_LPTIM_ClearFLAG_ARRM>:
  * @rmtoll ICR          ARRMCF        LL_LPTIM_ClearFLAG_ARRM
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_ClearFLAG_ARRM(LPTIM_TypeDef *LPTIMx)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f043 0202 	orr.w	r2, r3, #2
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	605a      	str	r2, [r3, #4]
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr

0800193c <LL_LPTIM_ClearFlag_ARROK>:
  * @rmtoll ICR          ARROKCF       LL_LPTIM_ClearFlag_ARROK
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_ClearFlag_ARROK(LPTIM_TypeDef *LPTIMx)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARROKCF);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f043 0210 	orr.w	r2, r3, #16
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	605a      	str	r2, [r3, #4]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr

0800195a <LL_LPTIM_IsActiveFlag_ARROK>:
  * @rmtoll ISR          ARROK         LL_LPTIM_IsActiveFlag_ARROK
  * @param  LPTIMx Low-Power Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_ARROK(LPTIM_TypeDef *LPTIMx)
{
 800195a:	b480      	push	{r7}
 800195c:	b083      	sub	sp, #12
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARROK) == LPTIM_ISR_ARROK) ? 1UL : 0UL));
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0310 	and.w	r3, r3, #16
 800196a:	2b10      	cmp	r3, #16
 800196c:	d101      	bne.n	8001972 <LL_LPTIM_IsActiveFlag_ARROK+0x18>
 800196e:	2301      	movs	r3, #1
 8001970:	e000      	b.n	8001974 <LL_LPTIM_IsActiveFlag_ARROK+0x1a>
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr

0800197e <LL_LPTIM_EnableIT_ARRM>:
  * @rmtoll IER          ARRMIE        LL_LPTIM_EnableIT_ARRM
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_EnableIT_ARRM(LPTIM_TypeDef *LPTIMx)
{
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f043 0202 	orr.w	r2, r3, #2
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	609a      	str	r2, [r3, #8]
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <CONC_Init>:
/**
 * @brief Initialize Concentrator but don't send anything yet.
 * @return zero on success, 1 - LSE fault, 2 - ARR set fault
 */
int CONC_Init (void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b088      	sub	sp, #32
 80019a0:	af02      	add	r7, sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80019a2:	f3ef 8310 	mrs	r3, PRIMASK
 80019a6:	60bb      	str	r3, [r7, #8]
  return(result);
 80019a8:	68bb      	ldr	r3, [r7, #8]
  int timeout;
  uint32_t random;

  UTILS_ENTER_CRITICAL_SECTION();
 80019aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80019ac:	b672      	cpsid	i
}
 80019ae:	bf00      	nop

  /*Init Radio and its event callbacks (Not using linker initialized data)*/
  CONC_RadioEvents.TxDone = TxDone;
 80019b0:	4b66      	ldr	r3, [pc, #408]	; (8001b4c <CONC_Init+0x1b0>)
 80019b2:	4a67      	ldr	r2, [pc, #412]	; (8001b50 <CONC_Init+0x1b4>)
 80019b4:	601a      	str	r2, [r3, #0]
  CONC_RadioEvents.TxTimeout = TxTimeout;
 80019b6:	4b65      	ldr	r3, [pc, #404]	; (8001b4c <CONC_Init+0x1b0>)
 80019b8:	4a66      	ldr	r2, [pc, #408]	; (8001b54 <CONC_Init+0x1b8>)
 80019ba:	605a      	str	r2, [r3, #4]
  CONC_RadioEvents.RxDone = RxDone;
 80019bc:	4b63      	ldr	r3, [pc, #396]	; (8001b4c <CONC_Init+0x1b0>)
 80019be:	4a66      	ldr	r2, [pc, #408]	; (8001b58 <CONC_Init+0x1bc>)
 80019c0:	609a      	str	r2, [r3, #8]
  CONC_RadioEvents.RxTimeout = RxTimeout;
 80019c2:	4b62      	ldr	r3, [pc, #392]	; (8001b4c <CONC_Init+0x1b0>)
 80019c4:	4a65      	ldr	r2, [pc, #404]	; (8001b5c <CONC_Init+0x1c0>)
 80019c6:	60da      	str	r2, [r3, #12]
  CONC_RadioEvents.RxError = RxError;
 80019c8:	4b60      	ldr	r3, [pc, #384]	; (8001b4c <CONC_Init+0x1b0>)
 80019ca:	4a65      	ldr	r2, [pc, #404]	; (8001b60 <CONC_Init+0x1c4>)
 80019cc:	611a      	str	r2, [r3, #16]
  CONC_RadioEvents.FhssChangeChannel = FhssChangeChannel;
 80019ce:	4b5f      	ldr	r3, [pc, #380]	; (8001b4c <CONC_Init+0x1b0>)
 80019d0:	4a64      	ldr	r2, [pc, #400]	; (8001b64 <CONC_Init+0x1c8>)
 80019d2:	615a      	str	r2, [r3, #20]
  CONC_RadioEvents.CadDone = CadDone;
 80019d4:	4b5d      	ldr	r3, [pc, #372]	; (8001b4c <CONC_Init+0x1b0>)
 80019d6:	4a64      	ldr	r2, [pc, #400]	; (8001b68 <CONC_Init+0x1cc>)
 80019d8:	619a      	str	r2, [r3, #24]
  Radio.Init(&CONC_RadioEvents);
 80019da:	4b64      	ldr	r3, [pc, #400]	; (8001b6c <CONC_Init+0x1d0>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	485b      	ldr	r0, [pc, #364]	; (8001b4c <CONC_Init+0x1b0>)
 80019e0:	4798      	blx	r3
  Radio.SetModem(MODEM_LORA);
 80019e2:	4b62      	ldr	r3, [pc, #392]	; (8001b6c <CONC_Init+0x1d0>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	2001      	movs	r0, #1
 80019e8:	4798      	blx	r3
  Radio.SetPublicNetwork(false);        /*Set to private network*/
 80019ea:	4b60      	ldr	r3, [pc, #384]	; (8001b6c <CONC_Init+0x1d0>)
 80019ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ee:	2000      	movs	r0, #0
 80019f0:	4798      	blx	r3
  random = Radio.Random();
 80019f2:	4b5e      	ldr	r3, [pc, #376]	; (8001b6c <CONC_Init+0x1d0>)
 80019f4:	695b      	ldr	r3, [r3, #20]
 80019f6:	4798      	blx	r3
 80019f8:	6138      	str	r0, [r7, #16]
  Radio.Sleep();
 80019fa:	4b5c      	ldr	r3, [pc, #368]	; (8001b6c <CONC_Init+0x1d0>)
 80019fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019fe:	4798      	blx	r3

  /*Reset variables*/
  CONC.BeaconOk = false;
 8001a00:	4b5b      	ldr	r3, [pc, #364]	; (8001b70 <CONC_Init+0x1d4>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 2325 	strb.w	r2, [r3, #805]	; 0x325
  CONC.Enable = false;
 8001a08:	4b59      	ldr	r3, [pc, #356]	; (8001b70 <CONC_Init+0x1d4>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
  CONC.Region = NULL;
 8001a10:	4b57      	ldr	r3, [pc, #348]	; (8001b70 <CONC_Init+0x1d4>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
  CONC.Subregion = NULL;
 8001a18:	4b55      	ldr	r3, [pc, #340]	; (8001b70 <CONC_Init+0x1d4>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f8c3 2320 	str.w	r2, [r3, #800]	; 0x320
  CONC.SlotCounter = random & 0xf; /*Select random slot to start with*/
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	f003 030f 	and.w	r3, r3, #15
 8001a26:	4a52      	ldr	r2, [pc, #328]	; (8001b70 <CONC_Init+0x1d4>)
 8001a28:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308

  /*Init LED timer*/
  UTIL_TIMER_Create(&CONC.LedTimer, 125, UTIL_TIMER_ONESHOT, LedsOff, NULL);
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	4b50      	ldr	r3, [pc, #320]	; (8001b74 <CONC_Init+0x1d8>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	217d      	movs	r1, #125	; 0x7d
 8001a36:	4850      	ldr	r0, [pc, #320]	; (8001b78 <CONC_Init+0x1dc>)
 8001a38:	f00c f804 	bl	800da44 <UTIL_TIMER_Create>
  
  UTIL_TIMER_Create(&CONC.LedEffect, 125, UTIL_TIMER_ONESHOT, LedsEffect, NULL);
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	9300      	str	r3, [sp, #0]
 8001a40:	4b4e      	ldr	r3, [pc, #312]	; (8001b7c <CONC_Init+0x1e0>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	217d      	movs	r1, #125	; 0x7d
 8001a46:	484e      	ldr	r0, [pc, #312]	; (8001b80 <CONC_Init+0x1e4>)
 8001a48:	f00b fffc 	bl	800da44 <UTIL_TIMER_Create>
  /*Start Led Effect*/
  UTIL_TIMER_Start(&CONC.LedEffect);
 8001a4c:	484c      	ldr	r0, [pc, #304]	; (8001b80 <CONC_Init+0x1e4>)
 8001a4e:	f00c f82f 	bl	800dab0 <UTIL_TIMER_Start>

  /*Enable LSE and LPTIM clock*/
  if (!LL_RCC_LSE_IsReady())
 8001a52:	f7ff fe45 	bl	80016e0 <LL_RCC_LSE_IsReady>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d10f      	bne.n	8001a7c <CONC_Init+0xe0>
  {
    LL_RCC_LSE_Enable();
 8001a5c:	f7ff fe30 	bl	80016c0 <LL_RCC_LSE_Enable>
    timeout = 1000;
 8001a60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a64:	60fb      	str	r3, [r7, #12]
    while (!LL_RCC_LSE_IsReady())
 8001a66:	e004      	b.n	8001a72 <CONC_Init+0xd6>
    {
      if (timeout == 0)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d101      	bne.n	8001a72 <CONC_Init+0xd6>
      {
        return 1; /*LSE won't work*/
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e067      	b.n	8001b42 <CONC_Init+0x1a6>
    while (!LL_RCC_LSE_IsReady())
 8001a72:	f7ff fe35 	bl	80016e0 <LL_RCC_LSE_IsReady>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d0f5      	beq.n	8001a68 <CONC_Init+0xcc>
      }
    }
  }
  LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE_LSE);
 8001a7c:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
 8001a80:	f7ff fe3f 	bl	8001702 <LL_RCC_SetLPTIMClockSource>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_LPTIM1);
 8001a84:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001a88:	f7ff fe54 	bl	8001734 <LL_APB1_GRP1_EnableClock>

  /*Reset LPTIM*/
  LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LPTIM1);
 8001a8c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001a90:	f7ff fe68 	bl	8001764 <LL_APB1_GRP1_ForceReset>
  HAL_Delay(1);
 8001a94:	2001      	movs	r0, #1
 8001a96:	f002 fbd8 	bl	800424a <HAL_Delay>
  LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPTIM1);
 8001a9a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001a9e:	f7ff fe72 	bl	8001786 <LL_APB1_GRP1_ReleaseReset>
  HAL_Delay(1);
 8001aa2:	2001      	movs	r0, #1
 8001aa4:	f002 fbd1 	bl	800424a <HAL_Delay>

  /*Init Beacon Timer to 1 s overflows*/
  LL_LPTIM_SetCounterMode(LPTIM1, LL_LPTIM_COUNTER_MODE_INTERNAL);
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4836      	ldr	r0, [pc, #216]	; (8001b84 <CONC_Init+0x1e8>)
 8001aac:	f7ff ff01 	bl	80018b2 <LL_LPTIM_SetCounterMode>
  LL_LPTIM_SetClockSource(LPTIM1, LL_LPTIM_CLK_SOURCE_INTERNAL);
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4834      	ldr	r0, [pc, #208]	; (8001b84 <CONC_Init+0x1e8>)
 8001ab4:	f7ff ff21 	bl	80018fa <LL_LPTIM_SetClockSource>
  LL_LPTIM_SetPrescaler(LPTIM1, LL_LPTIM_PRESCALER_DIV1);
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4832      	ldr	r0, [pc, #200]	; (8001b84 <CONC_Init+0x1e8>)
 8001abc:	f7ff ff0b 	bl	80018d6 <LL_LPTIM_SetPrescaler>
  LL_LPTIM_Enable(LPTIM1);
 8001ac0:	4830      	ldr	r0, [pc, #192]	; (8001b84 <CONC_Init+0x1e8>)
 8001ac2:	f7ff feb7 	bl	8001834 <LL_LPTIM_Enable>
  LL_LPTIM_ClearFlag_ARROK(LPTIM1);
 8001ac6:	482f      	ldr	r0, [pc, #188]	; (8001b84 <CONC_Init+0x1e8>)
 8001ac8:	f7ff ff38 	bl	800193c <LL_LPTIM_ClearFlag_ARROK>
  LL_LPTIM_SetAutoReload(LPTIM1, 0x7fff); /*Overflow each second*/
 8001acc:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8001ad0:	482c      	ldr	r0, [pc, #176]	; (8001b84 <CONC_Init+0x1e8>)
 8001ad2:	f7ff fed0 	bl	8001876 <LL_LPTIM_SetAutoReload>
  timeout = 1000;
 8001ad6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ada:	60fb      	str	r3, [r7, #12]
  while (!LL_LPTIM_IsActiveFlag_ARROK(LPTIM1))
 8001adc:	e004      	b.n	8001ae8 <CONC_Init+0x14c>
  {
    if (timeout == 0)
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <CONC_Init+0x14c>
    {
      return 2; /*ARR register couldn't be set*/
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	e02c      	b.n	8001b42 <CONC_Init+0x1a6>
  while (!LL_LPTIM_IsActiveFlag_ARROK(LPTIM1))
 8001ae8:	4826      	ldr	r0, [pc, #152]	; (8001b84 <CONC_Init+0x1e8>)
 8001aea:	f7ff ff36 	bl	800195a <LL_LPTIM_IsActiveFlag_ARROK>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d0f4      	beq.n	8001ade <CONC_Init+0x142>
    }
  }
  
  Prbs9Init();
 8001af4:	f001 f9f4 	bl	8002ee0 <Prbs9Init>

  /*Enable timer interrupt*/
  LL_LPTIM_EnableIT_ARRM(LPTIM1);
 8001af8:	4822      	ldr	r0, [pc, #136]	; (8001b84 <CONC_Init+0x1e8>)
 8001afa:	f7ff ff40 	bl	800197e <LL_LPTIM_EnableIT_ARRM>
  NVIC_SetPriority(LPTIM1_IRQn, 0);     /*Needs to be the same priority as radio to prevent race conditions*/
 8001afe:	2100      	movs	r1, #0
 8001b00:	2027      	movs	r0, #39	; 0x27
 8001b02:	f7ff fdb3 	bl	800166c <__NVIC_SetPriority>
  NVIC_EnableIRQ(LPTIM1_IRQn);
 8001b06:	2027      	movs	r0, #39	; 0x27
 8001b08:	f7ff fd94 	bl	8001634 <__NVIC_EnableIRQ>

  /*Init and start the start timer*/
  UTIL_TIMER_Create(&CONC.StartTimer, random % 1000, UTIL_TIMER_ONESHOT, StartLPTIM, NULL);
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	4a1e      	ldr	r2, [pc, #120]	; (8001b88 <CONC_Init+0x1ec>)
 8001b10:	fba2 1203 	umull	r1, r2, r2, r3
 8001b14:	0991      	lsrs	r1, r2, #6
 8001b16:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b1a:	fb01 f202 	mul.w	r2, r1, r2
 8001b1e:	1a99      	subs	r1, r3, r2
 8001b20:	2300      	movs	r3, #0
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	4b19      	ldr	r3, [pc, #100]	; (8001b8c <CONC_Init+0x1f0>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	4819      	ldr	r0, [pc, #100]	; (8001b90 <CONC_Init+0x1f4>)
 8001b2a:	f00b ff8b 	bl	800da44 <UTIL_TIMER_Create>
  UTIL_TIMER_Start(&CONC.StartTimer);
 8001b2e:	4818      	ldr	r0, [pc, #96]	; (8001b90 <CONC_Init+0x1f4>)
 8001b30:	f00b ffbe 	bl	800dab0 <UTIL_TIMER_Start>
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f383 8810 	msr	PRIMASK, r3
}
 8001b3e:	bf00      	nop

  UTILS_EXIT_CRITICAL_SECTION();

  return 0;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000620 	.word	0x20000620
 8001b50:	08002c99 	.word	0x08002c99
 8001b54:	08002ced 	.word	0x08002ced
 8001b58:	08002cfd 	.word	0x08002cfd
 8001b5c:	08002ea1 	.word	0x08002ea1
 8001b60:	08002ead 	.word	0x08002ead
 8001b64:	08002eb9 	.word	0x08002eb9
 8001b68:	08002ecd 	.word	0x08002ecd
 8001b6c:	080107cc 	.word	0x080107cc
 8001b70:	200002f8 	.word	0x200002f8
 8001b74:	08002185 	.word	0x08002185
 8001b78:	20000318 	.word	0x20000318
 8001b7c:	080021a1 	.word	0x080021a1
 8001b80:	20000330 	.word	0x20000330
 8001b84:	40007c00 	.word	0x40007c00
 8001b88:	10624dd3 	.word	0x10624dd3
 8001b8c:	08001b95 	.word	0x08001b95
 8001b90:	20000348 	.word	0x20000348

08001b94 <StartLPTIM>:

/**
 * @brief Start LPTIM at a random time.
 */
static void StartLPTIM (void* context)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  UNUSED(context);

  /*Start LPTIM*/
  LL_LPTIM_StartCounter(LPTIM1, LL_LPTIM_OPERATING_MODE_CONTINUOUS);
 8001b9c:	2104      	movs	r1, #4
 8001b9e:	4803      	ldr	r0, [pc, #12]	; (8001bac <StartLPTIM+0x18>)
 8001ba0:	f7ff fe57 	bl	8001852 <LL_LPTIM_StartCounter>
  /*Beacons are not sent yet, but the slot counting runs*/
}
 8001ba4:	bf00      	nop
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40007c00 	.word	0x40007c00

08001bb0 <CONC_StartBeacon>:
 * @param Region region number as index to CONC_Regions
 * @param Subregion subregion number as index to CONC_Regions[].subregions
 * @return zero on success
 */
int CONC_StartBeacon (uint32_t Region, uint32_t Subregion)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  if (CONC.Enable == true)
 8001bba:	4b7e      	ldr	r3, [pc, #504]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001bbc:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <CONC_StartBeacon+0x18>
  {
    return 1; /*Already enabled*/
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e0f0      	b.n	8001daa <CONC_StartBeacon+0x1fa>
  }

  if (Region >= DEMO_Regions_n)
 8001bc8:	4b7b      	ldr	r3, [pc, #492]	; (8001db8 <CONC_StartBeacon+0x208>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d301      	bcc.n	8001bd8 <CONC_StartBeacon+0x28>
  {
    return 2; /*Region number is too high*/
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	e0e8      	b.n	8001daa <CONC_StartBeacon+0x1fa>
  }

  if (Subregion >= DEMO_Regions[Region].subregions_n)
 8001bd8:	4978      	ldr	r1, [pc, #480]	; (8001dbc <CONC_StartBeacon+0x20c>)
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	4413      	add	r3, r2
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	440b      	add	r3, r1
 8001be6:	330c      	adds	r3, #12
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d301      	bcc.n	8001bf6 <CONC_StartBeacon+0x46>
  {
    return 3; /*Subregion number is too high*/
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e0d9      	b.n	8001daa <CONC_StartBeacon+0x1fa>
  }
  /*stop Led effect*/
  UTIL_TIMER_Stop(&CONC.LedEffect);
 8001bf6:	4872      	ldr	r0, [pc, #456]	; (8001dc0 <CONC_StartBeacon+0x210>)
 8001bf8:	f00b ffc8 	bl	800db8c <UTIL_TIMER_Stop>
  BSP_LED_Off( LED_GREEN);
 8001bfc:	2001      	movs	r0, #1
 8001bfe:	f008 fa61 	bl	800a0c4 <BSP_LED_Off>
  BSP_LED_Off( LED_RED);
 8001c02:	2002      	movs	r0, #2
 8001c04:	f008 fa5e 	bl	800a0c4 <BSP_LED_Off>
  BSP_LED_Off( LED_BLUE);
 8001c08:	2000      	movs	r0, #0
 8001c0a:	f008 fa5b 	bl	800a0c4 <BSP_LED_Off>

  /*Store Parameters*/
  CONC.Region = &(DEMO_Regions[Region]);
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	4613      	mov	r3, r2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	4413      	add	r3, r2
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	4a68      	ldr	r2, [pc, #416]	; (8001dbc <CONC_StartBeacon+0x20c>)
 8001c1a:	4413      	add	r3, r2
 8001c1c:	4a65      	ldr	r2, [pc, #404]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c1e:	f8c2 331c 	str.w	r3, [r2, #796]	; 0x31c
  CONC.Subregion = &(DEMO_Regions[Region].subregions[Subregion]);
 8001c22:	4966      	ldr	r1, [pc, #408]	; (8001dbc <CONC_StartBeacon+0x20c>)
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	4613      	mov	r3, r2
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	4413      	add	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	440b      	add	r3, r1
 8001c30:	3310      	adds	r3, #16
 8001c32:	6819      	ldr	r1, [r3, #0]
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	4613      	mov	r3, r2
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	00db      	lsls	r3, r3, #3
 8001c3e:	440b      	add	r3, r1
 8001c40:	4a5c      	ldr	r2, [pc, #368]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c42:	f8c2 3320 	str.w	r3, [r2, #800]	; 0x320

  /*Prepare constant elements of Beacon and Sync*/
  CONC.Beacon.version_major = VERSION_MAJOR;
 8001c46:	4a5b      	ldr	r2, [pc, #364]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c48:	7813      	ldrb	r3, [r2, #0]
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	f361 0302 	bfi	r3, r1, #0, #3
 8001c50:	7013      	strb	r3, [r2, #0]
  CONC.Beacon.subregion = Subregion;
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	f003 031f 	and.w	r3, r3, #31
 8001c58:	b2d9      	uxtb	r1, r3
 8001c5a:	4a56      	ldr	r2, [pc, #344]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c5c:	7813      	ldrb	r3, [r2, #0]
 8001c5e:	f361 03c7 	bfi	r3, r1, #3, #5
 8001c62:	7013      	strb	r3, [r2, #0]
  CONC.Beacon.pattern = DEMO_BEACON_PATTERN;
 8001c64:	4a53      	ldr	r2, [pc, #332]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c66:	78d3      	ldrb	r3, [r2, #3]
 8001c68:	2102      	movs	r1, #2
 8001c6a:	f361 0383 	bfi	r3, r1, #2, #2
 8001c6e:	70d3      	strb	r3, [r2, #3]
  CONC.Sync.version_major = VERSION_MAJOR;
 8001c70:	4a50      	ldr	r2, [pc, #320]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c72:	7993      	ldrb	r3, [r2, #6]
 8001c74:	2101      	movs	r1, #1
 8001c76:	f361 0302 	bfi	r3, r1, #0, #3
 8001c7a:	7193      	strb	r3, [r2, #6]
  CONC.Sync.subregion = Subregion;
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	f003 031f 	and.w	r3, r3, #31
 8001c82:	b2d9      	uxtb	r1, r3
 8001c84:	4a4b      	ldr	r2, [pc, #300]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c86:	7993      	ldrb	r3, [r2, #6]
 8001c88:	f361 03c7 	bfi	r3, r1, #3, #5
 8001c8c:	7193      	strb	r3, [r2, #6]

  /*Reset all modulations and sensors*/
  CONC.PeriodCounter = 0;
 8001c8e:	4b49      	ldr	r3, [pc, #292]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	f8c3 230c 	str.w	r2, [r3, #780]	; 0x30c
  for(int i = 0; i < (DEMO_SLOT_NUMBER - 2); i++)
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	e07b      	b.n	8001d94 <CONC_StartBeacon+0x1e4>
  {
    DEMO_DefaultCoding(&(CONC.Sensors[i].Coding), i + 2, CONC.Region);
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	4413      	add	r3, r2
 8001ca4:	00db      	lsls	r3, r3, #3
 8001ca6:	3368      	adds	r3, #104	; 0x68
 8001ca8:	4a42      	ldr	r2, [pc, #264]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001caa:	4413      	add	r3, r2
 8001cac:	1d18      	adds	r0, r3, #4
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4b3f      	ldr	r3, [pc, #252]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001cb6:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8001cba:	461a      	mov	r2, r3
 8001cbc:	f001 fcf1 	bl	80036a2 <DEMO_DefaultCoding>
    CONC.Sensors[i].CodingApplied = true;       /*Default coding is already applied*/
 8001cc0:	493c      	ldr	r1, [pc, #240]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4413      	add	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	440b      	add	r3, r1
 8001cce:	3378      	adds	r3, #120	; 0x78
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	701a      	strb	r2, [r3, #0]
    CONC.Sensors[i].Eui = 0;
 8001cd4:	4937      	ldr	r1, [pc, #220]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4413      	add	r3, r2
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	440b      	add	r3, r1
 8001ce2:	3368      	adds	r3, #104	; 0x68
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
    CONC.Sensors[i].ConnectVerified = false;
 8001ce8:	4932      	ldr	r1, [pc, #200]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	4613      	mov	r3, r2
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	4413      	add	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	440b      	add	r3, r1
 8001cf6:	3379      	adds	r3, #121	; 0x79
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	701a      	strb	r2, [r3, #0]
    CONC.Sensors[i].Missed = 0;
 8001cfc:	492d      	ldr	r1, [pc, #180]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	4613      	mov	r3, r2
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	4413      	add	r3, r2
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	440b      	add	r3, r1
 8001d0a:	337c      	adds	r3, #124	; 0x7c
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
    DEMO_DefaultCoding(&(CONC.ShadowSensors[i].Coding), i + 2, CONC.Region);
 8001d10:	68fa      	ldr	r2, [r7, #12]
 8001d12:	4613      	mov	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	4413      	add	r3, r2
 8001d18:	00db      	lsls	r3, r3, #3
 8001d1a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d1e:	4a25      	ldr	r2, [pc, #148]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d20:	4413      	add	r3, r2
 8001d22:	1d18      	adds	r0, r3, #4
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	3302      	adds	r3, #2
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4b22      	ldr	r3, [pc, #136]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d2c:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8001d30:	461a      	mov	r2, r3
 8001d32:	f001 fcb6 	bl	80036a2 <DEMO_DefaultCoding>
    CONC.ShadowSensors[i].CodingApplied = true;       /*Default coding is already applied*/
 8001d36:	491f      	ldr	r1, [pc, #124]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d38:	68fa      	ldr	r2, [r7, #12]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	4413      	add	r3, r2
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	440b      	add	r3, r1
 8001d44:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8001d48:	2201      	movs	r2, #1
 8001d4a:	701a      	strb	r2, [r3, #0]
    CONC.ShadowSensors[i].Eui = 0;
 8001d4c:	4919      	ldr	r1, [pc, #100]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	4613      	mov	r3, r2
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	4413      	add	r3, r2
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	440b      	add	r3, r1
 8001d5a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
    CONC.ShadowSensors[i].ConnectVerified = false;
 8001d62:	4914      	ldr	r1, [pc, #80]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d64:	68fa      	ldr	r2, [r7, #12]
 8001d66:	4613      	mov	r3, r2
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	4413      	add	r3, r2
 8001d6c:	00db      	lsls	r3, r3, #3
 8001d6e:	440b      	add	r3, r1
 8001d70:	f203 13c9 	addw	r3, r3, #457	; 0x1c9
 8001d74:	2200      	movs	r2, #0
 8001d76:	701a      	strb	r2, [r3, #0]
    CONC.ShadowSensors[i].Missed = 0;
 8001d78:	490e      	ldr	r1, [pc, #56]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4413      	add	r3, r2
 8001d82:	00db      	lsls	r3, r3, #3
 8001d84:	440b      	add	r3, r1
 8001d86:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	601a      	str	r2, [r3, #0]
  for(int i = 0; i < (DEMO_SLOT_NUMBER - 2); i++)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	3301      	adds	r3, #1
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2b0d      	cmp	r3, #13
 8001d98:	dd80      	ble.n	8001c9c <CONC_StartBeacon+0xec>
  }
  CONC.Sync.occupied = 0x2;     /*Sync is always occupied*/
 8001d9a:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d9c:	2202      	movs	r2, #2
 8001d9e:	809a      	strh	r2, [r3, #4]

  /*Start sending beacons*/
  CONC.Enable = true;
 8001da0:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
  return 0;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	200002f8 	.word	0x200002f8
 8001db8:	0801067c 	.word	0x0801067c
 8001dbc:	08010604 	.word	0x08010604
 8001dc0:	20000330 	.word	0x20000330

08001dc4 <CONC_StopBeacon>:

/**
 * @brief Stop sending beacons and forget all sensors.
 */
void CONC_StopBeacon (void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
  CONC.Enable = false; /*Stop sending beacons*/
 8001dca:	4b0c      	ldr	r3, [pc, #48]	; (8001dfc <CONC_StopBeacon+0x38>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dd2:	f3ef 8310 	mrs	r3, PRIMASK
 8001dd6:	607b      	str	r3, [r7, #4]
  return(result);
 8001dd8:	687b      	ldr	r3, [r7, #4]

  UTILS_ENTER_CRITICAL_SECTION();
 8001dda:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001ddc:	b672      	cpsid	i
}
 8001dde:	bf00      	nop
  /*Set radio to sleep*/
  Radio.Sleep();
 8001de0:	4b07      	ldr	r3, [pc, #28]	; (8001e00 <CONC_StopBeacon+0x3c>)
 8001de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de4:	4798      	blx	r3
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	f383 8810 	msr	PRIMASK, r3
}
 8001df0:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();
}
 8001df2:	bf00      	nop
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	200002f8 	.word	0x200002f8
 8001e00:	080107cc 	.word	0x080107cc

08001e04 <CONC_IsEnabled>:
/**
 * @brief Get whether beacon sending is enabled.
 * @return true when beacons are sent
 */
bool CONC_IsEnabled (void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return CONC.Enable;
 8001e08:	4b03      	ldr	r3, [pc, #12]	; (8001e18 <CONC_IsEnabled+0x14>)
 8001e0a:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	200002f8 	.word	0x200002f8

08001e1c <CONC_SetModLora>:
 * @param param LoRa modulation parameters
 * @param test_only if true, only respond and do not use the modulation
 * @return CONC_SETMOD_Ok when successfully added the modulation, the modulation will change after a while
 */
CONC_SetModReturn_t CONC_SetModLora (uint32_t eui, const DEMO_coding_lora_t *param, bool test_only)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b090      	sub	sp, #64	; 0x40
 8001e20:	af02      	add	r7, sp, #8
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	4613      	mov	r3, r2
 8001e28:	71fb      	strb	r3, [r7, #7]
  uint32_t slot_nr;             /*Slot number of the eui given*/
  CONC_Sensor_t* shadow_sensor= NULL;        /*Sensor for eui given*/
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t channel_nr;          /*Selected channel number*/
  const DEMO_Channel_t* channel;      /*Iterator over available channels*/

  if(CONC.Enable == false)
 8001e2e:	4b62      	ldr	r3, [pc, #392]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001e30:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8001e34:	f083 0301 	eor.w	r3, r3, #1
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <CONC_SetModLora+0x26>
  {
    return CONC_SETMOD_Fail;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e0b5      	b.n	8001fae <CONC_SetModLora+0x192>
  }

  if(test_only == false)
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	f083 0301 	eor.w	r3, r3, #1
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d013      	beq.n	8001e76 <CONC_SetModLora+0x5a>
  {
    /*Find the sensor*/
    slot_nr = FindEui(eui);
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f000 fdf2 	bl	8002a38 <FindEui>
 8001e54:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(slot_nr == 0)
 8001e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d101      	bne.n	8001e60 <CONC_SetModLora+0x44>
    {
      return CONC_SETMOD_EuiWrong;   /*Eui not found*/
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e0a6      	b.n	8001fae <CONC_SetModLora+0x192>
    }
    shadow_sensor = &(CONC.ShadowSensors[slot_nr - 2]);        /*Get sensor structure*/
 8001e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e62:	1e9a      	subs	r2, r3, #2
 8001e64:	4613      	mov	r3, r2
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	4413      	add	r3, r2
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001e70:	4a51      	ldr	r2, [pc, #324]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001e72:	4413      	add	r3, r2
 8001e74:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /*Check if the modulation is valid*/
  for(channel_nr = 0; (channel_nr < CONC.Subregion->channels_n) && (channel_nr <= DEMO_HDR_CHAN_NR_MAX); channel_nr++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	633b      	str	r3, [r7, #48]	; 0x30
 8001e7a:	e08b      	b.n	8001f94 <CONC_SetModLora+0x178>
  {
    channel = &(CONC.Subregion->channels[channel_nr]);
 8001e7c:	4b4e      	ldr	r3, [pc, #312]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001e7e:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8001e82:	695a      	ldr	r2, [r3, #20]
 8001e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e86:	011b      	lsls	r3, r3, #4
 8001e88:	4413      	add	r3, r2
 8001e8a:	62bb      	str	r3, [r7, #40]	; 0x28

    if(DEMO_BandwidthLora(param) <= channel->max_bw) /*Bandwidth fits*/
 8001e8c:	68b8      	ldr	r0, [r7, #8]
 8001e8e:	f001 fced 	bl	800386c <DEMO_BandwidthLora>
 8001e92:	4602      	mov	r2, r0
 8001e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d878      	bhi.n	8001f8e <CONC_SetModLora+0x172>
    {
      /*Calculate what is the maximal payload and how long is the packet*/
      uint32_t packet_time;
      uint32_t max_payload = DEMO_MaxPayloadLora(param, CONC.Subregion, &packet_time);
 8001e9c:	4b46      	ldr	r3, [pc, #280]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001e9e:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8001ea2:	f107 0210 	add.w	r2, r7, #16
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	68b8      	ldr	r0, [r7, #8]
 8001eaa:	f001 fbac 	bl	8003606 <DEMO_MaxPayloadLora>
 8001eae:	6278      	str	r0, [r7, #36]	; 0x24
      if(max_payload >= sizeof(DEMO_packet_sensor_header_t))   /*Modulation allows to send at least header*/
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb2:	2b05      	cmp	r3, #5
 8001eb4:	d96b      	bls.n	8001f8e <CONC_SetModLora+0x172>
      {
        /*Calculate how many periods must be skipped to comply with duty cycle*/
        uint32_t period = (packet_time * channel->duty_cycle) / (DEMO_SLOT_NUMBER * 1000);
 8001eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	4a3e      	ldr	r2, [pc, #248]	; (8001fbc <CONC_SetModLora+0x1a0>)
 8001ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec8:	0a9b      	lsrs	r3, r3, #10
 8001eca:	623b      	str	r3, [r7, #32]
        if(period <= DEMO_HDR_PARAM_PERIOD_MAX) /*Check that period is achievable*/
 8001ecc:	6a3b      	ldr	r3, [r7, #32]
 8001ece:	2b07      	cmp	r3, #7
 8001ed0:	d85d      	bhi.n	8001f8e <CONC_SetModLora+0x172>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ed2:	f3ef 8310 	mrs	r3, PRIMASK
 8001ed6:	61bb      	str	r3, [r7, #24]
  return(result);
 8001ed8:	69bb      	ldr	r3, [r7, #24]
        {
          UTILS_ENTER_CRITICAL_SECTION();
 8001eda:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8001edc:	b672      	cpsid	i
}
 8001ede:	bf00      	nop
          if(test_only == false)
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	f083 0301 	eor.w	r3, r3, #1
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d035      	beq.n	8001f58 <CONC_SetModLora+0x13c>
          {
            /*Store the config*/
            shadow_sensor->Coding.hdr.data_lim = max_payload;
 8001eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eee:	f003 031f 	and.w	r3, r3, #31
 8001ef2:	b2d9      	uxtb	r1, r3
 8001ef4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ef6:	7953      	ldrb	r3, [r2, #5]
 8001ef8:	f361 0304 	bfi	r3, r1, #0, #5
 8001efc:	7153      	strb	r3, [r2, #5]
            shadow_sensor->Coding.hdr.mode = true;    /*LoRa*/
 8001efe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f00:	7913      	ldrb	r3, [r2, #4]
 8001f02:	f043 0310 	orr.w	r3, r3, #16
 8001f06:	7113      	strb	r3, [r2, #4]
            shadow_sensor->Coding.hdr.period = period;
 8001f08:	6a3b      	ldr	r3, [r7, #32]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	b2d9      	uxtb	r1, r3
 8001f10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f12:	7913      	ldrb	r3, [r2, #4]
 8001f14:	f361 1347 	bfi	r3, r1, #5, #3
 8001f18:	7113      	strb	r3, [r2, #4]
            shadow_sensor->Coding.hdr.chan_nr = channel_nr;
 8001f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	b2d9      	uxtb	r1, r3
 8001f22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f24:	7953      	ldrb	r3, [r2, #5]
 8001f26:	f361 1347 	bfi	r3, r1, #5, #3
 8001f2a:	7153      	strb	r3, [r2, #5]
            shadow_sensor->Coding.lora = *param;      /*Copy LoRa parameters*/
 8001f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f2e:	68ba      	ldr	r2, [r7, #8]
 8001f30:	3306      	adds	r3, #6
 8001f32:	8812      	ldrh	r2, [r2, #0]
 8001f34:	801a      	strh	r2, [r3, #0]

            /*Validate config*/
            DEMO_ValidateCodingHdr(&(shadow_sensor->Coding.hdr), CONC.Subregion);
 8001f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f38:	3304      	adds	r3, #4
 8001f3a:	4a1f      	ldr	r2, [pc, #124]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001f3c:	f8d2 2320 	ldr.w	r2, [r2, #800]	; 0x320
 8001f40:	4611      	mov	r1, r2
 8001f42:	4618      	mov	r0, r3
 8001f44:	f001 fd10 	bl	8003968 <DEMO_ValidateCodingHdr>
            DEMO_ValidateCodingLora(&(shadow_sensor->Coding.lora));
 8001f48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f4a:	3306      	adds	r3, #6
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f001 fd36 	bl	80039be <DEMO_ValidateCodingLora>

            /*Put the coding to be broadcast in Sync*/
            shadow_sensor->CodingApplied = false;
 8001f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f54:	2200      	movs	r2, #0
 8001f56:	741a      	strb	r2, [r3, #16]
          }

          /*Print limitations, print probably needs to be in critical section*/
          if ((test_only == true) || (period > 0) || (max_payload < DEMO_SENSOR_MAX_PAYLOAD))
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d105      	bne.n	8001f6a <CONC_SetModLora+0x14e>
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d102      	bne.n	8001f6a <CONC_SetModLora+0x14e>
 8001f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f66:	2b19      	cmp	r3, #25
 8001f68:	d809      	bhi.n	8001f7e <CONC_SetModLora+0x162>
          {
            APP_PRINTF("AT+MOD_LIM=%u,%u\r\n", period, max_payload);
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6c:	9301      	str	r3, [sp, #4]
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	4b13      	ldr	r3, [pc, #76]	; (8001fc0 <CONC_SetModLora+0x1a4>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	2100      	movs	r1, #0
 8001f78:	2000      	movs	r0, #0
 8001f7a:	f00b f82b 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	f383 8810 	msr	PRIMASK, r3
}
 8001f88:	bf00      	nop
          }
          UTILS_EXIT_CRITICAL_SECTION();
          return CONC_SETMOD_Ok;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	e00f      	b.n	8001fae <CONC_SetModLora+0x192>
  for(channel_nr = 0; (channel_nr < CONC.Subregion->channels_n) && (channel_nr <= DEMO_HDR_CHAN_NR_MAX); channel_nr++)
 8001f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f90:	3301      	adds	r3, #1
 8001f92:	633b      	str	r3, [r7, #48]	; 0x30
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001f96:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8001f9a:	691b      	ldr	r3, [r3, #16]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d203      	bcs.n	8001fac <CONC_SetModLora+0x190>
 8001fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa6:	2b07      	cmp	r3, #7
 8001fa8:	f67f af68 	bls.w	8001e7c <CONC_SetModLora+0x60>
        }
      }
    }
  }

  return CONC_SETMOD_ModNotAllowed;     /*Didn't find viable channel*/
 8001fac:	2303      	movs	r3, #3
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3738      	adds	r7, #56	; 0x38
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	200002f8 	.word	0x200002f8
 8001fbc:	10624dd3 	.word	0x10624dd3
 8001fc0:	0800fbfc 	.word	0x0800fbfc

08001fc4 <CONC_SetModFSK>:
 * @param param FSK modulation parameters
 * @param test_only if true, only respond and do not use the modulation
 * @return CONC_SETMOD_Ok when successfully added the modulation, the modulation will change after a while
 */
CONC_SetModReturn_t CONC_SetModFSK (uint32_t eui, const DEMO_coding_fsk_t *param, bool test_only)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b090      	sub	sp, #64	; 0x40
 8001fc8:	af02      	add	r7, sp, #8
 8001fca:	60f8      	str	r0, [r7, #12]
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	71fb      	strb	r3, [r7, #7]
  uint32_t slot_nr;             /*Slot number of the eui given*/
  CONC_Sensor_t* shadow_sensor= NULL;        /*Sensor for eui given*/
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t channel_nr;          /*Selected channel number*/
  const DEMO_Channel_t* channel;      /*Pointer to iterate over channels*/

  if(test_only == false)
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	f083 0301 	eor.w	r3, r3, #1
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d013      	beq.n	800200a <CONC_SetModFSK+0x46>
  {
    /*Find the sensor*/
    slot_nr = FindEui(eui);
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f000 fd28 	bl	8002a38 <FindEui>
 8001fe8:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(slot_nr == 0)
 8001fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d101      	bne.n	8001ff4 <CONC_SetModFSK+0x30>
    {
      return CONC_SETMOD_EuiWrong;   /*Eui not found*/
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	e0bc      	b.n	800216e <CONC_SetModFSK+0x1aa>
    }
    shadow_sensor = &(CONC.ShadowSensors[slot_nr - 2]);        /*Get sensor structure*/
 8001ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ff6:	1e9a      	subs	r2, r3, #2
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	4413      	add	r3, r2
 8001ffe:	00db      	lsls	r3, r3, #3
 8002000:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002004:	4a5c      	ldr	r2, [pc, #368]	; (8002178 <CONC_SetModFSK+0x1b4>)
 8002006:	4413      	add	r3, r2
 8002008:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /*Check MSK limit*/
  if((param->fdev * 4) < param->br)
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	791a      	ldrb	r2, [r3, #4]
 800200e:	7959      	ldrb	r1, [r3, #5]
 8002010:	0209      	lsls	r1, r1, #8
 8002012:	430a      	orrs	r2, r1
 8002014:	799b      	ldrb	r3, [r3, #6]
 8002016:	041b      	lsls	r3, r3, #16
 8002018:	4313      	orrs	r3, r2
 800201a:	009a      	lsls	r2, r3, #2
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	7819      	ldrb	r1, [r3, #0]
 8002020:	7858      	ldrb	r0, [r3, #1]
 8002022:	0200      	lsls	r0, r0, #8
 8002024:	4301      	orrs	r1, r0
 8002026:	789b      	ldrb	r3, [r3, #2]
 8002028:	041b      	lsls	r3, r3, #16
 800202a:	430b      	orrs	r3, r1
 800202c:	429a      	cmp	r2, r3
 800202e:	da01      	bge.n	8002034 <CONC_SetModFSK+0x70>
  {
    return CONC_SETMOD_ModWrong;
 8002030:	2304      	movs	r3, #4
 8002032:	e09c      	b.n	800216e <CONC_SetModFSK+0x1aa>
  }

  /*Check if the modulation is valid*/
  for(channel_nr = 0; (channel_nr < CONC.Subregion->channels_n) && (channel_nr <= DEMO_HDR_CHAN_NR_MAX); channel_nr++)
 8002034:	2300      	movs	r3, #0
 8002036:	633b      	str	r3, [r7, #48]	; 0x30
 8002038:	e08c      	b.n	8002154 <CONC_SetModFSK+0x190>
  {
    channel = &(CONC.Subregion->channels[channel_nr]);  /*Iterate over channels*/
 800203a:	4b4f      	ldr	r3, [pc, #316]	; (8002178 <CONC_SetModFSK+0x1b4>)
 800203c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002040:	695a      	ldr	r2, [r3, #20]
 8002042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002044:	011b      	lsls	r3, r3, #4
 8002046:	4413      	add	r3, r2
 8002048:	62bb      	str	r3, [r7, #40]	; 0x28

    if(DEMO_BandwidthFsk(param) <= channel->max_bw) /*Bandwidth fits*/
 800204a:	68b8      	ldr	r0, [r7, #8]
 800204c:	f001 fc36 	bl	80038bc <DEMO_BandwidthFsk>
 8002050:	4602      	mov	r2, r0
 8002052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	429a      	cmp	r2, r3
 8002058:	d879      	bhi.n	800214e <CONC_SetModFSK+0x18a>
    {
      /*Calculate what is the maximal payload and how long is the packet*/
      uint32_t packet_time;
      uint32_t max_payload = DEMO_MaxPayloadFsk(param, CONC.Subregion, &packet_time);
 800205a:	4b47      	ldr	r3, [pc, #284]	; (8002178 <CONC_SetModFSK+0x1b4>)
 800205c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002060:	f107 0210 	add.w	r2, r7, #16
 8002064:	4619      	mov	r1, r3
 8002066:	68b8      	ldr	r0, [r7, #8]
 8002068:	f001 faf4 	bl	8003654 <DEMO_MaxPayloadFsk>
 800206c:	6278      	str	r0, [r7, #36]	; 0x24
      if(max_payload >= sizeof(DEMO_packet_sensor_header_t))      /*Modulation allows to send at least header*/
 800206e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002070:	2b05      	cmp	r3, #5
 8002072:	d96c      	bls.n	800214e <CONC_SetModFSK+0x18a>
      {
        /*Calculate how many periods must be skipped to comply with duty cycle*/
        uint32_t period = (packet_time * channel->duty_cycle) / (DEMO_SLOT_NUMBER * 1000);
 8002074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	461a      	mov	r2, r3
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	fb02 f303 	mul.w	r3, r2, r3
 8002080:	4a3e      	ldr	r2, [pc, #248]	; (800217c <CONC_SetModFSK+0x1b8>)
 8002082:	fba2 2303 	umull	r2, r3, r2, r3
 8002086:	0a9b      	lsrs	r3, r3, #10
 8002088:	623b      	str	r3, [r7, #32]
        if(period <= DEMO_HDR_PARAM_PERIOD_MAX) /*Check that period is achievable*/
 800208a:	6a3b      	ldr	r3, [r7, #32]
 800208c:	2b07      	cmp	r3, #7
 800208e:	d85e      	bhi.n	800214e <CONC_SetModFSK+0x18a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002090:	f3ef 8310 	mrs	r3, PRIMASK
 8002094:	61bb      	str	r3, [r7, #24]
  return(result);
 8002096:	69bb      	ldr	r3, [r7, #24]
        {
          UTILS_ENTER_CRITICAL_SECTION();
 8002098:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800209a:	b672      	cpsid	i
}
 800209c:	bf00      	nop
          if(test_only == false)
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	f083 0301 	eor.w	r3, r3, #1
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d036      	beq.n	8002118 <CONC_SetModFSK+0x154>
          {
            /*Store the config*/
            shadow_sensor->Coding.hdr.data_lim = max_payload;
 80020aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ac:	f003 031f 	and.w	r3, r3, #31
 80020b0:	b2d9      	uxtb	r1, r3
 80020b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020b4:	7953      	ldrb	r3, [r2, #5]
 80020b6:	f361 0304 	bfi	r3, r1, #0, #5
 80020ba:	7153      	strb	r3, [r2, #5]
            shadow_sensor->Coding.hdr.mode = false;    /*FSK*/
 80020bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020be:	7913      	ldrb	r3, [r2, #4]
 80020c0:	f36f 1304 	bfc	r3, #4, #1
 80020c4:	7113      	strb	r3, [r2, #4]
            shadow_sensor->Coding.hdr.period = period;
 80020c6:	6a3b      	ldr	r3, [r7, #32]
 80020c8:	f003 0307 	and.w	r3, r3, #7
 80020cc:	b2d9      	uxtb	r1, r3
 80020ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020d0:	7913      	ldrb	r3, [r2, #4]
 80020d2:	f361 1347 	bfi	r3, r1, #5, #3
 80020d6:	7113      	strb	r3, [r2, #4]
            shadow_sensor->Coding.hdr.chan_nr = channel_nr;
 80020d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	b2d9      	uxtb	r1, r3
 80020e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020e2:	7953      	ldrb	r3, [r2, #5]
 80020e4:	f361 1347 	bfi	r3, r1, #5, #3
 80020e8:	7153      	strb	r3, [r2, #5]
            shadow_sensor->Coding.fsk = *param;       /*Copy FSK parameters*/
 80020ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ec:	68ba      	ldr	r2, [r7, #8]
 80020ee:	3308      	adds	r3, #8
 80020f0:	6810      	ldr	r0, [r2, #0]
 80020f2:	6851      	ldr	r1, [r2, #4]
 80020f4:	c303      	stmia	r3!, {r0, r1}

            /*Validate config*/
            DEMO_ValidateCodingHdr(&(shadow_sensor->Coding.hdr), CONC.Subregion);
 80020f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020f8:	3304      	adds	r3, #4
 80020fa:	4a1f      	ldr	r2, [pc, #124]	; (8002178 <CONC_SetModFSK+0x1b4>)
 80020fc:	f8d2 2320 	ldr.w	r2, [r2, #800]	; 0x320
 8002100:	4611      	mov	r1, r2
 8002102:	4618      	mov	r0, r3
 8002104:	f001 fc30 	bl	8003968 <DEMO_ValidateCodingHdr>
            DEMO_ValidateCodingFsk(&(shadow_sensor->Coding.fsk));
 8002108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800210a:	3308      	adds	r3, #8
 800210c:	4618      	mov	r0, r3
 800210e:	f001 fc97 	bl	8003a40 <DEMO_ValidateCodingFsk>

            /*Put the coding to be broadcast in Sync*/
            shadow_sensor->CodingApplied = false;
 8002112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002114:	2200      	movs	r2, #0
 8002116:	741a      	strb	r2, [r3, #16]
          }

          /*Print limitations, print probably needs to be in critical section*/
          if ((test_only == true) || (period > 0) || (max_payload < DEMO_SENSOR_MAX_PAYLOAD))
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d105      	bne.n	800212a <CONC_SetModFSK+0x166>
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d102      	bne.n	800212a <CONC_SetModFSK+0x166>
 8002124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002126:	2b19      	cmp	r3, #25
 8002128:	d809      	bhi.n	800213e <CONC_SetModFSK+0x17a>
          {
            APP_PRINTF("AT+MOD_LIM=%u,%u\r\n", period, max_payload);
 800212a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212c:	9301      	str	r3, [sp, #4]
 800212e:	6a3b      	ldr	r3, [r7, #32]
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	4b13      	ldr	r3, [pc, #76]	; (8002180 <CONC_SetModFSK+0x1bc>)
 8002134:	2200      	movs	r2, #0
 8002136:	2100      	movs	r1, #0
 8002138:	2000      	movs	r0, #0
 800213a:	f00a ff4b 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	f383 8810 	msr	PRIMASK, r3
}
 8002148:	bf00      	nop
          }
          UTILS_EXIT_CRITICAL_SECTION();
          return CONC_SETMOD_Ok;
 800214a:	2300      	movs	r3, #0
 800214c:	e00f      	b.n	800216e <CONC_SetModFSK+0x1aa>
  for(channel_nr = 0; (channel_nr < CONC.Subregion->channels_n) && (channel_nr <= DEMO_HDR_CHAN_NR_MAX); channel_nr++)
 800214e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002150:	3301      	adds	r3, #1
 8002152:	633b      	str	r3, [r7, #48]	; 0x30
 8002154:	4b08      	ldr	r3, [pc, #32]	; (8002178 <CONC_SetModFSK+0x1b4>)
 8002156:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	461a      	mov	r2, r3
 800215e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002160:	4293      	cmp	r3, r2
 8002162:	d203      	bcs.n	800216c <CONC_SetModFSK+0x1a8>
 8002164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002166:	2b07      	cmp	r3, #7
 8002168:	f67f af67 	bls.w	800203a <CONC_SetModFSK+0x76>
        }
      }
    }
  }

  return CONC_SETMOD_ModNotAllowed;     /*Didn't find viable channel*/
 800216c:	2303      	movs	r3, #3
}
 800216e:	4618      	mov	r0, r3
 8002170:	3738      	adds	r7, #56	; 0x38
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	200002f8 	.word	0x200002f8
 800217c:	10624dd3 	.word	0x10624dd3
 8002180:	0800fbfc 	.word	0x0800fbfc

08002184 <LedsOff>:
/**
 * @brief Turn all LEDs off.
 * Used as a timer callback.
 */
static void LedsOff(void* context)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  UNUSED(context);
  BSP_LED_Off(LED_GREEN);
 800218c:	2001      	movs	r0, #1
 800218e:	f007 ff99 	bl	800a0c4 <BSP_LED_Off>
  BSP_LED_Off(LED_BLUE);
 8002192:	2000      	movs	r0, #0
 8002194:	f007 ff96 	bl	800a0c4 <BSP_LED_Off>
}
 8002198:	bf00      	nop
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}

080021a0 <LedsEffect>:

static void LedsEffect(void* context)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  UNUSED(context);
  if (1U==BSP_LED_GetState(LED_BLUE))
 80021a8:	2000      	movs	r0, #0
 80021aa:	f007 ffa5 	bl	800a0f8 <BSP_LED_GetState>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d106      	bne.n	80021c2 <LedsEffect+0x22>
  {
    BSP_LED_Off( LED_BLUE);
 80021b4:	2000      	movs	r0, #0
 80021b6:	f007 ff85 	bl	800a0c4 <BSP_LED_Off>
    BSP_LED_On( LED_GREEN);
 80021ba:	2001      	movs	r0, #1
 80021bc:	f007 ff68 	bl	800a090 <BSP_LED_On>
 80021c0:	e01c      	b.n	80021fc <LedsEffect+0x5c>
  } 
  else if(1U==BSP_LED_GetState(LED_GREEN))
 80021c2:	2001      	movs	r0, #1
 80021c4:	f007 ff98 	bl	800a0f8 <BSP_LED_GetState>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d106      	bne.n	80021dc <LedsEffect+0x3c>
  {
    BSP_LED_Off( LED_GREEN);
 80021ce:	2001      	movs	r0, #1
 80021d0:	f007 ff78 	bl	800a0c4 <BSP_LED_Off>
    BSP_LED_On( LED_RED);
 80021d4:	2002      	movs	r0, #2
 80021d6:	f007 ff5b 	bl	800a090 <BSP_LED_On>
 80021da:	e00f      	b.n	80021fc <LedsEffect+0x5c>
  }
  else if (1U==BSP_LED_GetState(LED_RED))
 80021dc:	2002      	movs	r0, #2
 80021de:	f007 ff8b 	bl	800a0f8 <BSP_LED_GetState>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d106      	bne.n	80021f6 <LedsEffect+0x56>
  {
    BSP_LED_Off( LED_RED);
 80021e8:	2002      	movs	r0, #2
 80021ea:	f007 ff6b 	bl	800a0c4 <BSP_LED_Off>
    BSP_LED_On( LED_BLUE);
 80021ee:	2000      	movs	r0, #0
 80021f0:	f007 ff4e 	bl	800a090 <BSP_LED_On>
 80021f4:	e002      	b.n	80021fc <LedsEffect+0x5c>
  }
  else
  {
    BSP_LED_On( LED_BLUE);
 80021f6:	2000      	movs	r0, #0
 80021f8:	f007 ff4a 	bl	800a090 <BSP_LED_On>
  }
  UTIL_TIMER_Start(&CONC.LedEffect);
 80021fc:	4803      	ldr	r0, [pc, #12]	; (800220c <LedsEffect+0x6c>)
 80021fe:	f00b fc57 	bl	800dab0 <UTIL_TIMER_Start>
}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000330 	.word	0x20000330

08002210 <LedBlink>:
/**
 * @brief Do a short blink with a LED.
 * @param Led which LED
 */
static void LedBlink(Led_TypeDef Led)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	71fb      	strb	r3, [r7, #7]
  BSP_LED_On(Led);
 800221a:	79fb      	ldrb	r3, [r7, #7]
 800221c:	4618      	mov	r0, r3
 800221e:	f007 ff37 	bl	800a090 <BSP_LED_On>
  UTIL_TIMER_Start(&CONC.LedTimer);
 8002222:	4803      	ldr	r0, [pc, #12]	; (8002230 <LedBlink+0x20>)
 8002224:	f00b fc44 	bl	800dab0 <UTIL_TIMER_Start>
}
 8002228:	bf00      	nop
 800222a:	3708      	adds	r7, #8
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	20000318 	.word	0x20000318

08002234 <SendBeacon>:

/**
 * @brief Send beacon.
 */
static void SendBeacon (void)
{
 8002234:	b590      	push	{r4, r7, lr}
 8002236:	b08d      	sub	sp, #52	; 0x34
 8002238:	af0a      	add	r7, sp, #40	; 0x28
  if(CONC.Subregion->hopping == true)
 800223a:	4b82      	ldr	r3, [pc, #520]	; (8002444 <SendBeacon+0x210>)
 800223c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002240:	7a9b      	ldrb	r3, [r3, #10]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	b2db      	uxtb	r3, r3
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00c      	beq.n	8002266 <SendBeacon+0x32>
  {
    /*Generate seed,*/
    CONC.Beacon.seed = Prbs9Next();
 800224c:	f000 fe54 	bl	8002ef8 <Prbs9Next>
 8002250:	4603      	mov	r3, r0
 8002252:	461a      	mov	r2, r3
 8002254:	4b7b      	ldr	r3, [pc, #492]	; (8002444 <SendBeacon+0x210>)
 8002256:	705a      	strb	r2, [r3, #1]
    CONC.PseudorandomState = CONC.Beacon.seed;    /*And init pseudorandom state*/
 8002258:	4b7a      	ldr	r3, [pc, #488]	; (8002444 <SendBeacon+0x210>)
 800225a:	785b      	ldrb	r3, [r3, #1]
 800225c:	461a      	mov	r2, r3
 800225e:	4b79      	ldr	r3, [pc, #484]	; (8002444 <SendBeacon+0x210>)
 8002260:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
 8002264:	e006      	b.n	8002274 <SendBeacon+0x40>
  }
  else  /*Not used*/
  {
    CONC.Beacon.seed = 0;
 8002266:	4b77      	ldr	r3, [pc, #476]	; (8002444 <SendBeacon+0x210>)
 8002268:	2200      	movs	r2, #0
 800226a:	705a      	strb	r2, [r3, #1]
    CONC.PseudorandomState = 0;
 800226c:	4b75      	ldr	r3, [pc, #468]	; (8002444 <SendBeacon+0x210>)
 800226e:	2200      	movs	r2, #0
 8002270:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
  }

  /*Set radio parameters*/
  Radio.SetChannel(CONC.Region->beacon_freq); /*Frequency*/
 8002274:	4b74      	ldr	r3, [pc, #464]	; (8002448 <SendBeacon+0x214>)
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	4a72      	ldr	r2, [pc, #456]	; (8002444 <SendBeacon+0x210>)
 800227a:	f8d2 231c 	ldr.w	r2, [r2, #796]	; 0x31c
 800227e:	6852      	ldr	r2, [r2, #4]
 8002280:	4610      	mov	r0, r2
 8002282:	4798      	blx	r3
  Radio.SetModem(MODEM_LORA);
 8002284:	4b70      	ldr	r3, [pc, #448]	; (8002448 <SendBeacon+0x214>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	2001      	movs	r0, #1
 800228a:	4798      	blx	r3
  if (CONC.Subregion->hopping == true)
 800228c:	4b6d      	ldr	r3, [pc, #436]	; (8002444 <SendBeacon+0x210>)
 800228e:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002292:	7a9b      	ldrb	r3, [r3, #10]
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d01e      	beq.n	80022dc <SendBeacon+0xa8>
  {
    /*beacon at 500kHz*/
    Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 800229e:	4b6a      	ldr	r3, [pc, #424]	; (8002448 <SendBeacon+0x214>)
 80022a0:	69dc      	ldr	r4, [r3, #28]
                      CONC.Subregion->beacon_power, /*Power*/
 80022a2:	4b68      	ldr	r3, [pc, #416]	; (8002444 <SendBeacon+0x210>)
 80022a4:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 80022a8:	685b      	ldr	r3, [r3, #4]
    Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 80022aa:	b259      	sxtb	r1, r3
 80022ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022b0:	9308      	str	r3, [sp, #32]
 80022b2:	2300      	movs	r3, #0
 80022b4:	9307      	str	r3, [sp, #28]
 80022b6:	2300      	movs	r3, #0
 80022b8:	9306      	str	r3, [sp, #24]
 80022ba:	2300      	movs	r3, #0
 80022bc:	9305      	str	r3, [sp, #20]
 80022be:	2300      	movs	r3, #0
 80022c0:	9304      	str	r3, [sp, #16]
 80022c2:	2301      	movs	r3, #1
 80022c4:	9303      	str	r3, [sp, #12]
 80022c6:	2324      	movs	r3, #36	; 0x24
 80022c8:	9302      	str	r3, [sp, #8]
 80022ca:	2301      	movs	r3, #1
 80022cc:	9301      	str	r3, [sp, #4]
 80022ce:	230c      	movs	r3, #12
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2302      	movs	r3, #2
 80022d4:	2200      	movs	r2, #0
 80022d6:	2001      	movs	r0, #1
 80022d8:	47a0      	blx	r4
 80022da:	e030      	b.n	800233e <SendBeacon+0x10a>
                      0, /*IQ not inverted*/
                      1000); /*Tx timeout is not needed*/
  }
  else
  {
      Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 80022dc:	4b5a      	ldr	r3, [pc, #360]	; (8002448 <SendBeacon+0x214>)
 80022de:	69dc      	ldr	r4, [r3, #28]
                    CONC.Subregion->beacon_power, /*Power*/
 80022e0:	4b58      	ldr	r3, [pc, #352]	; (8002444 <SendBeacon+0x210>)
 80022e2:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 80022e6:	685b      	ldr	r3, [r3, #4]
      Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 80022e8:	b259      	sxtb	r1, r3
                    0, /*FSK parameter*/
                    DEMO_BW_TO_SETTXCONFIG(CONC.Region->beacon_bw), /*Bandwidth*/
 80022ea:	4b56      	ldr	r3, [pc, #344]	; (8002444 <SendBeacon+0x210>)
 80022ec:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80022f0:	7a1b      	ldrb	r3, [r3, #8]
 80022f2:	3b07      	subs	r3, #7
      Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d806      	bhi.n	8002306 <SendBeacon+0xd2>
                    DEMO_BW_TO_SETTXCONFIG(CONC.Region->beacon_bw), /*Bandwidth*/
 80022f8:	4b52      	ldr	r3, [pc, #328]	; (8002444 <SendBeacon+0x210>)
 80022fa:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80022fe:	7a1b      	ldrb	r3, [r3, #8]
 8002300:	3b07      	subs	r3, #7
      Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 8002302:	461a      	mov	r2, r3
 8002304:	e000      	b.n	8002308 <SendBeacon+0xd4>
 8002306:	2200      	movs	r2, #0
                    CONC.Region->beacon_sf, /*Spreading factor*/
 8002308:	4b4e      	ldr	r3, [pc, #312]	; (8002444 <SendBeacon+0x210>)
 800230a:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 800230e:	7a5b      	ldrb	r3, [r3, #9]
      Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 8002310:	4618      	mov	r0, r3
 8002312:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002316:	9308      	str	r3, [sp, #32]
 8002318:	2300      	movs	r3, #0
 800231a:	9307      	str	r3, [sp, #28]
 800231c:	2300      	movs	r3, #0
 800231e:	9306      	str	r3, [sp, #24]
 8002320:	2300      	movs	r3, #0
 8002322:	9305      	str	r3, [sp, #20]
 8002324:	2300      	movs	r3, #0
 8002326:	9304      	str	r3, [sp, #16]
 8002328:	2301      	movs	r3, #1
 800232a:	9303      	str	r3, [sp, #12]
 800232c:	2324      	movs	r3, #36	; 0x24
 800232e:	9302      	str	r3, [sp, #8]
 8002330:	2301      	movs	r3, #1
 8002332:	9301      	str	r3, [sp, #4]
 8002334:	9000      	str	r0, [sp, #0]
 8002336:	4613      	mov	r3, r2
 8002338:	2200      	movs	r2, #0
 800233a:	2001      	movs	r0, #1
 800233c:	47a0      	blx	r4
                    0, 0, /*No hopping*/
                    0, /*IQ not inverted*/
                    1000); /*Tx timeout is not needed*/
  }
  /*Listen Before Talk is required*/
  if (CONC.Subregion->lbt)
 800233e:	4b41      	ldr	r3, [pc, #260]	; (8002444 <SendBeacon+0x210>)
 8002340:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002344:	7a9b      	ldrb	r3, [r3, #10]
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b00      	cmp	r3, #0
 800234e:	d022      	beq.n	8002396 <SendBeacon+0x162>
  {
    if(DEMO_WaitForFreeChannel(MODEM_LORA, CONC.Subregion->lbt_rssi, CONC.Subregion->lbt_time,
 8002350:	4b3c      	ldr	r3, [pc, #240]	; (8002444 <SendBeacon+0x210>)
 8002352:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002356:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 800235a:	4b3a      	ldr	r3, [pc, #232]	; (8002444 <SendBeacon+0x210>)
 800235c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002360:	7adb      	ldrb	r3, [r3, #11]
 8002362:	461a      	mov	r2, r3
                               DEMO_MAX_END_OF_PACKET_TX - CONC.Region->beacon_length) == false)
 8002364:	4b37      	ldr	r3, [pc, #220]	; (8002444 <SendBeacon+0x210>)
 8002366:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 800236a:	895b      	ldrh	r3, [r3, #10]
 800236c:	f5c3 736b 	rsb	r3, r3, #940	; 0x3ac
    if(DEMO_WaitForFreeChannel(MODEM_LORA, CONC.Subregion->lbt_rssi, CONC.Subregion->lbt_time,
 8002370:	2001      	movs	r0, #1
 8002372:	f000 ff45 	bl	8003200 <DEMO_WaitForFreeChannel>
 8002376:	4603      	mov	r3, r0
                               DEMO_MAX_END_OF_PACKET_TX - CONC.Region->beacon_length) == false)
 8002378:	f083 0301 	eor.w	r3, r3, #1
 800237c:	b2db      	uxtb	r3, r3
    if(DEMO_WaitForFreeChannel(MODEM_LORA, CONC.Subregion->lbt_rssi, CONC.Subregion->lbt_time,
 800237e:	2b00      	cmp	r3, #0
 8002380:	d009      	beq.n	8002396 <SendBeacon+0x162>
    {
      Radio.Sleep();
 8002382:	4b31      	ldr	r3, [pc, #196]	; (8002448 <SendBeacon+0x214>)
 8002384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002386:	4798      	blx	r3
      APP_LOG(TS_ON, VLEVEL_L, "Beacon transmission failed\n\r");
 8002388:	4b30      	ldr	r3, [pc, #192]	; (800244c <SendBeacon+0x218>)
 800238a:	2201      	movs	r2, #1
 800238c:	2100      	movs	r1, #0
 800238e:	2001      	movs	r0, #1
 8002390:	f00a fe20 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
      return; /*Sending of Beacon failed*/
 8002394:	e053      	b.n	800243e <SendBeacon+0x20a>
    }
  }

  /*Send*/
  CONC.Beacon.offset = (int32_t)CONC.Region->beacon_length      /*Mark end of the packet*/
 8002396:	4b2b      	ldr	r3, [pc, #172]	; (8002444 <SendBeacon+0x210>)
 8002398:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 800239c:	895c      	ldrh	r4, [r3, #10]
      + (int32_t)CONC_LPTIM_TO_MS(LL_LPTIM_GetCounter(LPTIM1))  /*Delay caused by config and LBT*/
 800239e:	482c      	ldr	r0, [pc, #176]	; (8002450 <SendBeacon+0x21c>)
 80023a0:	f7ff fa7b 	bl	800189a <LL_LPTIM_GetCounter>
 80023a4:	4602      	mov	r2, r0
 80023a6:	4613      	mov	r3, r2
 80023a8:	015b      	lsls	r3, r3, #5
 80023aa:	1a9b      	subs	r3, r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	0b1b      	lsrs	r3, r3, #12
      + CONC_BEACON_OFFSET_TRIM;                                /*Configurable trim*/
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	4423      	add	r3, r4
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023bc:	b299      	uxth	r1, r3
  CONC.Beacon.offset = (int32_t)CONC.Region->beacon_length      /*Mark end of the packet*/
 80023be:	4a21      	ldr	r2, [pc, #132]	; (8002444 <SendBeacon+0x210>)
 80023c0:	8853      	ldrh	r3, [r2, #2]
 80023c2:	f361 0309 	bfi	r3, r1, #0, #10
 80023c6:	8053      	strh	r3, [r2, #2]
  CONC.Beacon.sum = 0;  /*Set to 0 before summing bytes*/
 80023c8:	4a1e      	ldr	r2, [pc, #120]	; (8002444 <SendBeacon+0x210>)
 80023ca:	78d3      	ldrb	r3, [r2, #3]
 80023cc:	f36f 1307 	bfc	r3, #4, #4
 80023d0:	70d3      	strb	r3, [r2, #3]
  uint8_t bytesum = ((uint8_t*)&CONC.Beacon)[0] + ((uint8_t*)&CONC.Beacon)[1]
 80023d2:	4b1c      	ldr	r3, [pc, #112]	; (8002444 <SendBeacon+0x210>)
 80023d4:	781a      	ldrb	r2, [r3, #0]
 80023d6:	4b1f      	ldr	r3, [pc, #124]	; (8002454 <SendBeacon+0x220>)
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	4413      	add	r3, r2
 80023dc:	b2da      	uxtb	r2, r3
                  + ((uint8_t*)&CONC.Beacon)[2] + ((uint8_t*)&CONC.Beacon)[3];
 80023de:	4b1e      	ldr	r3, [pc, #120]	; (8002458 <SendBeacon+0x224>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	4413      	add	r3, r2
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4b1d      	ldr	r3, [pc, #116]	; (800245c <SendBeacon+0x228>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
  uint8_t bytesum = ((uint8_t*)&CONC.Beacon)[0] + ((uint8_t*)&CONC.Beacon)[1]
 80023ea:	4413      	add	r3, r2
 80023ec:	71fb      	strb	r3, [r7, #7]
  CONC.Beacon.sum = - ((bytesum + (bytesum >> 4)) & 0xf);   //Add negative value of primitive checksum
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	091b      	lsrs	r3, r3, #4
 80023f2:	b2da      	uxtb	r2, r3
 80023f4:	79fb      	ldrb	r3, [r7, #7]
 80023f6:	4413      	add	r3, r2
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	f003 030f 	and.w	r3, r3, #15
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	425b      	negs	r3, r3
 8002402:	b2db      	uxtb	r3, r3
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	b2d9      	uxtb	r1, r3
 800240a:	4a0e      	ldr	r2, [pc, #56]	; (8002444 <SendBeacon+0x210>)
 800240c:	78d3      	ldrb	r3, [r2, #3]
 800240e:	f361 1307 	bfi	r3, r1, #4, #4
 8002412:	70d3      	strb	r3, [r2, #3]

  Radio.Send((uint8_t*)&CONC.Beacon, 4); /*Send beacon*/
 8002414:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <SendBeacon+0x214>)
 8002416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002418:	2104      	movs	r1, #4
 800241a:	480a      	ldr	r0, [pc, #40]	; (8002444 <SendBeacon+0x210>)
 800241c:	4798      	blx	r3

  EvaluateLastPeriod(); /*Check all sensors and update occupied mask before Sync*/
 800241e:	f000 fa25 	bl	800286c <EvaluateLastPeriod>
  
  APP_LOG(TS_ON, VLEVEL_H, "Beacon Tx at %d\n\r",(CONC.Region->beacon_freq));
 8002422:	4b08      	ldr	r3, [pc, #32]	; (8002444 <SendBeacon+0x210>)
 8002424:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	4b0c      	ldr	r3, [pc, #48]	; (8002460 <SendBeacon+0x22c>)
 800242e:	2201      	movs	r2, #1
 8002430:	2100      	movs	r1, #0
 8002432:	2003      	movs	r0, #3
 8002434:	f00a fdce 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
  /*Notify*/
  BSP_LED_On(LED_RED);
 8002438:	2002      	movs	r0, #2
 800243a:	f007 fe29 	bl	800a090 <BSP_LED_On>
}
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	bd90      	pop	{r4, r7, pc}
 8002444:	200002f8 	.word	0x200002f8
 8002448:	080107cc 	.word	0x080107cc
 800244c:	0800fc10 	.word	0x0800fc10
 8002450:	40007c00 	.word	0x40007c00
 8002454:	200002f9 	.word	0x200002f9
 8002458:	200002fa 	.word	0x200002fa
 800245c:	200002fb 	.word	0x200002fb
 8002460:	0800fc30 	.word	0x0800fc30

08002464 <SendSync>:

/**
 * @brief Send sync.
 */
static void SendSync (void)
{
 8002464:	b590      	push	{r4, r7, lr}
 8002466:	b08f      	sub	sp, #60	; 0x3c
 8002468:	af0a      	add	r7, sp, #40	; 0x28
  const DEMO_Channel_t* channel;

  if(CONC.Subregion->hopping == true)
 800246a:	4b65      	ldr	r3, [pc, #404]	; (8002600 <SendSync+0x19c>)
 800246c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002470:	7a9b      	ldrb	r3, [r3, #10]
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b00      	cmp	r3, #0
 800247a:	d013      	beq.n	80024a4 <SendSync+0x40>
  {
    /*Select one of available channels, depending only on seed*/
    channel = &(CONC.Subregion->channels[CONC.Beacon.seed % CONC.Subregion->channels_n]);
 800247c:	4b60      	ldr	r3, [pc, #384]	; (8002600 <SendSync+0x19c>)
 800247e:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002482:	6959      	ldr	r1, [r3, #20]
 8002484:	4b5e      	ldr	r3, [pc, #376]	; (8002600 <SendSync+0x19c>)
 8002486:	785b      	ldrb	r3, [r3, #1]
 8002488:	461a      	mov	r2, r3
 800248a:	4b5d      	ldr	r3, [pc, #372]	; (8002600 <SendSync+0x19c>)
 800248c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	fb92 f0f3 	sdiv	r0, r2, r3
 8002496:	fb00 f303 	mul.w	r3, r0, r3
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	011b      	lsls	r3, r3, #4
 800249e:	440b      	add	r3, r1
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	e004      	b.n	80024ae <SendSync+0x4a>
  }
  else
  {
    channel = &(CONC.Subregion->channels[0]);   /*Nonhopping subregions use the first channel for Sync*/
 80024a4:	4b56      	ldr	r3, [pc, #344]	; (8002600 <SendSync+0x19c>)
 80024a6:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	60fb      	str	r3, [r7, #12]
  }


  /*Add coding changes*/
  uint32_t codings_len = AddCodingChanges(CONC.Sync.codings, DEMO_SYNC_CODINGS_LEN);
 80024ae:	2117      	movs	r1, #23
 80024b0:	4854      	ldr	r0, [pc, #336]	; (8002604 <SendSync+0x1a0>)
 80024b2:	f000 faf1 	bl	8002a98 <AddCodingChanges>
 80024b6:	60b8      	str	r0, [r7, #8]

  /*Set radio parameters*/
  Radio.SetChannel(channel->freq); /*Frequency*/
 80024b8:	4b53      	ldr	r3, [pc, #332]	; (8002608 <SendSync+0x1a4>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	68fa      	ldr	r2, [r7, #12]
 80024be:	6892      	ldr	r2, [r2, #8]
 80024c0:	4610      	mov	r0, r2
 80024c2:	4798      	blx	r3
  Radio.SetModem(MODEM_LORA);
 80024c4:	4b50      	ldr	r3, [pc, #320]	; (8002608 <SendSync+0x1a4>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	2001      	movs	r0, #1
 80024ca:	4798      	blx	r3
  Radio.SetTxConfig(MODEM_LORA, /*Sync is always LoRa*/
 80024cc:	4b4e      	ldr	r3, [pc, #312]	; (8002608 <SendSync+0x1a4>)
 80024ce:	69dc      	ldr	r4, [r3, #28]
                    channel->power, /*Power*/
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
  Radio.SetTxConfig(MODEM_LORA, /*Sync is always LoRa*/
 80024d4:	b259      	sxtb	r1, r3
                    0, /*FSK parameter*/
                    DEMO_BW_TO_SETTXCONFIG(CONC.Region->beacon_bw), /*Bandwidth*/
 80024d6:	4b4a      	ldr	r3, [pc, #296]	; (8002600 <SendSync+0x19c>)
 80024d8:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80024dc:	7a1b      	ldrb	r3, [r3, #8]
 80024de:	3b07      	subs	r3, #7
  Radio.SetTxConfig(MODEM_LORA, /*Sync is always LoRa*/
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d806      	bhi.n	80024f2 <SendSync+0x8e>
                    DEMO_BW_TO_SETTXCONFIG(CONC.Region->beacon_bw), /*Bandwidth*/
 80024e4:	4b46      	ldr	r3, [pc, #280]	; (8002600 <SendSync+0x19c>)
 80024e6:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80024ea:	7a1b      	ldrb	r3, [r3, #8]
 80024ec:	3b07      	subs	r3, #7
  Radio.SetTxConfig(MODEM_LORA, /*Sync is always LoRa*/
 80024ee:	461a      	mov	r2, r3
 80024f0:	e000      	b.n	80024f4 <SendSync+0x90>
 80024f2:	2200      	movs	r2, #0
                    CONC.Region->beacon_sf, /*Spreading factor*/
 80024f4:	4b42      	ldr	r3, [pc, #264]	; (8002600 <SendSync+0x19c>)
 80024f6:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80024fa:	7a5b      	ldrb	r3, [r3, #9]
  Radio.SetTxConfig(MODEM_LORA, /*Sync is always LoRa*/
 80024fc:	4618      	mov	r0, r3
 80024fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002502:	9308      	str	r3, [sp, #32]
 8002504:	2300      	movs	r3, #0
 8002506:	9307      	str	r3, [sp, #28]
 8002508:	2300      	movs	r3, #0
 800250a:	9306      	str	r3, [sp, #24]
 800250c:	2300      	movs	r3, #0
 800250e:	9305      	str	r3, [sp, #20]
 8002510:	2301      	movs	r3, #1
 8002512:	9304      	str	r3, [sp, #16]
 8002514:	2300      	movs	r3, #0
 8002516:	9303      	str	r3, [sp, #12]
 8002518:	2308      	movs	r3, #8
 800251a:	9302      	str	r3, [sp, #8]
 800251c:	2301      	movs	r3, #1
 800251e:	9301      	str	r3, [sp, #4]
 8002520:	9000      	str	r0, [sp, #0]
 8002522:	4613      	mov	r3, r2
 8002524:	2200      	movs	r2, #0
 8002526:	2001      	movs	r0, #1
 8002528:	47a0      	blx	r4
                    0, 0, /*No hopping*/
                    0, /*IQ not inverted*/
                    1000); /*Tx timeout is not needed*/

  /*Listen Before Talk is required*/
  if (CONC.Subregion->lbt)
 800252a:	4b35      	ldr	r3, [pc, #212]	; (8002600 <SendSync+0x19c>)
 800252c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002530:	7a9b      	ldrb	r3, [r3, #10]
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b00      	cmp	r3, #0
 800253a:	d044      	beq.n	80025c6 <SendSync+0x162>
  {
    /*Calculate time on air*/
    DEMO_coding_lora_t sync_coding = {.de = 0, .cr = 1, .bw = CONC.Region->beacon_bw, .sf = CONC.Region->beacon_sf};
 800253c:	2300      	movs	r3, #0
 800253e:	803b      	strh	r3, [r7, #0]
 8002540:	783b      	ldrb	r3, [r7, #0]
 8002542:	2201      	movs	r2, #1
 8002544:	f362 0343 	bfi	r3, r2, #1, #3
 8002548:	703b      	strb	r3, [r7, #0]
 800254a:	4b2d      	ldr	r3, [pc, #180]	; (8002600 <SendSync+0x19c>)
 800254c:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8002550:	7a1b      	ldrb	r3, [r3, #8]
 8002552:	f003 030f 	and.w	r3, r3, #15
 8002556:	b2da      	uxtb	r2, r3
 8002558:	783b      	ldrb	r3, [r7, #0]
 800255a:	f362 1307 	bfi	r3, r2, #4, #4
 800255e:	703b      	strb	r3, [r7, #0]
 8002560:	4b27      	ldr	r3, [pc, #156]	; (8002600 <SendSync+0x19c>)
 8002562:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8002566:	7a5b      	ldrb	r3, [r3, #9]
 8002568:	f003 030f 	and.w	r3, r3, #15
 800256c:	b2da      	uxtb	r2, r3
 800256e:	787b      	ldrb	r3, [r7, #1]
 8002570:	f362 0303 	bfi	r3, r2, #0, #4
 8002574:	707b      	strb	r3, [r7, #1]
    uint32_t packet_length = DEMO_TimeOnAirLora(&sync_coding, 4 + codings_len);
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	1d1a      	adds	r2, r3, #4
 800257a:	463b      	mov	r3, r7
 800257c:	4611      	mov	r1, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f000 ffb2 	bl	80034e8 <DEMO_TimeOnAirLora>
 8002584:	6078      	str	r0, [r7, #4]

    if(DEMO_WaitForFreeChannel(MODEM_LORA, CONC.Subregion->lbt_rssi, CONC.Subregion->lbt_time,
 8002586:	4b1e      	ldr	r3, [pc, #120]	; (8002600 <SendSync+0x19c>)
 8002588:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800258c:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 8002590:	4b1b      	ldr	r3, [pc, #108]	; (8002600 <SendSync+0x19c>)
 8002592:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002596:	7adb      	ldrb	r3, [r3, #11]
 8002598:	461a      	mov	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f5c3 736b 	rsb	r3, r3, #940	; 0x3ac
 80025a0:	2001      	movs	r0, #1
 80025a2:	f000 fe2d 	bl	8003200 <DEMO_WaitForFreeChannel>
 80025a6:	4603      	mov	r3, r0
                               DEMO_MAX_END_OF_PACKET_TX - packet_length) == false)
 80025a8:	f083 0301 	eor.w	r3, r3, #1
 80025ac:	b2db      	uxtb	r3, r3
    if(DEMO_WaitForFreeChannel(MODEM_LORA, CONC.Subregion->lbt_rssi, CONC.Subregion->lbt_time,
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d009      	beq.n	80025c6 <SendSync+0x162>
    {
      Radio.Sleep();
 80025b2:	4b15      	ldr	r3, [pc, #84]	; (8002608 <SendSync+0x1a4>)
 80025b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b6:	4798      	blx	r3
      APP_LOG(TS_ON, VLEVEL_L, "Sync transmission failed\n\r");
 80025b8:	4b14      	ldr	r3, [pc, #80]	; (800260c <SendSync+0x1a8>)
 80025ba:	2201      	movs	r2, #1
 80025bc:	2100      	movs	r1, #0
 80025be:	2001      	movs	r0, #1
 80025c0:	f00a fd08 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 80025c4:	e018      	b.n	80025f8 <SendSync+0x194>
      return; /*Sending of Sync failed*/
    }
  }

  /*Send*/
  CONC.Sync.seed = CONC.Beacon.seed;    /*Repeat the seed*/
 80025c6:	4b0e      	ldr	r3, [pc, #56]	; (8002600 <SendSync+0x19c>)
 80025c8:	785a      	ldrb	r2, [r3, #1]
 80025ca:	4b0d      	ldr	r3, [pc, #52]	; (8002600 <SendSync+0x19c>)
 80025cc:	71da      	strb	r2, [r3, #7]
  Radio.Send((uint8_t*)&CONC.Sync, 4 + codings_len);
 80025ce:	4b0e      	ldr	r3, [pc, #56]	; (8002608 <SendSync+0x1a4>)
 80025d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	b2d2      	uxtb	r2, r2
 80025d6:	3204      	adds	r2, #4
 80025d8:	b2d2      	uxtb	r2, r2
 80025da:	4611      	mov	r1, r2
 80025dc:	480c      	ldr	r0, [pc, #48]	; (8002610 <SendSync+0x1ac>)
 80025de:	4798      	blx	r3

  /*Notify*/
  BSP_LED_On(LED_RED);
 80025e0:	2002      	movs	r0, #2
 80025e2:	f007 fd55 	bl	800a090 <BSP_LED_On>
  
  APP_LOG(TS_ON, VLEVEL_H, "Sync Tx at %d\n\r",(channel->freq));
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	9300      	str	r3, [sp, #0]
 80025ec:	4b09      	ldr	r3, [pc, #36]	; (8002614 <SendSync+0x1b0>)
 80025ee:	2201      	movs	r2, #1
 80025f0:	2100      	movs	r1, #0
 80025f2:	2003      	movs	r0, #3
 80025f4:	f00a fcee 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
}
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd90      	pop	{r4, r7, pc}
 80025fe:	bf00      	nop
 8002600:	200002f8 	.word	0x200002f8
 8002604:	20000300 	.word	0x20000300
 8002608:	080107cc 	.word	0x080107cc
 800260c:	0800fc44 	.word	0x0800fc44
 8002610:	200002fc 	.word	0x200002fc
 8002614:	0800fc60 	.word	0x0800fc60

08002618 <Receive>:
 * @brief Set receiver and listen for sensor.
 * @note This function doesn't use Radio.SetRxConfig() and Radio.SetTxConfig() because it allows only LoRaWAN
 *    modulation and it doesn't use Radio.Rx() because it highly depends on SetRxConfig.
 */
static void Receive (void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b092      	sub	sp, #72	; 0x48
 800261c:	af00      	add	r7, sp, #0
  const DEMO_Channel_t* channel;
  PacketParams_t pck_params;
  ModulationParams_t mod_params;
  CONC_Sensor_t *sensor = &(CONC.Sensors[CONC.SlotCounter - 2]);        /*Make the below code less confusing*/
 800261e:	4b8f      	ldr	r3, [pc, #572]	; (800285c <Receive+0x244>)
 8002620:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002624:	1e9a      	subs	r2, r3, #2
 8002626:	4613      	mov	r3, r2
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	4413      	add	r3, r2
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	3368      	adds	r3, #104	; 0x68
 8002630:	4a8a      	ldr	r2, [pc, #552]	; (800285c <Receive+0x244>)
 8002632:	4413      	add	r3, r2
 8002634:	643b      	str	r3, [r7, #64]	; 0x40

  /*Select channel*/
  if(CONC.Subregion->hopping == true)
 8002636:	4b89      	ldr	r3, [pc, #548]	; (800285c <Receive+0x244>)
 8002638:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800263c:	7a9b      	ldrb	r3, [r3, #10]
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	d027      	beq.n	8002698 <Receive+0x80>
  {
    /*Get number of used channels*/
    uint32_t channel_count = CONC.Subregion->channels_n;       /*Limited by number of existing channels*/
 8002648:	4b84      	ldr	r3, [pc, #528]	; (800285c <Receive+0x244>)
 800264a:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	63fb      	str	r3, [r7, #60]	; 0x3c

    /*Generate next pseudorandom number*/
    CONC.PseudorandomState = DEMO_PSEUDORANDOM_NEXT(CONC.PseudorandomState);
 8002652:	4b82      	ldr	r3, [pc, #520]	; (800285c <Receive+0x244>)
 8002654:	f8d3 3310 	ldr.w	r3, [r3, #784]	; 0x310
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <Receive+0x4c>
 800265c:	4b7f      	ldr	r3, [pc, #508]	; (800285c <Receive+0x244>)
 800265e:	f8d3 3310 	ldr.w	r3, [r3, #784]	; 0x310
 8002662:	e000      	b.n	8002666 <Receive+0x4e>
 8002664:	4b7e      	ldr	r3, [pc, #504]	; (8002860 <Receive+0x248>)
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff f8a0 	bl	80017ac <DEMO_PRND_Next>
 800266c:	4603      	mov	r3, r0
 800266e:	4a7b      	ldr	r2, [pc, #492]	; (800285c <Receive+0x244>)
 8002670:	f8c2 3310 	str.w	r3, [r2, #784]	; 0x310

    /*Select one of available channels*/
    channel = &(CONC.Subregion->channels[CONC.PseudorandomState % channel_count]);
 8002674:	4b79      	ldr	r3, [pc, #484]	; (800285c <Receive+0x244>)
 8002676:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800267a:	695a      	ldr	r2, [r3, #20]
 800267c:	4b77      	ldr	r3, [pc, #476]	; (800285c <Receive+0x244>)
 800267e:	f8d3 3310 	ldr.w	r3, [r3, #784]	; 0x310
 8002682:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002684:	fbb3 f1f1 	udiv	r1, r3, r1
 8002688:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800268a:	fb00 f101 	mul.w	r1, r0, r1
 800268e:	1a5b      	subs	r3, r3, r1
 8002690:	011b      	lsls	r3, r3, #4
 8002692:	4413      	add	r3, r2
 8002694:	647b      	str	r3, [r7, #68]	; 0x44
 8002696:	e00b      	b.n	80026b0 <Receive+0x98>
  }
  else
  {
    channel = &(CONC.Subregion->channels[sensor->Coding.hdr.chan_nr]);  /*Use sensors channel*/
 8002698:	4b70      	ldr	r3, [pc, #448]	; (800285c <Receive+0x244>)
 800269a:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800269e:	695a      	ldr	r2, [r3, #20]
 80026a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026a2:	795b      	ldrb	r3, [r3, #5]
 80026a4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	011b      	lsls	r3, r3, #4
 80026ac:	4413      	add	r3, r2
 80026ae:	647b      	str	r3, [r7, #68]	; 0x44
  }

  /*Prepare radio in standby*/
  Radio.Standby();
 80026b0:	4b6c      	ldr	r3, [pc, #432]	; (8002864 <Receive+0x24c>)
 80026b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b4:	4798      	blx	r3
  Radio.SetChannel(channel->freq); /*Set the right frequency*/
 80026b6:	4b6b      	ldr	r3, [pc, #428]	; (8002864 <Receive+0x24c>)
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80026bc:	6892      	ldr	r2, [r2, #8]
 80026be:	4610      	mov	r0, r2
 80026c0:	4798      	blx	r3

  /*Configure*/
  if (sensor->Coding.hdr.mode == true)  /*LoRa*/
 80026c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026c4:	791b      	ldrb	r3, [r3, #4]
 80026c6:	f003 0310 	and.w	r3, r3, #16
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d05e      	beq.n	800278e <Receive+0x176>
  {
    mod_params.PacketType = PACKET_TYPE_LORA;
 80026d0:	2301      	movs	r3, #1
 80026d2:	733b      	strb	r3, [r7, #12]
    mod_params.Params.LoRa.SpreadingFactor = DEMO_GetSpreadingFactor(&(sensor->Coding.lora));
 80026d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026d6:	3306      	adds	r3, #6
 80026d8:	4618      	mov	r0, r3
 80026da:	f000 fe09 	bl	80032f0 <DEMO_GetSpreadingFactor>
 80026de:	4603      	mov	r3, r0
 80026e0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    mod_params.Params.LoRa.Bandwidth = DEMO_GetBandwidth(&(sensor->Coding.lora));
 80026e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026e6:	3306      	adds	r3, #6
 80026e8:	4618      	mov	r0, r3
 80026ea:	f000 fe0f 	bl	800330c <DEMO_GetBandwidth>
 80026ee:	4603      	mov	r3, r0
 80026f0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    mod_params.Params.LoRa.CodingRate= DEMO_GetCoderate(&(sensor->Coding.lora));
 80026f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026f6:	3306      	adds	r3, #6
 80026f8:	4618      	mov	r0, r3
 80026fa:	f000 fe41 	bl	8003380 <DEMO_GetCoderate>
 80026fe:	4603      	mov	r3, r0
 8002700:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    mod_params.Params.LoRa.LowDatarateOptimize = sensor->Coding.lora.de;
 8002704:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002706:	799b      	ldrb	r3, [r3, #6]
 8002708:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800270c:	b2db      	uxtb	r3, r3
 800270e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    pck_params.PacketType = PACKET_TYPE_LORA;
 8002712:	2301      	movs	r3, #1
 8002714:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    if ((mod_params.Params.LoRa.SpreadingFactor == LORA_SF5) || (mod_params.Params.LoRa.SpreadingFactor == LORA_SF6))
 8002718:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800271c:	2b05      	cmp	r3, #5
 800271e:	d003      	beq.n	8002728 <Receive+0x110>
 8002720:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002724:	2b06      	cmp	r3, #6
 8002726:	d102      	bne.n	800272e <Receive+0x116>
    {
      pck_params.Params.LoRa.PreambleLength = 12;
 8002728:	230c      	movs	r3, #12
 800272a:	86fb      	strh	r3, [r7, #54]	; 0x36
 800272c:	e001      	b.n	8002732 <Receive+0x11a>
    }
    else
    {
      pck_params.Params.LoRa.PreambleLength = 8;
 800272e:	2308      	movs	r3, #8
 8002730:	86fb      	strh	r3, [r7, #54]	; 0x36
    }
    pck_params.Params.LoRa.HeaderType = LORA_PACKET_VARIABLE_LENGTH;
 8002732:	2300      	movs	r3, #0
 8002734:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    pck_params.Params.LoRa.PayloadLength = RADIO_RX_BUF_SIZE;
 8002738:	23ff      	movs	r3, #255	; 0xff
 800273a:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    pck_params.Params.LoRa.CrcMode = LORA_CRC_ON;
 800273e:	2301      	movs	r3, #1
 8002740:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    pck_params.Params.LoRa.InvertIQ = LORA_IQ_NORMAL;
 8002744:	2300      	movs	r3, #0
 8002746:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

    SUBGRF_SetPacketType(PACKET_TYPE_LORA);
 800274a:	2001      	movs	r0, #1
 800274c:	f009 ffcc 	bl	800c6e8 <SUBGRF_SetPacketType>
    SUBGRF_SetModulationParams(&mod_params);
 8002750:	f107 030c 	add.w	r3, r7, #12
 8002754:	4618      	mov	r0, r3
 8002756:	f00a f857 	bl	800c808 <SUBGRF_SetModulationParams>
    SUBGRF_SetPacketParams(&pck_params);
 800275a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800275e:	4618      	mov	r0, r3
 8002760:	f00a f926 	bl	800c9b0 <SUBGRF_SetPacketParams>

    /*Set syncword*/
    uint8_t reg = (DEMO_SYNCWORD_LORA_SENS >> 8) & 0xFF;
 8002764:	2314      	movs	r3, #20
 8002766:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteRegisters(REG_LR_SYNCWORD, &reg, 1);
 8002768:	f107 030b 	add.w	r3, r7, #11
 800276c:	2201      	movs	r2, #1
 800276e:	4619      	mov	r1, r3
 8002770:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8002774:	f00a fa98 	bl	800cca8 <SUBGRF_WriteRegisters>
    reg = DEMO_SYNCWORD_LORA_SENS & 0xFF;
 8002778:	2324      	movs	r3, #36	; 0x24
 800277a:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteRegisters(REG_LR_SYNCWORD + 1, &reg, 1);
 800277c:	f107 030b 	add.w	r3, r7, #11
 8002780:	2201      	movs	r2, #1
 8002782:	4619      	mov	r1, r3
 8002784:	f240 7041 	movw	r0, #1857	; 0x741
 8002788:	f00a fa8e 	bl	800cca8 <SUBGRF_WriteRegisters>
 800278c:	e052      	b.n	8002834 <Receive+0x21c>
  }
  else /*FSK*/
  {
    mod_params.PacketType = PACKET_TYPE_GFSK;
 800278e:	2300      	movs	r3, #0
 8002790:	733b      	strb	r3, [r7, #12]
    mod_params.Params.Gfsk.BitRate = sensor->Coding.fsk.br;
 8002792:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f3c3 0317 	ubfx	r3, r3, #0, #24
 800279a:	613b      	str	r3, [r7, #16]
    mod_params.Params.Gfsk.ModulationShaping = DEMO_GetShaping(&(sensor->Coding.fsk));
 800279c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800279e:	3308      	adds	r3, #8
 80027a0:	4618      	mov	r0, r3
 80027a2:	f000 fd7f 	bl	80032a4 <DEMO_GetShaping>
 80027a6:	4603      	mov	r3, r0
 80027a8:	763b      	strb	r3, [r7, #24]
    mod_params.Params.Gfsk.Bandwidth = DEMO_ConvertFSKBandwidth(DEMO_BandwidthFsk(&(sensor->Coding.fsk)));
 80027aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027ac:	3308      	adds	r3, #8
 80027ae:	4618      	mov	r0, r3
 80027b0:	f001 f884 	bl	80038bc <DEMO_BandwidthFsk>
 80027b4:	4603      	mov	r3, r0
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 fdf0 	bl	800339c <DEMO_ConvertFSKBandwidth>
 80027bc:	4603      	mov	r3, r0
 80027be:	767b      	strb	r3, [r7, #25]
    mod_params.Params.Gfsk.Fdev = sensor->Coding.fsk.fdev;
 80027c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	f3c3 0317 	ubfx	r3, r3, #0, #24
 80027c8:	617b      	str	r3, [r7, #20]

    pck_params.PacketType = PACKET_TYPE_GFSK;
 80027ca:	2300      	movs	r3, #0
 80027cc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    pck_params.Params.Gfsk.PreambleLength = (4 << 3); /*Convert byte into bit*/
 80027d0:	2320      	movs	r3, #32
 80027d2:	857b      	strh	r3, [r7, #42]	; 0x2a
    pck_params.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80027d4:	2304      	movs	r3, #4
 80027d6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    pck_params.Params.Gfsk.SyncWordLength = (4 << 3); /*Convert byte into bit*/
 80027da:	2320      	movs	r3, #32
 80027dc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    pck_params.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80027e0:	2300      	movs	r3, #0
 80027e2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    pck_params.Params.Gfsk.HeaderType = RADIO_PACKET_VARIABLE_LENGTH;
 80027e6:	2301      	movs	r3, #1
 80027e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    pck_params.Params.Gfsk.PayloadLength = RADIO_RX_BUF_SIZE;
 80027ec:	23ff      	movs	r3, #255	; 0xff
 80027ee:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    pck_params.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80027f2:	23f2      	movs	r3, #242	; 0xf2
 80027f4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    pck_params.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80027f8:	2301      	movs	r3, #1
 80027fa:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

    SUBGRF_SetPacketType(PACKET_TYPE_GFSK);
 80027fe:	2000      	movs	r0, #0
 8002800:	f009 ff72 	bl	800c6e8 <SUBGRF_SetPacketType>
    SUBGRF_SetModulationParams(&mod_params);
 8002804:	f107 030c 	add.w	r3, r7, #12
 8002808:	4618      	mov	r0, r3
 800280a:	f009 fffd 	bl	800c808 <SUBGRF_SetModulationParams>
    SUBGRF_SetPacketParams(&pck_params);
 800280e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002812:	4618      	mov	r0, r3
 8002814:	f00a f8cc 	bl	800c9b0 <SUBGRF_SetPacketParams>

    /*Set syncword*/
    uint8_t syncword[8] = DEMO_SYNCWORD_FSK_SENS;
 8002818:	4a13      	ldr	r2, [pc, #76]	; (8002868 <Receive+0x250>)
 800281a:	463b      	mov	r3, r7
 800281c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002820:	e883 0003 	stmia.w	r3, {r0, r1}
    SUBGRF_SetSyncWord(syncword);
 8002824:	463b      	mov	r3, r7
 8002826:	4618      	mov	r0, r3
 8002828:	f009 fbc7 	bl	800bfba <SUBGRF_SetSyncWord>
    SUBGRF_SetWhiteningSeed(0x01FF);
 800282c:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002830:	f009 fc12 	bl	800c058 <SUBGRF_SetWhiteningSeed>
  }

  /*Set needed interrupts*/
  SUBGRF_SetDioIrqParams(IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8002834:	2300      	movs	r3, #0
 8002836:	2200      	movs	r2, #0
 8002838:	f240 2102 	movw	r1, #514	; 0x202
 800283c:	f240 2002 	movw	r0, #514	; 0x202
 8002840:	f009 feaa 	bl	800c598 <SUBGRF_SetDioIrqParams>
#ifdef LET_SUBGHZ_MW_USING_DGB_LINE1_PIN
  DBG_GPIO_SET_LINE(DGB_LINE1_PORT, DGB_LINE1_PIN);
#endif

  /*Receive*/
  SUBGRF_SetSwitch(0, RFSWITCH_RX); /*Set RF switch*/
 8002844:	2100      	movs	r1, #0
 8002846:	2000      	movs	r0, #0
 8002848:	f00a fa82 	bl	800cd50 <SUBGRF_SetSwitch>
  SUBGRF_SetRx(0xFFFFFF);       /*Receive without timeout*/
 800284c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8002850:	f009 fcf0 	bl	800c234 <SUBGRF_SetRx>
}
 8002854:	bf00      	nop
 8002856:	3748      	adds	r7, #72	; 0x48
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	200002f8 	.word	0x200002f8
 8002860:	00032b87 	.word	0x00032b87
 8002864:	080107cc 	.word	0x080107cc
 8002868:	0800fc70 	.word	0x0800fc70

0800286c <EvaluateLastPeriod>:
 * Check all sensors and loose those who do not communicate.
 * Count occupied slots.
 * Apply coding changes for the Sync which will come just now.
 */
static void EvaluateLastPeriod (void)
{
 800286c:	b5b0      	push	{r4, r5, r7, lr}
 800286e:	b08c      	sub	sp, #48	; 0x30
 8002870:	af02      	add	r7, sp, #8
  uint32_t slot_nr;             /*Slot number*/
  CONC_Sensor_t* sensor;        /*Iterate over connected sensors*/
  CONC_Sensor_t* shadow_sensor;        /*Pointer to a temporary storage of coding changes*/

  CONC.OccupiedNrLatch = 0;
 8002872:	4b6e      	ldr	r3, [pc, #440]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 8002874:	2200      	movs	r2, #0
 8002876:	f8c3 2314 	str.w	r2, [r3, #788]	; 0x314
  for(slot_nr = 2; slot_nr < DEMO_SLOT_NUMBER; slot_nr++)
 800287a:	2302      	movs	r3, #2
 800287c:	627b      	str	r3, [r7, #36]	; 0x24
 800287e:	e097      	b.n	80029b0 <EvaluateLastPeriod+0x144>
  {
    if(CONC.Sync.occupied & (1 << slot_nr))     /*Slot is occupied*/
 8002880:	4b6a      	ldr	r3, [pc, #424]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 8002882:	889b      	ldrh	r3, [r3, #4]
 8002884:	461a      	mov	r2, r3
 8002886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002888:	fa42 f303 	asr.w	r3, r2, r3
 800288c:	f003 0301 	and.w	r3, r3, #1
 8002890:	2b00      	cmp	r3, #0
 8002892:	f000 808a 	beq.w	80029aa <EvaluateLastPeriod+0x13e>
    {
      sensor = &(CONC.Sensors[slot_nr -2]);     /*Iterate over connected sensors*/
 8002896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002898:	1e9a      	subs	r2, r3, #2
 800289a:	4613      	mov	r3, r2
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	4413      	add	r3, r2
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	3368      	adds	r3, #104	; 0x68
 80028a4:	4a61      	ldr	r2, [pc, #388]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80028a6:	4413      	add	r3, r2
 80028a8:	61bb      	str	r3, [r7, #24]
      shadow_sensor = &(CONC.ShadowSensors[slot_nr - 2]);        /*Get respective shadow sensor*/
 80028aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ac:	1e9a      	subs	r2, r3, #2
 80028ae:	4613      	mov	r3, r2
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	4413      	add	r3, r2
 80028b4:	00db      	lsls	r3, r3, #3
 80028b6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80028ba:	4a5c      	ldr	r2, [pc, #368]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80028bc:	4413      	add	r3, r2
 80028be:	617b      	str	r3, [r7, #20]

      if(sensor->Missed > (DEMO_SENSOR_MISS_LIMIT * (sensor->Coding.hdr.period + 1)))      /*Missed too many beacons*/
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	6959      	ldr	r1, [r3, #20]
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	791b      	ldrb	r3, [r3, #4]
 80028c8:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	1c5a      	adds	r2, r3, #1
 80028d0:	4613      	mov	r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	4413      	add	r3, r2
 80028d6:	4299      	cmp	r1, r3
 80028d8:	d93e      	bls.n	8002958 <EvaluateLastPeriod+0xec>
      {
        CONC.Sync.occupied &= ~(1 << slot_nr);  /*Kick the sensor out*/
 80028da:	4b54      	ldr	r3, [pc, #336]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80028dc:	889b      	ldrh	r3, [r3, #4]
 80028de:	b21a      	sxth	r2, r3
 80028e0:	2101      	movs	r1, #1
 80028e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e4:	fa01 f303 	lsl.w	r3, r1, r3
 80028e8:	b21b      	sxth	r3, r3
 80028ea:	43db      	mvns	r3, r3
 80028ec:	b21b      	sxth	r3, r3
 80028ee:	4013      	ands	r3, r2
 80028f0:	b21b      	sxth	r3, r3
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	4b4d      	ldr	r3, [pc, #308]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80028f6:	809a      	strh	r2, [r3, #4]
        CONC_Report_LOST(sensor->Eui);  /*Report lost sensor*/
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f000 fb23 	bl	8002f48 <CONC_Report_LOST>
        DEMO_DefaultCoding(&(sensor->Coding), slot_nr, CONC.Region);       /*Clear sensor's structure*/
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	3304      	adds	r3, #4
 8002906:	4a49      	ldr	r2, [pc, #292]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 8002908:	f8d2 231c 	ldr.w	r2, [r2, #796]	; 0x31c
 800290c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800290e:	4618      	mov	r0, r3
 8002910:	f000 fec7 	bl	80036a2 <DEMO_DefaultCoding>
        sensor->CodingApplied = true;       /*Default coding is already applied*/
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	2201      	movs	r2, #1
 8002918:	741a      	strb	r2, [r3, #16]
        sensor->Eui = 0;
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]
        sensor->ConnectVerified = false;
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	2200      	movs	r2, #0
 8002924:	745a      	strb	r2, [r3, #17]
        sensor->Missed = 0;
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	2200      	movs	r2, #0
 800292a:	615a      	str	r2, [r3, #20]
        DEMO_DefaultCoding(&(shadow_sensor->Coding), slot_nr, CONC.Region);       /*Clear shadow sensor's structure*/
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	3304      	adds	r3, #4
 8002930:	4a3e      	ldr	r2, [pc, #248]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 8002932:	f8d2 231c 	ldr.w	r2, [r2, #796]	; 0x31c
 8002936:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002938:	4618      	mov	r0, r3
 800293a:	f000 feb2 	bl	80036a2 <DEMO_DefaultCoding>
        shadow_sensor->CodingApplied = true;       /*Default coding is already applied*/
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	2201      	movs	r2, #1
 8002942:	741a      	strb	r2, [r3, #16]
        shadow_sensor->Eui = 0;
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	2200      	movs	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
        shadow_sensor->ConnectVerified = false;
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	2200      	movs	r2, #0
 800294e:	745a      	strb	r2, [r3, #17]
        shadow_sensor->Missed = 0;
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	2200      	movs	r2, #0
 8002954:	615a      	str	r2, [r3, #20]
 8002956:	e028      	b.n	80029aa <EvaluateLastPeriod+0x13e>
      }
      else
      {
        CONC.OccupiedNrLatch++;      /*Count number of occupied slots*/
 8002958:	4b34      	ldr	r3, [pc, #208]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 800295a:	f8d3 3314 	ldr.w	r3, [r3, #788]	; 0x314
 800295e:	3301      	adds	r3, #1
 8002960:	4a32      	ldr	r2, [pc, #200]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 8002962:	f8c2 3314 	str.w	r3, [r2, #788]	; 0x314
        sensor->Missed++; /*Increase missed counter now, it is cleared on each reception*/
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	1c5a      	adds	r2, r3, #1
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	615a      	str	r2, [r3, #20]

        if(shadow_sensor->CodingApplied == false)        /*There is a modulation change to apply*/
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	7c1b      	ldrb	r3, [r3, #16]
 8002974:	f083 0301 	eor.w	r3, r3, #1
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d015      	beq.n	80029aa <EvaluateLastPeriod+0x13e>
        {
          /*Apply the new coding, to be sent soon in Sync*/
          sensor->Coding.hdr = shadow_sensor->Coding.hdr;
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	697a      	ldr	r2, [r7, #20]
 8002982:	8892      	ldrh	r2, [r2, #4]
 8002984:	809a      	strh	r2, [r3, #4]
          sensor->Coding.fsk = shadow_sensor->Coding.fsk;
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	3308      	adds	r3, #8
 800298c:	3208      	adds	r2, #8
 800298e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002992:	e883 0003 	stmia.w	r3, {r0, r1}
          sensor->Coding.lora = shadow_sensor->Coding.lora;
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	697a      	ldr	r2, [r7, #20]
 800299a:	88d2      	ldrh	r2, [r2, #6]
 800299c:	80da      	strh	r2, [r3, #6]
          sensor->CodingApplied = false;
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	2200      	movs	r2, #0
 80029a2:	741a      	strb	r2, [r3, #16]
          shadow_sensor->CodingApplied = true;
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	2201      	movs	r2, #1
 80029a8:	741a      	strb	r2, [r3, #16]
  for(slot_nr = 2; slot_nr < DEMO_SLOT_NUMBER; slot_nr++)
 80029aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ac:	3301      	adds	r3, #1
 80029ae:	627b      	str	r3, [r7, #36]	; 0x24
 80029b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b2:	2b0f      	cmp	r3, #15
 80029b4:	f67f af64 	bls.w	8002880 <EvaluateLastPeriod+0x14>
      }
    }
  }

  /*Print periodic info*/
  APP_LOG(TS_ON, VLEVEL_M, "Period %u, occupied = bs", CONC.PeriodCounter++);
 80029b8:	4b1c      	ldr	r3, [pc, #112]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80029ba:	f8d3 330c 	ldr.w	r3, [r3, #780]	; 0x30c
 80029be:	1c5a      	adds	r2, r3, #1
 80029c0:	491a      	ldr	r1, [pc, #104]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80029c2:	f8c1 230c 	str.w	r2, [r1, #780]	; 0x30c
 80029c6:	9300      	str	r3, [sp, #0]
 80029c8:	4b19      	ldr	r3, [pc, #100]	; (8002a30 <EvaluateLastPeriod+0x1c4>)
 80029ca:	2201      	movs	r2, #1
 80029cc:	2100      	movs	r1, #0
 80029ce:	2002      	movs	r0, #2
 80029d0:	f00a fb00 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
  char oc_str[17] = "..............\r\n";
 80029d4:	4b17      	ldr	r3, [pc, #92]	; (8002a34 <EvaluateLastPeriod+0x1c8>)
 80029d6:	463c      	mov	r4, r7
 80029d8:	461d      	mov	r5, r3
 80029da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029de:	682b      	ldr	r3, [r5, #0]
 80029e0:	7023      	strb	r3, [r4, #0]
  uint16_t oc_shift = CONC.Sync.occupied >> 2;
 80029e2:	4b12      	ldr	r3, [pc, #72]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80029e4:	889b      	ldrh	r3, [r3, #4]
 80029e6:	089b      	lsrs	r3, r3, #2
 80029e8:	847b      	strh	r3, [r7, #34]	; 0x22
  for(int i = 0; i < (DEMO_SLOT_NUMBER - 2); oc_shift >>= 1, i++)
 80029ea:	2300      	movs	r3, #0
 80029ec:	61fb      	str	r3, [r7, #28]
 80029ee:	e00f      	b.n	8002a10 <EvaluateLastPeriod+0x1a4>
  {
    if(oc_shift & 0x1)
 80029f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d004      	beq.n	8002a04 <EvaluateLastPeriod+0x198>
    {
      oc_str[i] = '0';
 80029fa:	463a      	mov	r2, r7
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	4413      	add	r3, r2
 8002a00:	2230      	movs	r2, #48	; 0x30
 8002a02:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < (DEMO_SLOT_NUMBER - 2); oc_shift >>= 1, i++)
 8002a04:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002a06:	085b      	lsrs	r3, r3, #1
 8002a08:	847b      	strh	r3, [r7, #34]	; 0x22
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	61fb      	str	r3, [r7, #28]
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	2b0d      	cmp	r3, #13
 8002a14:	ddec      	ble.n	80029f0 <EvaluateLastPeriod+0x184>
    }
  }
  APP_LOG(TS_OFF, VLEVEL_M, oc_str);
 8002a16:	463b      	mov	r3, r7
 8002a18:	2200      	movs	r2, #0
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	2002      	movs	r0, #2
 8002a1e:	f00a fad9 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
}
 8002a22:	bf00      	nop
 8002a24:	3728      	adds	r7, #40	; 0x28
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bdb0      	pop	{r4, r5, r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	200002f8 	.word	0x200002f8
 8002a30:	0800fc78 	.word	0x0800fc78
 8002a34:	0800fc94 	.word	0x0800fc94

08002a38 <FindEui>:
 * @brief Find eui in list of connected sensors.
 * @param Eui sensor's address
 * @return slot on which the sensor is connected or 0 if it is unknown
 */
static uint32_t FindEui(uint32_t Eui)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  int i;

  for(i = 0; i < (DEMO_SLOT_NUMBER - 2); i++)
 8002a40:	2300      	movs	r3, #0
 8002a42:	60fb      	str	r3, [r7, #12]
 8002a44:	e01c      	b.n	8002a80 <FindEui+0x48>
  {
    if ((CONC.Sync.occupied & (1 << (i + 2)))   /*This slot is occupied*/
 8002a46:	4b13      	ldr	r3, [pc, #76]	; (8002a94 <FindEui+0x5c>)
 8002a48:	889b      	ldrh	r3, [r3, #4]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	3302      	adds	r3, #2
 8002a50:	fa42 f303 	asr.w	r3, r2, r3
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d00e      	beq.n	8002a7a <FindEui+0x42>
        && (CONC.Sensors[i].Eui == Eui))        /*Eui fits*/
 8002a5c:	490d      	ldr	r1, [pc, #52]	; (8002a94 <FindEui+0x5c>)
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	4613      	mov	r3, r2
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	4413      	add	r3, r2
 8002a66:	00db      	lsls	r3, r3, #3
 8002a68:	440b      	add	r3, r1
 8002a6a:	3368      	adds	r3, #104	; 0x68
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d102      	bne.n	8002a7a <FindEui+0x42>
    {
      return i + 2;     /*Slot number is sensor location + 2*/
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	3302      	adds	r3, #2
 8002a78:	e006      	b.n	8002a88 <FindEui+0x50>
  for(i = 0; i < (DEMO_SLOT_NUMBER - 2); i++)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2b0d      	cmp	r3, #13
 8002a84:	dddf      	ble.n	8002a46 <FindEui+0xe>
    }
  }

  return 0;
 8002a86:	2300      	movs	r3, #0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	200002f8 	.word	0x200002f8

08002a98 <AddCodingChanges>:
 * @param buf where to write the changes
 * @param len available length
 * @return number of bytes used
 */
static uint32_t AddCodingChanges (uint8_t* Buf, uint32_t Len)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t offset; /*Current offset in Buf*/
  uint32_t slot_nr; /*Slot index*/
  CONC_Sensor_t* sensor; /*Sensor iterator*/

  for (slot_nr = 2, offset = 0; slot_nr < DEMO_SLOT_NUMBER; slot_nr++)
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	613b      	str	r3, [r7, #16]
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	617b      	str	r3, [r7, #20]
 8002aaa:	e088      	b.n	8002bbe <AddCodingChanges+0x126>
  {
    if ((CONC.Sync.occupied & (1 << slot_nr)) == 0)
 8002aac:	4b4b      	ldr	r3, [pc, #300]	; (8002bdc <AddCodingChanges+0x144>)
 8002aae:	889b      	ldrh	r3, [r3, #4]
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	fa42 f303 	asr.w	r3, r2, r3
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d07a      	beq.n	8002bb6 <AddCodingChanges+0x11e>
    {
      continue; /*Skip unused slots*/
    }

    sensor = &(CONC.Sensors[slot_nr - 2]); /*Iterate over sensors*/
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1e9a      	subs	r2, r3, #2
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4413      	add	r3, r2
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	3368      	adds	r3, #104	; 0x68
 8002ace:	4a43      	ldr	r2, [pc, #268]	; (8002bdc <AddCodingChanges+0x144>)
 8002ad0:	4413      	add	r3, r2
 8002ad2:	60fb      	str	r3, [r7, #12]

    if (sensor->ConnectVerified == false)  /*Sensor needs to connect proper slot*/
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	7c5b      	ldrb	r3, [r3, #17]
 8002ad8:	f083 0301 	eor.w	r3, r3, #1
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d022      	beq.n	8002b28 <AddCodingChanges+0x90>
    {
      if ((offset + sizeof(DEMO_coding_connect_t) + sizeof(uint32_t)) > Len)
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	3305      	adds	r3, #5
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d36d      	bcc.n	8002bc8 <AddCodingChanges+0x130>
      {
        break; /*No more codings will fit in*/
      }

      DEMO_coding_connect_t connect =
 8002aec:	7a3b      	ldrb	r3, [r7, #8]
 8002aee:	f36f 0303 	bfc	r3, #0, #4
 8002af2:	723b      	strb	r3, [r7, #8]
      {
          .mark = DEMO_HDR_CONNECT_MARK,
          .slot = sensor->Coding.hdr.slot,
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	791b      	ldrb	r3, [r3, #4]
 8002af8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002afc:	b2da      	uxtb	r2, r3
      DEMO_coding_connect_t connect =
 8002afe:	7a3b      	ldrb	r3, [r7, #8]
 8002b00:	f362 1307 	bfi	r3, r2, #4, #4
 8002b04:	723b      	strb	r3, [r7, #8]
      };
      memcpy(&(Buf[offset]), &connect, sizeof(DEMO_coding_connect_t));
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	7a3a      	ldrb	r2, [r7, #8]
 8002b0e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(DEMO_coding_connect_t);
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	3301      	adds	r3, #1
 8002b14:	617b      	str	r3, [r7, #20]
      memcpy(&(Buf[offset]), &(sensor->Eui), sizeof(uint32_t));
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	6812      	ldr	r2, [r2, #0]
 8002b20:	601a      	str	r2, [r3, #0]
      offset += sizeof(uint32_t);
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	3304      	adds	r3, #4
 8002b26:	617b      	str	r3, [r7, #20]
    }

    if (sensor->CodingApplied == false) /*Sensor needs coding change*/
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	7c1b      	ldrb	r3, [r3, #16]
 8002b2c:	f083 0301 	eor.w	r3, r3, #1
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d040      	beq.n	8002bb8 <AddCodingChanges+0x120>
    {
      if (sensor->Coding.hdr.mode == true) /*LoRa mode*/
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	791b      	ldrb	r3, [r3, #4]
 8002b3a:	f003 0310 	and.w	r3, r3, #16
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d01b      	beq.n	8002b7c <AddCodingChanges+0xe4>
      {
        if ((offset + sizeof(DEMO_coding_hdr_t) + sizeof(DEMO_coding_lora_t)) > Len)
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	3304      	adds	r3, #4
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d33e      	bcc.n	8002bcc <AddCodingChanges+0x134>
        {
          break; /*No more codings will fit in*/
        }

        memcpy(&(Buf[offset]), &(sensor->Coding.hdr), sizeof(DEMO_coding_hdr_t));
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	4413      	add	r3, r2
 8002b54:	68fa      	ldr	r2, [r7, #12]
 8002b56:	3204      	adds	r2, #4
 8002b58:	8812      	ldrh	r2, [r2, #0]
 8002b5a:	b292      	uxth	r2, r2
 8002b5c:	801a      	strh	r2, [r3, #0]
        offset += sizeof(DEMO_coding_hdr_t);
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	3302      	adds	r3, #2
 8002b62:	617b      	str	r3, [r7, #20]
        memcpy(&(Buf[offset]), &(sensor->Coding.lora), sizeof(DEMO_coding_lora_t));
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	4413      	add	r3, r2
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	3206      	adds	r2, #6
 8002b6e:	8812      	ldrh	r2, [r2, #0]
 8002b70:	b292      	uxth	r2, r2
 8002b72:	801a      	strh	r2, [r3, #0]
        offset += sizeof(DEMO_coding_lora_t);
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	3302      	adds	r3, #2
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	e01d      	b.n	8002bb8 <AddCodingChanges+0x120>
      }
      else /*FSK mode*/
      {
        if ((offset + sizeof(DEMO_coding_hdr_t) + sizeof(DEMO_coding_fsk_t)) > Len)
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	330a      	adds	r3, #10
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d324      	bcc.n	8002bd0 <AddCodingChanges+0x138>
        {
          break; /*No more codings will fit in*/
        }

        memcpy(&(Buf[offset]), &(sensor->Coding.hdr), sizeof(DEMO_coding_hdr_t));
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	3204      	adds	r2, #4
 8002b90:	8812      	ldrh	r2, [r2, #0]
 8002b92:	b292      	uxth	r2, r2
 8002b94:	801a      	strh	r2, [r3, #0]
        offset += sizeof(DEMO_coding_hdr_t);
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	3302      	adds	r3, #2
 8002b9a:	617b      	str	r3, [r7, #20]
        memcpy(&(Buf[offset]), &(sensor->Coding.fsk), sizeof(DEMO_coding_fsk_t));
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	18d0      	adds	r0, r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	3308      	adds	r3, #8
 8002ba6:	2208      	movs	r2, #8
 8002ba8:	4619      	mov	r1, r3
 8002baa:	f00b fddd 	bl	800e768 <memcpy>
        offset += sizeof(DEMO_coding_fsk_t);
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	3308      	adds	r3, #8
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	e000      	b.n	8002bb8 <AddCodingChanges+0x120>
      continue; /*Skip unused slots*/
 8002bb6:	bf00      	nop
  for (slot_nr = 2, offset = 0; slot_nr < DEMO_SLOT_NUMBER; slot_nr++)
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	3301      	adds	r3, #1
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	2b0f      	cmp	r3, #15
 8002bc2:	f67f af73 	bls.w	8002aac <AddCodingChanges+0x14>
 8002bc6:	e004      	b.n	8002bd2 <AddCodingChanges+0x13a>
        break; /*No more codings will fit in*/
 8002bc8:	bf00      	nop
 8002bca:	e002      	b.n	8002bd2 <AddCodingChanges+0x13a>
          break; /*No more codings will fit in*/
 8002bcc:	bf00      	nop
 8002bce:	e000      	b.n	8002bd2 <AddCodingChanges+0x13a>
          break; /*No more codings will fit in*/
 8002bd0:	bf00      	nop
      }
    }
  }

  return offset;
 8002bd2:	697b      	ldr	r3, [r7, #20]
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	200002f8 	.word	0x200002f8

08002be0 <LPTIM1_IRQHandler>:
/**
 * @brief LPTIM autoreload interrupt handler.
 * This is launched each second to mark start of a slot.
 */
void LPTIM1_IRQHandler (void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  LL_LPTIM_ClearFLAG_ARRM(LPTIM1);
 8002be4:	4828      	ldr	r0, [pc, #160]	; (8002c88 <LPTIM1_IRQHandler+0xa8>)
 8002be6:	f7fe fe9a 	bl	800191e <LL_LPTIM_ClearFLAG_ARRM>

  /*Increment slot number*/
  if (CONC.SlotCounter == 15)
 8002bea:	4b28      	ldr	r3, [pc, #160]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002bec:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002bf0:	2b0f      	cmp	r3, #15
 8002bf2:	d118      	bne.n	8002c26 <LPTIM1_IRQHandler+0x46>
  {
    CONC.SlotCounter = 0;
 8002bf4:	4b25      	ldr	r3, [pc, #148]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    /*Start of period, clear OKs*/
    CONC.BeaconOk = false;
 8002bfc:	4b23      	ldr	r3, [pc, #140]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2325 	strb.w	r2, [r3, #805]	; 0x325
    CONC.SyncOk = false;
 8002c04:	4b21      	ldr	r3, [pc, #132]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
    
    HAL_GPIO_WritePin(DGB_LINE3_PORT, DGB_LINE3_PIN, GPIO_PIN_SET);
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c12:	481f      	ldr	r0, [pc, #124]	; (8002c90 <LPTIM1_IRQHandler+0xb0>)
 8002c14:	f003 f81f 	bl	8005c56 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DGB_LINE3_PORT, DGB_LINE3_PIN, GPIO_PIN_RESET);
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c1e:	481c      	ldr	r0, [pc, #112]	; (8002c90 <LPTIM1_IRQHandler+0xb0>)
 8002c20:	f003 f819 	bl	8005c56 <HAL_GPIO_WritePin>
 8002c24:	e006      	b.n	8002c34 <LPTIM1_IRQHandler+0x54>
    
  }
  else
  {
    CONC.SlotCounter++;
 8002c26:	4b19      	ldr	r3, [pc, #100]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c28:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	4a17      	ldr	r2, [pc, #92]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c30:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
  }

  /*Do something when slot starts*/
  if (CONC.Enable)
 8002c34:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c36:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d022      	beq.n	8002c84 <LPTIM1_IRQHandler+0xa4>
  {
    if(CONC.SlotCounter == 0) /*Time to send Beacon*/
 8002c3e:	4b13      	ldr	r3, [pc, #76]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c40:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <LPTIM1_IRQHandler+0x6e>
    {
      SendBeacon();
 8002c48:	f7ff faf4 	bl	8002234 <SendBeacon>
 8002c4c:	e017      	b.n	8002c7e <LPTIM1_IRQHandler+0x9e>
    }
    else if(CONC.SlotCounter == 1) /*Time to send Sync*/
 8002c4e:	4b0f      	ldr	r3, [pc, #60]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c50:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d107      	bne.n	8002c68 <LPTIM1_IRQHandler+0x88>
    {
      if(CONC.BeaconOk == true)   /*No point sending Sync if Beacon wasn't sent*/
 8002c58:	4b0c      	ldr	r3, [pc, #48]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c5a:	f893 3325 	ldrb.w	r3, [r3, #805]	; 0x325
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00d      	beq.n	8002c7e <LPTIM1_IRQHandler+0x9e>
      {
        SendSync();
 8002c62:	f7ff fbff 	bl	8002464 <SendSync>
 8002c66:	e00a      	b.n	8002c7e <LPTIM1_IRQHandler+0x9e>
      }
    }
    else /*Receive for sensors*/
    {
      if(CONC.SyncOk == true)      /*No point receiving if Sync wasn't sent properly*/
 8002c68:	4b08      	ldr	r3, [pc, #32]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c6a:	f893 3326 	ldrb.w	r3, [r3, #806]	; 0x326
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d002      	beq.n	8002c78 <LPTIM1_IRQHandler+0x98>
      {
        Receive();
 8002c72:	f7ff fcd1 	bl	8002618 <Receive>
 8002c76:	e002      	b.n	8002c7e <LPTIM1_IRQHandler+0x9e>
      }
      else
      {
        Radio.Sleep();
 8002c78:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <LPTIM1_IRQHandler+0xb4>)
 8002c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c7c:	4798      	blx	r3
      }
    }
    LedBlink(LED_GREEN);       /*Indicate slot start*/
 8002c7e:	2001      	movs	r0, #1
 8002c80:	f7ff fac6 	bl	8002210 <LedBlink>
  }
}
 8002c84:	bf00      	nop
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40007c00 	.word	0x40007c00
 8002c8c:	200002f8 	.word	0x200002f8
 8002c90:	48000400 	.word	0x48000400
 8002c94:	080107cc 	.word	0x080107cc

08002c98 <TxDone>:

/*!
 * \brief  Tx Done callback prototype.
 */
static void TxDone (void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  if(CONC.Enable == true)
 8002c9c:	4b11      	ldr	r3, [pc, #68]	; (8002ce4 <TxDone+0x4c>)
 8002c9e:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d016      	beq.n	8002cd4 <TxDone+0x3c>
  {
    /*Set radio to idle state and wait for next slot*/
    Radio.Standby();
 8002ca6:	4b10      	ldr	r3, [pc, #64]	; (8002ce8 <TxDone+0x50>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002caa:	4798      	blx	r3

    if (CONC.SlotCounter == 0)
 8002cac:	4b0d      	ldr	r3, [pc, #52]	; (8002ce4 <TxDone+0x4c>)
 8002cae:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d104      	bne.n	8002cc0 <TxDone+0x28>
    {
      CONC.BeaconOk = true; /*Beacon was sent successfully*/
 8002cb6:	4b0b      	ldr	r3, [pc, #44]	; (8002ce4 <TxDone+0x4c>)
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2325 	strb.w	r2, [r3, #805]	; 0x325
 8002cbe:	e00c      	b.n	8002cda <TxDone+0x42>
    }
    else if (CONC.SlotCounter == 1)
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <TxDone+0x4c>)
 8002cc2:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d107      	bne.n	8002cda <TxDone+0x42>
    {
      CONC.SyncOk = true; /*Sync was sent successfully*/
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <TxDone+0x4c>)
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
 8002cd2:	e002      	b.n	8002cda <TxDone+0x42>
    }
  }
  else
  {
    Radio.Sleep();
 8002cd4:	4b04      	ldr	r3, [pc, #16]	; (8002ce8 <TxDone+0x50>)
 8002cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd8:	4798      	blx	r3
  }
  BSP_LED_Off(LED_RED);
 8002cda:	2002      	movs	r0, #2
 8002cdc:	f007 f9f2 	bl	800a0c4 <BSP_LED_Off>
}
 8002ce0:	bf00      	nop
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	200002f8 	.word	0x200002f8
 8002ce8:	080107cc 	.word	0x080107cc

08002cec <TxTimeout>:

/*!
 * \brief  Tx Timeout callback prototype.
 */
static void TxTimeout (void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  BSP_LED_Off(LED_RED);
 8002cf0:	2002      	movs	r0, #2
 8002cf2:	f007 f9e7 	bl	800a0c4 <BSP_LED_Off>
}
 8002cf6:	bf00      	nop
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <RxDone>:
 * \param [IN] snr     Raw SNR value given by the radio hardware
 *                     FSK : N/A ( set to 0 )
 *                     LoRa: SNR value in dB
 */
static void RxDone (uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr)
{
 8002cfc:	b590      	push	{r4, r7, lr}
 8002cfe:	b08b      	sub	sp, #44	; 0x2c
 8002d00:	af02      	add	r7, sp, #8
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	4608      	mov	r0, r1
 8002d06:	4611      	mov	r1, r2
 8002d08:	461a      	mov	r2, r3
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	817b      	strh	r3, [r7, #10]
 8002d0e:	460b      	mov	r3, r1
 8002d10:	813b      	strh	r3, [r7, #8]
 8002d12:	4613      	mov	r3, r2
 8002d14:	71fb      	strb	r3, [r7, #7]
  if(CONC.Enable == true)
 8002d16:	4b60      	ldr	r3, [pc, #384]	; (8002e98 <RxDone+0x19c>)
 8002d18:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 80b0 	beq.w	8002e82 <RxDone+0x186>
  {
    /*Set radio to idle state and wait for next slot*/
    Radio.Standby();
 8002d22:	4b5e      	ldr	r3, [pc, #376]	; (8002e9c <RxDone+0x1a0>)
 8002d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d26:	4798      	blx	r3

    if (size < sizeof(DEMO_packet_sensor_header_t)) /*The packet is too short to contain anything*/
 8002d28:	897b      	ldrh	r3, [r7, #10]
 8002d2a:	2b05      	cmp	r3, #5
 8002d2c:	f240 80ad 	bls.w	8002e8a <RxDone+0x18e>
    {
      return;
    }
    if (size > DEMO_SENSOR_MAX_PAYLOAD)
 8002d30:	897b      	ldrh	r3, [r7, #10]
 8002d32:	2b1a      	cmp	r3, #26
 8002d34:	d901      	bls.n	8002d3a <RxDone+0x3e>
    {
      size = DEMO_SENSOR_MAX_PAYLOAD;   /*Limit data to maximal size*/
 8002d36:	231a      	movs	r3, #26
 8002d38:	817b      	strh	r3, [r7, #10]
    }

    DEMO_packet_sensor_header_t header;
    memcpy(&header, payload, sizeof(DEMO_packet_sensor_header_t)); /*Copy payload header to sensor's packet*/
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	f107 0310 	add.w	r3, r7, #16
 8002d40:	6810      	ldr	r0, [r2, #0]
 8002d42:	6018      	str	r0, [r3, #0]
 8002d44:	8892      	ldrh	r2, [r2, #4]
 8002d46:	809a      	strh	r2, [r3, #4]

    CONC_Sensor_t* sensor = &(CONC.Sensors[CONC.SlotCounter - 2]); /*Look up this slot's sensor*/
 8002d48:	4b53      	ldr	r3, [pc, #332]	; (8002e98 <RxDone+0x19c>)
 8002d4a:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002d4e:	1e9a      	subs	r2, r3, #2
 8002d50:	4613      	mov	r3, r2
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	4413      	add	r3, r2
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	3368      	adds	r3, #104	; 0x68
 8002d5a:	4a4f      	ldr	r2, [pc, #316]	; (8002e98 <RxDone+0x19c>)
 8002d5c:	4413      	add	r3, r2
 8002d5e:	61fb      	str	r3, [r7, #28]

    if (CONC.Sync.occupied & (1 << CONC.SlotCounter)) /*Slot is already occupied*/
 8002d60:	4b4d      	ldr	r3, [pc, #308]	; (8002e98 <RxDone+0x19c>)
 8002d62:	889b      	ldrh	r3, [r3, #4]
 8002d64:	461a      	mov	r2, r3
 8002d66:	4b4c      	ldr	r3, [pc, #304]	; (8002e98 <RxDone+0x19c>)
 8002d68:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002d6c:	fa42 f303 	asr.w	r3, r2, r3
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d021      	beq.n	8002dbc <RxDone+0xc0>
    {
      if (header.eui != sensor->Eui) /*Sensor address must fit*/
 8002d78:	693a      	ldr	r2, [r7, #16]
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	f040 8085 	bne.w	8002e8e <RxDone+0x192>
      {
        return;
      }

      if(sensor->ConnectVerified == false)
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	7c5b      	ldrb	r3, [r3, #17]
 8002d88:	f083 0301 	eor.w	r3, r3, #1
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d002      	beq.n	8002d98 <RxDone+0x9c>
      {
        sensor->ConnectVerified = true;
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	2201      	movs	r2, #1
 8002d96:	745a      	strb	r2, [r3, #17]
      }
      if(sensor->CodingApplied == false)
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	7c1b      	ldrb	r3, [r3, #16]
 8002d9c:	f083 0301 	eor.w	r3, r3, #1
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d006      	beq.n	8002db4 <RxDone+0xb8>
      {
        sensor->CodingApplied = true; /*Modulation was successfully changed*/
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	2201      	movs	r2, #1
 8002daa:	741a      	strb	r2, [r3, #16]
        CONC_Report_MOD_OK(header.eui); /*Report to console*/
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 f8e0 	bl	8002f74 <CONC_Report_MOD_OK>
      }
      sensor->Missed = 0;
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	2200      	movs	r2, #0
 8002db8:	615a      	str	r2, [r3, #20]
 8002dba:	e050      	b.n	8002e5e <RxDone+0x162>
    }
    else /*New Connect*/
    {
      uint32_t already_in = FindEui(header.eui); /*Find if the same eui is already connected*/
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff fe3a 	bl	8002a38 <FindEui>
 8002dc4:	61b8      	str	r0, [r7, #24]
      if (already_in >= 2) /*This sensor is already connected in different slot*/
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d92d      	bls.n	8002e28 <RxDone+0x12c>
      {
        CONC.Sensors[already_in - 2].ConnectVerified = false;      /*Switch the eui to that slot*/
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	1e9a      	subs	r2, r3, #2
 8002dd0:	4931      	ldr	r1, [pc, #196]	; (8002e98 <RxDone+0x19c>)
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	4413      	add	r3, r2
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	440b      	add	r3, r1
 8002ddc:	3379      	adds	r3, #121	; 0x79
 8002dde:	2200      	movs	r2, #0
 8002de0:	701a      	strb	r2, [r3, #0]
        if(DEMO_IsCodingDefault(&(CONC.Sensors[already_in - 2].Coding), CONC.Region) != true)    /*Coding was changed*/
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	1e9a      	subs	r2, r3, #2
 8002de6:	4613      	mov	r3, r2
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	4413      	add	r3, r2
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	3368      	adds	r3, #104	; 0x68
 8002df0:	4a29      	ldr	r2, [pc, #164]	; (8002e98 <RxDone+0x19c>)
 8002df2:	4413      	add	r3, r2
 8002df4:	3304      	adds	r3, #4
 8002df6:	4a28      	ldr	r2, [pc, #160]	; (8002e98 <RxDone+0x19c>)
 8002df8:	f8d2 231c 	ldr.w	r2, [r2, #796]	; 0x31c
 8002dfc:	4611      	mov	r1, r2
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 fcc1 	bl	8003786 <DEMO_IsCodingDefault>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f083 0301 	eor.w	r3, r3, #1
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d026      	beq.n	8002e5e <RxDone+0x162>
        {
          CONC.Sensors[already_in - 2].CodingApplied = false;   /*Reapply coding*/
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	1e9a      	subs	r2, r3, #2
 8002e14:	4920      	ldr	r1, [pc, #128]	; (8002e98 <RxDone+0x19c>)
 8002e16:	4613      	mov	r3, r2
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	4413      	add	r3, r2
 8002e1c:	00db      	lsls	r3, r3, #3
 8002e1e:	440b      	add	r3, r1
 8002e20:	3378      	adds	r3, #120	; 0x78
 8002e22:	2200      	movs	r2, #0
 8002e24:	701a      	strb	r2, [r3, #0]
 8002e26:	e01a      	b.n	8002e5e <RxDone+0x162>
        }
      }
      else      /*New sensor*/
      {
        CONC.Sync.occupied |= (1 << CONC.SlotCounter); /*Add to new position*/
 8002e28:	4b1b      	ldr	r3, [pc, #108]	; (8002e98 <RxDone+0x19c>)
 8002e2a:	889b      	ldrh	r3, [r3, #4]
 8002e2c:	b21a      	sxth	r2, r3
 8002e2e:	4b1a      	ldr	r3, [pc, #104]	; (8002e98 <RxDone+0x19c>)
 8002e30:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002e34:	2101      	movs	r1, #1
 8002e36:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3a:	b21b      	sxth	r3, r3
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	b21b      	sxth	r3, r3
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	4b15      	ldr	r3, [pc, #84]	; (8002e98 <RxDone+0x19c>)
 8002e44:	809a      	strh	r2, [r3, #4]
        sensor->Eui = header.eui; /*Store eui*/
 8002e46:	693a      	ldr	r2, [r7, #16]
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	601a      	str	r2, [r3, #0]
        sensor->ConnectVerified = false;   /*Connect the sensor*/
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	745a      	strb	r2, [r3, #17]
        sensor->CodingApplied = true;   /*Default coding is already applied*/
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	2201      	movs	r2, #1
 8002e56:	741a      	strb	r2, [r3, #16]
        sensor->Missed = 0;
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	615a      	str	r2, [r3, #20]
      }
    }

    /*Report to console*/
    CONC_Report_RCV(&header, rssi, snr,
                    ((uint8_t*)payload) + sizeof(DEMO_packet_sensor_header_t), // memory offset to skip header packet
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	1d9c      	adds	r4, r3, #6
    CONC_Report_RCV(&header, rssi, snr,
 8002e62:	897b      	ldrh	r3, [r7, #10]
                    size - sizeof(DEMO_packet_sensor_header_t));
 8002e64:	3b06      	subs	r3, #6
    CONC_Report_RCV(&header, rssi, snr,
 8002e66:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002e6a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8002e6e:	f107 0010 	add.w	r0, r7, #16
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	4623      	mov	r3, r4
 8002e76:	f000 f8c7 	bl	8003008 <CONC_Report_RCV>

    LedBlink(LED_BLUE);
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f7ff f9c8 	bl	8002210 <LedBlink>
 8002e80:	e006      	b.n	8002e90 <RxDone+0x194>
  }
  else
  {
    Radio.Sleep();
 8002e82:	4b06      	ldr	r3, [pc, #24]	; (8002e9c <RxDone+0x1a0>)
 8002e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e86:	4798      	blx	r3
 8002e88:	e002      	b.n	8002e90 <RxDone+0x194>
      return;
 8002e8a:	bf00      	nop
 8002e8c:	e000      	b.n	8002e90 <RxDone+0x194>
        return;
 8002e8e:	bf00      	nop
  }
}
 8002e90:	3724      	adds	r7, #36	; 0x24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd90      	pop	{r4, r7, pc}
 8002e96:	bf00      	nop
 8002e98:	200002f8 	.word	0x200002f8
 8002e9c:	080107cc 	.word	0x080107cc

08002ea0 <RxTimeout>:

/*!
 * \brief  Rx Timeout callback prototype.
 */
static void RxTimeout (void){}
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr

08002eac <RxError>:

/*!
 * \brief Rx Error callback prototype.
 */
static void RxError (void){}
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	bf00      	nop
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr

08002eb8 <FhssChangeChannel>:
 * \brief  FHSS Change Channel callback prototype.
 *
 * \param [IN] currentChannel   Index number of the current channel
 */
static void FhssChangeChannel (uint8_t currentChannel)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	71fb      	strb	r3, [r7, #7]
  UNUSED(currentChannel);
}
 8002ec2:	bf00      	nop
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr

08002ecc <CadDone>:
 * \brief CAD Done callback prototype.
 *
 * \param [IN] channelDetected    Channel Activity detected during the CAD
 */
static void CadDone ( bool channelActivityDetected)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	71fb      	strb	r3, [r7, #7]
  UNUSED(channelActivityDetected);
}
 8002ed6:	bf00      	nop
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bc80      	pop	{r7}
 8002ede:	4770      	bx	lr

08002ee0 <Prbs9Init>:

/**
 * \brief Initialise the PRBS9 generator
 */
static void Prbs9Init( void )
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  prbs9_val= PRBS9_INIT;
 8002ee4:	4b03      	ldr	r3, [pc, #12]	; (8002ef4 <Prbs9Init+0x14>)
 8002ee6:	2255      	movs	r2, #85	; 0x55
 8002ee8:	801a      	strh	r2, [r3, #0]
}
 8002eea:	bf00      	nop
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bc80      	pop	{r7}
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	200002f4 	.word	0x200002f4

08002ef8 <Prbs9Next>:
 * \brief Returns the next number from PRBS9 generator
 *
 * \return new PRBS number
 */
static uint8_t Prbs9Next( void )
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
  int newbit = (((prbs9_val >> 8) ^ (prbs9_val >> 4)) & 1);
 8002efe:	4b11      	ldr	r3, [pc, #68]	; (8002f44 <Prbs9Next+0x4c>)
 8002f00:	881b      	ldrh	r3, [r3, #0]
 8002f02:	0a1b      	lsrs	r3, r3, #8
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	4b0f      	ldr	r3, [pc, #60]	; (8002f44 <Prbs9Next+0x4c>)
 8002f08:	881b      	ldrh	r3, [r3, #0]
 8002f0a:	091b      	lsrs	r3, r3, #4
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	4053      	eors	r3, r2
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	607b      	str	r3, [r7, #4]
  prbs9_val = ((prbs9_val << 1) | newbit) & 0x01ff;
 8002f18:	4b0a      	ldr	r3, [pc, #40]	; (8002f44 <Prbs9Next+0x4c>)
 8002f1a:	881b      	ldrh	r3, [r3, #0]
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	b21a      	sxth	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	b21b      	sxth	r3, r3
 8002f24:	4313      	orrs	r3, r2
 8002f26:	b21b      	sxth	r3, r3
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	4b04      	ldr	r3, [pc, #16]	; (8002f44 <Prbs9Next+0x4c>)
 8002f32:	801a      	strh	r2, [r3, #0]
  return (uint8_t) (prbs9_val&0xFF);
 8002f34:	4b03      	ldr	r3, [pc, #12]	; (8002f44 <Prbs9Next+0x4c>)
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	b2db      	uxtb	r3, r3
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bc80      	pop	{r7}
 8002f42:	4770      	bx	lr
 8002f44:	200002f4 	.word	0x200002f4

08002f48 <CONC_Report_LOST>:
/**
 * @brief Report lost sensor to console.
 * @param Eui sensor's address
 */
void CONC_Report_LOST (uint32_t Eui)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af02      	add	r7, sp, #8
 8002f4e:	6078      	str	r0, [r7, #4]
  APP_PPRINTF("AT+LOST=0x%08x\r\n", Eui);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	4b06      	ldr	r3, [pc, #24]	; (8002f70 <CONC_Report_LOST+0x28>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	2100      	movs	r1, #0
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	f00a f83a 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1f4      	bne.n	8002f50 <CONC_Report_LOST+0x8>
}
 8002f66:	bf00      	nop
 8002f68:	bf00      	nop
 8002f6a:	3708      	adds	r7, #8
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	0800fca8 	.word	0x0800fca8

08002f74 <CONC_Report_MOD_OK>:
/**
 * @brief Report successful modulation change to console.
 * @param Eui sensor's address
 */
void CONC_Report_MOD_OK (uint32_t Eui)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	6078      	str	r0, [r7, #4]
  APP_PPRINTF("AT+MOD_OK=0x%08x\r\n", Eui);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	9300      	str	r3, [sp, #0]
 8002f80:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <CONC_Report_MOD_OK+0x28>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	2100      	movs	r1, #0
 8002f86:	2000      	movs	r0, #0
 8002f88:	f00a f824 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1f4      	bne.n	8002f7c <CONC_Report_MOD_OK+0x8>
}
 8002f92:	bf00      	nop
 8002f94:	bf00      	nop
 8002f96:	3708      	adds	r7, #8
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	0800fcbc 	.word	0x0800fcbc

08002fa0 <CheckAndUpdateLength>:
 * @param ErrorAnyway If set, print the error string anyway
 * @param ErrorStr string printed when element doesn't fit or if ErrorAnyway
 * @return true if OK, false if element couldn't fit
 */
static bool CheckAndUpdateLength(uint32_t* DataLen, uint32_t Size, bool ErrorAnyway, char* ErrorStr)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	603b      	str	r3, [r7, #0]
 8002fac:	4613      	mov	r3, r2
 8002fae:	71fb      	strb	r3, [r7, #7]
  if (*DataLen < Size) /*Not enough data*/
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68ba      	ldr	r2, [r7, #8]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d90d      	bls.n	8002fd6 <CheckAndUpdateLength+0x36>
  {
    *DataLen = 0; /*Reset length and read nothing more*/
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
    APP_PPRINTF(ErrorStr); /*Print error*/
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	2000      	movs	r0, #0
 8002fc8:	f00a f804 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1f6      	bne.n	8002fc0 <CheckAndUpdateLength+0x20>
    return false;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	e014      	b.n	8003000 <CheckAndUpdateLength+0x60>
  }
  else
  {
    *DataLen -= Size; /*Subtract element size*/
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	1ad2      	subs	r2, r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	601a      	str	r2, [r3, #0]

    if(ErrorAnyway) /*Force error*/
 8002fe2:	79fb      	ldrb	r3, [r7, #7]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00a      	beq.n	8002ffe <CheckAndUpdateLength+0x5e>
    {
      APP_PPRINTF(ErrorStr); /*Print error*/
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	2200      	movs	r2, #0
 8002fec:	2100      	movs	r1, #0
 8002fee:	2000      	movs	r0, #0
 8002ff0:	f009 fff0 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1f6      	bne.n	8002fe8 <CheckAndUpdateLength+0x48>
      return false;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	e000      	b.n	8003000 <CheckAndUpdateLength+0x60>
    }
    else
    {
      return true;
 8002ffe:	2301      	movs	r3, #1
    }
  }
}
 8003000:	4618      	mov	r0, r3
 8003002:	3710      	adds	r7, #16
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <CONC_Report_RCV>:
 * @param DataLen length of data [byte]
 */
void CONC_Report_RCV(const DEMO_packet_sensor_header_t* Header,
                     int16_t Rssi, int8_t Snr,
                     const uint8_t* Data, uint32_t DataLen)
{
 8003008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800300a:	b091      	sub	sp, #68	; 0x44
 800300c:	af08      	add	r7, sp, #32
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	607b      	str	r3, [r7, #4]
 8003012:	460b      	mov	r3, r1
 8003014:	817b      	strh	r3, [r7, #10]
 8003016:	4613      	mov	r3, r2
 8003018:	727b      	strb	r3, [r7, #9]
  if(Header->version_major != VERSION_MAJOR)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	795b      	ldrb	r3, [r3, #5]
 800301e:	f003 0307 	and.w	r3, r3, #7
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b01      	cmp	r3, #1
 8003026:	d154      	bne.n	80030d2 <CONC_Report_RCV+0xca>
  {
    return;     /*Unknown major version*/
  }

  APP_PPRINTF("AT+RCV=0x%08x,0x%02hx,%hu:%hu,%hi,%hi,%hu\r\n",
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	7912      	ldrb	r2, [r2, #4]
 8003030:	4614      	mov	r4, r2
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	7952      	ldrb	r2, [r2, #5]
 8003036:	f3c2 0202 	ubfx	r2, r2, #0, #3
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	4615      	mov	r5, r2
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	7952      	ldrb	r2, [r2, #5]
 8003042:	f3c2 02c4 	ubfx	r2, r2, #3, #5
 8003046:	b2d2      	uxtb	r2, r2
 8003048:	4616      	mov	r6, r2
 800304a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800304e:	f997 1009 	ldrsb.w	r1, [r7, #9]
 8003052:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003054:	9006      	str	r0, [sp, #24]
 8003056:	9105      	str	r1, [sp, #20]
 8003058:	9204      	str	r2, [sp, #16]
 800305a:	9603      	str	r6, [sp, #12]
 800305c:	9502      	str	r5, [sp, #8]
 800305e:	9401      	str	r4, [sp, #4]
 8003060:	9300      	str	r3, [sp, #0]
 8003062:	4b1e      	ldr	r3, [pc, #120]	; (80030dc <CONC_Report_RCV+0xd4>)
 8003064:	2200      	movs	r2, #0
 8003066:	2100      	movs	r1, #0
 8003068:	2000      	movs	r0, #0
 800306a:	f009 ffb3 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d1d9      	bne.n	8003028 <CONC_Report_RCV+0x20>
            Header->eui, Header->packet_cnt, Header->version_major, Header->version_minor, Rssi, Snr, DataLen);

#if 1
  switch(Header->version_minor)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	795b      	ldrb	r3, [r3, #5]
 8003078:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	d110      	bne.n	80030a4 <CONC_Report_RCV+0x9c>
      Report_X_X_RCV(&data, DataLen);
    }
#endif  /*Reserved for future*/
    case 0: /*v1:0*/
    {
      size_t payload_DataLen = sizeof(DEMO_data_1_0_t);
 8003082:	2305      	movs	r3, #5
 8003084:	61fb      	str	r3, [r7, #28]
      DEMO_data_1_0_t data;
      memcpy((uint8_t*)(&data), Data, payload_DataLen); /*Copy the payload into parseable structure*/
 8003086:	f107 0314 	add.w	r3, r7, #20
 800308a:	69fa      	ldr	r2, [r7, #28]
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	4618      	mov	r0, r3
 8003090:	f00b fb6a 	bl	800e768 <memcpy>

      Report_1_0_RCV(&data, payload_DataLen);   /*Print*/
 8003094:	f107 0314 	add.w	r3, r7, #20
 8003098:	69f9      	ldr	r1, [r7, #28]
 800309a:	4618      	mov	r0, r3
 800309c:	f000 f822 	bl	80030e4 <Report_1_0_RCV>
      break;
 80030a0:	e018      	b.n	80030d4 <CONC_Report_RCV+0xcc>
//      DEMO_data_1_1_t data;
//      memcpy((uint8_t*)(&data), Data, DataLen); /*Copy the payload into parseable structure*/
//      Report_1_1_RCV(&data, DataLen);   /*Print*/
//      break;
//    }
    default:    /*Unknown version*/
 80030a2:	bf00      	nop
    {
      APP_PPRINTF("E(v%u:%u)\r\n", Header->version_major, Header->version_minor);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	795b      	ldrb	r3, [r3, #5]
 80030a8:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	461a      	mov	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	795b      	ldrb	r3, [r3, #5]
 80030b4:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	9301      	str	r3, [sp, #4]
 80030bc:	9200      	str	r2, [sp, #0]
 80030be:	4b08      	ldr	r3, [pc, #32]	; (80030e0 <CONC_Report_RCV+0xd8>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	2100      	movs	r1, #0
 80030c4:	2000      	movs	r0, #0
 80030c6:	f009 ff85 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1e8      	bne.n	80030a2 <CONC_Report_RCV+0x9a>
      break;
 80030d0:	e000      	b.n	80030d4 <CONC_Report_RCV+0xcc>
    return;     /*Unknown major version*/
 80030d2:	bf00      	nop
    }
  }
#endif
}
 80030d4:	3724      	adds	r7, #36	; 0x24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030da:	bf00      	nop
 80030dc:	0800fcd0 	.word	0x0800fcd0
 80030e0:	0800fcfc 	.word	0x0800fcfc

080030e4 <Report_1_0_RCV>:
 * @brief Report received packet with version 1:0 to console.
 * @param Data sensor's measured sensor data of version 1:0
 * @param DataLen length of data [byte]
 */
static void Report_1_0_RCV(const DEMO_data_1_0_t* Data, uint32_t DataLen_t)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af02      	add	r7, sp, #8
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]

  /*Temperature*/
  if(CheckAndUpdateLength(&DataLen_t, sizeof(uint16_t),
                          Data->temperature == DEMO_DATA_1_0_ERROR_TEMPERATURE, "E,") == true)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030f4:	b21b      	sxth	r3, r3
  if(CheckAndUpdateLength(&DataLen_t, sizeof(uint16_t),
 80030f6:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80030fa:	bf0c      	ite	eq
 80030fc:	2301      	moveq	r3, #1
 80030fe:	2300      	movne	r3, #0
 8003100:	b2da      	uxtb	r2, r3
 8003102:	4638      	mov	r0, r7
 8003104:	4b37      	ldr	r3, [pc, #220]	; (80031e4 <Report_1_0_RCV+0x100>)
 8003106:	2102      	movs	r1, #2
 8003108:	f7ff ff4a 	bl	8002fa0 <CheckAndUpdateLength>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d029      	beq.n	8003166 <Report_1_0_RCV+0x82>
  {
    APP_PPRINTF("%+hi.%02hu,", Data->temperature / 100, CONC_ABS_INT(Data->temperature % 100));
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003118:	b21b      	sxth	r3, r3
 800311a:	4a33      	ldr	r2, [pc, #204]	; (80031e8 <Report_1_0_RCV+0x104>)
 800311c:	fb82 1203 	smull	r1, r2, r2, r3
 8003120:	1152      	asrs	r2, r2, #5
 8003122:	17db      	asrs	r3, r3, #31
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	b21b      	sxth	r3, r3
 8003128:	4618      	mov	r0, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003130:	b21b      	sxth	r3, r3
 8003132:	4a2d      	ldr	r2, [pc, #180]	; (80031e8 <Report_1_0_RCV+0x104>)
 8003134:	fb82 1203 	smull	r1, r2, r2, r3
 8003138:	1151      	asrs	r1, r2, #5
 800313a:	17da      	asrs	r2, r3, #31
 800313c:	1a8a      	subs	r2, r1, r2
 800313e:	2164      	movs	r1, #100	; 0x64
 8003140:	fb01 f202 	mul.w	r2, r1, r2
 8003144:	1a9b      	subs	r3, r3, r2
 8003146:	b21b      	sxth	r3, r3
 8003148:	2b00      	cmp	r3, #0
 800314a:	bfb8      	it	lt
 800314c:	425b      	neglt	r3, r3
 800314e:	b29b      	uxth	r3, r3
 8003150:	9301      	str	r3, [sp, #4]
 8003152:	9000      	str	r0, [sp, #0]
 8003154:	4b25      	ldr	r3, [pc, #148]	; (80031ec <Report_1_0_RCV+0x108>)
 8003156:	2200      	movs	r2, #0
 8003158:	2100      	movs	r1, #0
 800315a:	2000      	movs	r0, #0
 800315c:	f009 ff3a 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1d5      	bne.n	8003112 <Report_1_0_RCV+0x2e>
  }

  /*Voltage*/
  if(1)
  {
    APP_PPRINTF("%hu.%02hu,", Data->voltage / 20, (Data->voltage % 20) * 5);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	789b      	ldrb	r3, [r3, #2]
 800316a:	4a21      	ldr	r2, [pc, #132]	; (80031f0 <Report_1_0_RCV+0x10c>)
 800316c:	fba2 2303 	umull	r2, r3, r2, r3
 8003170:	091b      	lsrs	r3, r3, #4
 8003172:	b2db      	uxtb	r3, r3
 8003174:	4618      	mov	r0, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	789a      	ldrb	r2, [r3, #2]
 800317a:	4b1d      	ldr	r3, [pc, #116]	; (80031f0 <Report_1_0_RCV+0x10c>)
 800317c:	fba3 1302 	umull	r1, r3, r3, r2
 8003180:	0919      	lsrs	r1, r3, #4
 8003182:	460b      	mov	r3, r1
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	440b      	add	r3, r1
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	b2db      	uxtb	r3, r3
 800318e:	461a      	mov	r2, r3
 8003190:	4613      	mov	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4413      	add	r3, r2
 8003196:	9301      	str	r3, [sp, #4]
 8003198:	9000      	str	r0, [sp, #0]
 800319a:	4b16      	ldr	r3, [pc, #88]	; (80031f4 <Report_1_0_RCV+0x110>)
 800319c:	2200      	movs	r2, #0
 800319e:	2100      	movs	r1, #0
 80031a0:	2000      	movs	r0, #0
 80031a2:	f009 ff17 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1dc      	bne.n	8003166 <Report_1_0_RCV+0x82>
    APP_PPRINTF("%hu,", Data->wind_sensor_time);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	4b10      	ldr	r3, [pc, #64]	; (80031f8 <Report_1_0_RCV+0x114>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	2100      	movs	r1, #0
 80031bc:	2000      	movs	r0, #0
 80031be:	f009 ff09 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d1f1      	bne.n	80031ac <Report_1_0_RCV+0xc8>
    APP_PPRINTF("\r\n");
 80031c8:	4b0c      	ldr	r3, [pc, #48]	; (80031fc <Report_1_0_RCV+0x118>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	2100      	movs	r1, #0
 80031ce:	2000      	movs	r0, #0
 80031d0:	f009 ff00 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1f6      	bne.n	80031c8 <Report_1_0_RCV+0xe4>
  else
  {
    APP_PPRINTF("E\r\n");
  }

}
 80031da:	bf00      	nop
 80031dc:	bf00      	nop
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	0800fd08 	.word	0x0800fd08
 80031e8:	51eb851f 	.word	0x51eb851f
 80031ec:	0800fd0c 	.word	0x0800fd0c
 80031f0:	cccccccd 	.word	0xcccccccd
 80031f4:	0800fd18 	.word	0x0800fd18
 80031f8:	0800fd24 	.word	0x0800fd24
 80031fc:	0800fd2c 	.word	0x0800fd2c

08003200 <DEMO_WaitForFreeChannel>:
 * @param Scan time for which the channel needs to be free [ms]
 * @param MaxWait Wait maximally this long before giving up [ms]
 * @return true if the channel is free, false if the channel is busy
 */
bool DEMO_WaitForFreeChannel(RadioModems_t Modem, int16_t RssiThreshold, uint32_t Scan, uint32_t MaxWait)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b08c      	sub	sp, #48	; 0x30
 8003204:	af00      	add	r7, sp, #0
 8003206:	60ba      	str	r2, [r7, #8]
 8003208:	607b      	str	r3, [r7, #4]
 800320a:	4603      	mov	r3, r0
 800320c:	73fb      	strb	r3, [r7, #15]
 800320e:	460b      	mov	r3, r1
 8003210:	81bb      	strh	r3, [r7, #12]
  UTIL_TIMER_Time_t start = UTIL_TIMER_GetCurrentTime();    /*Time when this business started*/
 8003212:	f00a fdd5 	bl	800ddc0 <UTIL_TIMER_GetCurrentTime>
 8003216:	6278      	str	r0, [r7, #36]	; 0x24
  UTIL_TIMER_Time_t now = start;      /*Current time, to save on reading from RTC calendar*/
 8003218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321a:	62fb      	str	r3, [r7, #44]	; 0x2c
  UTIL_TIMER_Time_t free_from;        /*Last time when the channel was busy*/

  Radio.Rx(0);
 800321c:	4b20      	ldr	r3, [pc, #128]	; (80032a0 <DEMO_WaitForFreeChannel+0xa0>)
 800321e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003220:	2000      	movs	r0, #0
 8003222:	4798      	blx	r3
  RADIO_DELAY_MS(1);
 8003224:	2001      	movs	r0, #1
 8003226:	f001 f810 	bl	800424a <HAL_Delay>

  free_from = UTIL_TIMER_GetCurrentTime();    /*Do not count radio init to the free time*/
 800322a:	f00a fdc9 	bl	800ddc0 <UTIL_TIMER_GetCurrentTime>
 800322e:	62b8      	str	r0, [r7, #40]	; 0x28

  while((now - start) < MaxWait)        /*Check maximal time limit*/
 8003230:	e02b      	b.n	800328a <DEMO_WaitForFreeChannel+0x8a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003232:	f3ef 8310 	mrs	r3, PRIMASK
 8003236:	61fb      	str	r3, [r7, #28]
  return(result);
 8003238:	69fb      	ldr	r3, [r7, #28]
  {
    UTILS_ENTER_CRITICAL_SECTION();
 800323a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800323c:	b672      	cpsid	i
}
 800323e:	bf00      	nop
    now = UTIL_TIMER_GetCurrentTime();
 8003240:	f00a fdbe 	bl	800ddc0 <UTIL_TIMER_GetCurrentTime>
 8003244:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(Radio.Rssi(Modem) > RssiThreshold)      /*Channel is currently busy*/
 8003246:	4b16      	ldr	r3, [pc, #88]	; (80032a0 <DEMO_WaitForFreeChannel+0xa0>)
 8003248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324a:	7bfa      	ldrb	r2, [r7, #15]
 800324c:	4610      	mov	r0, r2
 800324e:	4798      	blx	r3
 8003250:	4603      	mov	r3, r0
 8003252:	461a      	mov	r2, r3
 8003254:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003258:	4293      	cmp	r3, r2
 800325a:	da08      	bge.n	800326e <DEMO_WaitForFreeChannel+0x6e>
 800325c:	6a3b      	ldr	r3, [r7, #32]
 800325e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	f383 8810 	msr	PRIMASK, r3
}
 8003266:	bf00      	nop
    {
      UTILS_EXIT_CRITICAL_SECTION();
      free_from = now;  /*Reset time when the channel became free*/
 8003268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800326a:	62bb      	str	r3, [r7, #40]	; 0x28
 800326c:	e00d      	b.n	800328a <DEMO_WaitForFreeChannel+0x8a>
 800326e:	6a3b      	ldr	r3, [r7, #32]
 8003270:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	f383 8810 	msr	PRIMASK, r3
}
 8003278:	bf00      	nop
    }
    else        /*Channel is currently free*/
    {
      UTILS_EXIT_CRITICAL_SECTION();
      if ((now - free_from) > Scan) /*Channel is free for needed time*/
 800327a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800327c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	68ba      	ldr	r2, [r7, #8]
 8003282:	429a      	cmp	r2, r3
 8003284:	d201      	bcs.n	800328a <DEMO_WaitForFreeChannel+0x8a>
      {
        return true;
 8003286:	2301      	movs	r3, #1
 8003288:	e006      	b.n	8003298 <DEMO_WaitForFreeChannel+0x98>
  while((now - start) < MaxWait)        /*Check maximal time limit*/
 800328a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	429a      	cmp	r2, r3
 8003294:	d8cd      	bhi.n	8003232 <DEMO_WaitForFreeChannel+0x32>
      }
    }
  }

  return false;     /*Channel is busy and time is up*/
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3730      	adds	r7, #48	; 0x30
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	080107cc 	.word	0x080107cc

080032a4 <DEMO_GetShaping>:
 * @brief Convert coding BT parameter into proper symbol shaping.
 * @param coding FSH coding
 * @return shaping
 */
RadioModShapings_t DEMO_GetShaping(const DEMO_coding_fsk_t* coding)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  switch(coding->bt)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	79db      	ldrb	r3, [r3, #7]
 80032b0:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	3b01      	subs	r3, #1
 80032b8:	2b03      	cmp	r3, #3
 80032ba:	d80b      	bhi.n	80032d4 <DEMO_GetShaping+0x30>
 80032bc:	a201      	add	r2, pc, #4	; (adr r2, 80032c4 <DEMO_GetShaping+0x20>)
 80032be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c2:	bf00      	nop
 80032c4:	080032d9 	.word	0x080032d9
 80032c8:	080032dd 	.word	0x080032dd
 80032cc:	080032e1 	.word	0x080032e1
 80032d0:	080032e5 	.word	0x080032e5
  {
    default:    /*Off*/
      return MOD_SHAPING_OFF;
 80032d4:	2300      	movs	r3, #0
 80032d6:	e006      	b.n	80032e6 <DEMO_GetShaping+0x42>
    case 1:     /*0.3*/
      return MOD_SHAPING_G_BT_03;
 80032d8:	2308      	movs	r3, #8
 80032da:	e004      	b.n	80032e6 <DEMO_GetShaping+0x42>
    case 2:     /*0.5*/
      return MOD_SHAPING_G_BT_05;
 80032dc:	2309      	movs	r3, #9
 80032de:	e002      	b.n	80032e6 <DEMO_GetShaping+0x42>
    case 3:     /*0.7*/
      return MOD_SHAPING_G_BT_07;
 80032e0:	230a      	movs	r3, #10
 80032e2:	e000      	b.n	80032e6 <DEMO_GetShaping+0x42>
    case 4:     /*1*/
      return MOD_SHAPING_G_BT_1;
 80032e4:	230b      	movs	r3, #11

  }
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr

080032f0 <DEMO_GetSpreadingFactor>:
 * @brief Convert coding sf parameter into proper spreading factor.
 * @param coding LoRa coding
 * @return spreading factor
 */
RadioLoRaSpreadingFactors_t DEMO_GetSpreadingFactor(const DEMO_coding_lora_t* coding)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  return (RadioLoRaSpreadingFactors_t)coding->sf;       /*Values fit*/
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	785b      	ldrb	r3, [r3, #1]
 80032fc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003300:	b2db      	uxtb	r3, r3
}
 8003302:	4618      	mov	r0, r3
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	bc80      	pop	{r7}
 800330a:	4770      	bx	lr

0800330c <DEMO_GetBandwidth>:
 * @brief Convert coding bw parameter into proper bandwidth.
 * @param coding LoRa coding
 * @return spreading factor
 */
RadioLoRaBandwidths_t DEMO_GetBandwidth(const DEMO_coding_lora_t* coding)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  switch(coding->bw)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800331c:	b2db      	uxtb	r3, r3
 800331e:	3b01      	subs	r3, #1
 8003320:	2b08      	cmp	r3, #8
 8003322:	d815      	bhi.n	8003350 <DEMO_GetBandwidth+0x44>
 8003324:	a201      	add	r2, pc, #4	; (adr r2, 800332c <DEMO_GetBandwidth+0x20>)
 8003326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800332a:	bf00      	nop
 800332c:	08003355 	.word	0x08003355
 8003330:	08003359 	.word	0x08003359
 8003334:	0800335d 	.word	0x0800335d
 8003338:	08003361 	.word	0x08003361
 800333c:	08003365 	.word	0x08003365
 8003340:	08003369 	.word	0x08003369
 8003344:	0800336d 	.word	0x0800336d
 8003348:	08003371 	.word	0x08003371
 800334c:	08003375 	.word	0x08003375
  {
    default:     /*7.8 kHz*/
      return LORA_BW_007;
 8003350:	2300      	movs	r3, #0
 8003352:	e010      	b.n	8003376 <DEMO_GetBandwidth+0x6a>
    case 1:     /*10.4 kHz*/
      return LORA_BW_010;
 8003354:	2308      	movs	r3, #8
 8003356:	e00e      	b.n	8003376 <DEMO_GetBandwidth+0x6a>
    case 2:     /*15.6 kHz*/
      return LORA_BW_015;
 8003358:	2301      	movs	r3, #1
 800335a:	e00c      	b.n	8003376 <DEMO_GetBandwidth+0x6a>
    case 3:     /*20.8 kHz*/
      return LORA_BW_020;
 800335c:	2309      	movs	r3, #9
 800335e:	e00a      	b.n	8003376 <DEMO_GetBandwidth+0x6a>
    case 4:     /*31.25 kHz*/
      return LORA_BW_031;
 8003360:	2302      	movs	r3, #2
 8003362:	e008      	b.n	8003376 <DEMO_GetBandwidth+0x6a>
    case 5:     /*41.7 kHz*/
      return LORA_BW_041;
 8003364:	230a      	movs	r3, #10
 8003366:	e006      	b.n	8003376 <DEMO_GetBandwidth+0x6a>
    case 6:     /*62.5 kHz*/
      return LORA_BW_062;
 8003368:	2303      	movs	r3, #3
 800336a:	e004      	b.n	8003376 <DEMO_GetBandwidth+0x6a>
    case 7:     /*125 kHz*/
      return LORA_BW_125;
 800336c:	2304      	movs	r3, #4
 800336e:	e002      	b.n	8003376 <DEMO_GetBandwidth+0x6a>
    case 8:     /*250 kHz*/
      return LORA_BW_250;
 8003370:	2305      	movs	r3, #5
 8003372:	e000      	b.n	8003376 <DEMO_GetBandwidth+0x6a>
    case 9:     /*500 kHz*/
      return LORA_BW_500;
 8003374:	2306      	movs	r3, #6
  }
}
 8003376:	4618      	mov	r0, r3
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr

08003380 <DEMO_GetCoderate>:
 * @brief Convert coding cr parameter into proper coding rate.
 * @param coding LoRa coding
 * @return spreading factor
 */
RadioLoRaCodingRates_t DEMO_GetCoderate(const DEMO_coding_lora_t* coding)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  return (RadioLoRaCodingRates_t)coding->cr;    /*Values fit*/
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8003390:	b2db      	uxtb	r3, r3
}
 8003392:	4618      	mov	r0, r3
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	bc80      	pop	{r7}
 800339a:	4770      	bx	lr

0800339c <DEMO_ConvertFSKBandwidth>:
 * @brief Convert FSK bandwidth to a constant of RX filter settings.
 * @param bandwidth bandwidth in Hz
 * @return bandwidth setting
 */
RadioRxBandwidth_t DEMO_ConvertFSKBandwidth(uint32_t bandwidth)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  if(     bandwidth < 4800  ) {return RX_BW_4800  ;}
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
 80033aa:	d201      	bcs.n	80033b0 <DEMO_ConvertFSKBandwidth+0x14>
 80033ac:	231f      	movs	r3, #31
 80033ae:	e083      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 5800  ) {return RX_BW_5800  ;}
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f241 62a7 	movw	r2, #5799	; 0x16a7
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d801      	bhi.n	80033be <DEMO_ConvertFSKBandwidth+0x22>
 80033ba:	2317      	movs	r3, #23
 80033bc:	e07c      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 7300  ) {return RX_BW_7300  ;}
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f641 4283 	movw	r2, #7299	; 0x1c83
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d801      	bhi.n	80033cc <DEMO_ConvertFSKBandwidth+0x30>
 80033c8:	230f      	movs	r3, #15
 80033ca:	e075      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 9700  ) {return RX_BW_9700  ;}
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f242 52e3 	movw	r2, #9699	; 0x25e3
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d801      	bhi.n	80033da <DEMO_ConvertFSKBandwidth+0x3e>
 80033d6:	231e      	movs	r3, #30
 80033d8:	e06e      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 11700 ) {return RX_BW_11700 ;}
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f642 52b3 	movw	r2, #11699	; 0x2db3
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d801      	bhi.n	80033e8 <DEMO_ConvertFSKBandwidth+0x4c>
 80033e4:	2316      	movs	r3, #22
 80033e6:	e067      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 14600 ) {return RX_BW_14600 ;}
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f643 1207 	movw	r2, #14599	; 0x3907
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d801      	bhi.n	80033f6 <DEMO_ConvertFSKBandwidth+0x5a>
 80033f2:	230e      	movs	r3, #14
 80033f4:	e060      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 19500 ) {return RX_BW_19500 ;}
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f644 422b 	movw	r2, #19499	; 0x4c2b
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d801      	bhi.n	8003404 <DEMO_ConvertFSKBandwidth+0x68>
 8003400:	231d      	movs	r3, #29
 8003402:	e059      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 23400 ) {return RX_BW_23400 ;}
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f645 3267 	movw	r2, #23399	; 0x5b67
 800340a:	4293      	cmp	r3, r2
 800340c:	d801      	bhi.n	8003412 <DEMO_ConvertFSKBandwidth+0x76>
 800340e:	2315      	movs	r3, #21
 8003410:	e052      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 29300 ) {return RX_BW_29300 ;}
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f247 2273 	movw	r2, #29299	; 0x7273
 8003418:	4293      	cmp	r3, r2
 800341a:	d801      	bhi.n	8003420 <DEMO_ConvertFSKBandwidth+0x84>
 800341c:	230d      	movs	r3, #13
 800341e:	e04b      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 39000 ) {return RX_BW_39000 ;}
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f649 0257 	movw	r2, #38999	; 0x9857
 8003426:	4293      	cmp	r3, r2
 8003428:	d801      	bhi.n	800342e <DEMO_ConvertFSKBandwidth+0x92>
 800342a:	231c      	movs	r3, #28
 800342c:	e044      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 46900 ) {return RX_BW_46900 ;}
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f24b 7233 	movw	r2, #46899	; 0xb733
 8003434:	4293      	cmp	r3, r2
 8003436:	d801      	bhi.n	800343c <DEMO_ConvertFSKBandwidth+0xa0>
 8003438:	2314      	movs	r3, #20
 800343a:	e03d      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 58600 ) {return RX_BW_58600 ;}
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f24e 42e7 	movw	r2, #58599	; 0xe4e7
 8003442:	4293      	cmp	r3, r2
 8003444:	d801      	bhi.n	800344a <DEMO_ConvertFSKBandwidth+0xae>
 8003446:	230c      	movs	r3, #12
 8003448:	e036      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 78200 ) {return RX_BW_78200 ;}
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a1d      	ldr	r2, [pc, #116]	; (80034c4 <DEMO_ConvertFSKBandwidth+0x128>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d801      	bhi.n	8003456 <DEMO_ConvertFSKBandwidth+0xba>
 8003452:	231b      	movs	r3, #27
 8003454:	e030      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 93800 ) {return RX_BW_93800 ;}
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a1b      	ldr	r2, [pc, #108]	; (80034c8 <DEMO_ConvertFSKBandwidth+0x12c>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d801      	bhi.n	8003462 <DEMO_ConvertFSKBandwidth+0xc6>
 800345e:	2313      	movs	r3, #19
 8003460:	e02a      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 117300) {return RX_BW_117300;}
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a19      	ldr	r2, [pc, #100]	; (80034cc <DEMO_ConvertFSKBandwidth+0x130>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d801      	bhi.n	800346e <DEMO_ConvertFSKBandwidth+0xd2>
 800346a:	230b      	movs	r3, #11
 800346c:	e024      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 156200) {return RX_BW_156200;}
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a17      	ldr	r2, [pc, #92]	; (80034d0 <DEMO_ConvertFSKBandwidth+0x134>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d801      	bhi.n	800347a <DEMO_ConvertFSKBandwidth+0xde>
 8003476:	231a      	movs	r3, #26
 8003478:	e01e      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 187200) {return RX_BW_187200;}
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4a15      	ldr	r2, [pc, #84]	; (80034d4 <DEMO_ConvertFSKBandwidth+0x138>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d801      	bhi.n	8003486 <DEMO_ConvertFSKBandwidth+0xea>
 8003482:	2312      	movs	r3, #18
 8003484:	e018      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 234300) {return RX_BW_234300;}
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a13      	ldr	r2, [pc, #76]	; (80034d8 <DEMO_ConvertFSKBandwidth+0x13c>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d801      	bhi.n	8003492 <DEMO_ConvertFSKBandwidth+0xf6>
 800348e:	230a      	movs	r3, #10
 8003490:	e012      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 312000) {return RX_BW_312000;}
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a11      	ldr	r2, [pc, #68]	; (80034dc <DEMO_ConvertFSKBandwidth+0x140>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d801      	bhi.n	800349e <DEMO_ConvertFSKBandwidth+0x102>
 800349a:	2319      	movs	r3, #25
 800349c:	e00c      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 373600) {return RX_BW_373600;}
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a0f      	ldr	r2, [pc, #60]	; (80034e0 <DEMO_ConvertFSKBandwidth+0x144>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d801      	bhi.n	80034aa <DEMO_ConvertFSKBandwidth+0x10e>
 80034a6:	2311      	movs	r3, #17
 80034a8:	e006      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 467000) {return RX_BW_467000;}
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a0d      	ldr	r2, [pc, #52]	; (80034e4 <DEMO_ConvertFSKBandwidth+0x148>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d801      	bhi.n	80034b6 <DEMO_ConvertFSKBandwidth+0x11a>
 80034b2:	2309      	movs	r3, #9
 80034b4:	e000      	b.n	80034b8 <DEMO_ConvertFSKBandwidth+0x11c>

  return RX_BW_4800;     /*Invalid bandwidth*/
 80034b6:	231f      	movs	r3, #31
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	bc80      	pop	{r7}
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	00013177 	.word	0x00013177
 80034c8:	00016e67 	.word	0x00016e67
 80034cc:	0001ca33 	.word	0x0001ca33
 80034d0:	00026227 	.word	0x00026227
 80034d4:	0002db3f 	.word	0x0002db3f
 80034d8:	0003933b 	.word	0x0003933b
 80034dc:	0004c2bf 	.word	0x0004c2bf
 80034e0:	0005b35f 	.word	0x0005b35f
 80034e4:	00072037 	.word	0x00072037

080034e8 <DEMO_TimeOnAirLora>:
 * @param Coding packet coding
 * @param Payload number of bytes in payload
 * @return packet length [ms]
 */
uint32_t DEMO_TimeOnAirLora (const DEMO_coding_lora_t* Coding, uint32_t Payload)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t t_s; /*Symbol duration [us]*/
  int32_t n_payload; /*Number of symbols of payload*/

  t_s = (1000000 << Coding->sf) / DEMO_BW_TO_HZ(Coding->bw); /*Symbol time [us]*/
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	785b      	ldrb	r3, [r3, #1]
 80034f6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	461a      	mov	r2, r3
 80034fe:	4b2f      	ldr	r3, [pc, #188]	; (80035bc <DEMO_TimeOnAirLora+0xd4>)
 8003500:	fa03 f202 	lsl.w	r2, r3, r2
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b08      	cmp	r3, #8
 8003510:	d809      	bhi.n	8003526 <DEMO_TimeOnAirLora+0x3e>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800351a:	b2db      	uxtb	r3, r3
 800351c:	4619      	mov	r1, r3
 800351e:	4b28      	ldr	r3, [pc, #160]	; (80035c0 <DEMO_TimeOnAirLora+0xd8>)
 8003520:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003524:	e000      	b.n	8003528 <DEMO_TimeOnAirLora+0x40>
 8003526:	4b27      	ldr	r3, [pc, #156]	; (80035c4 <DEMO_TimeOnAirLora+0xdc>)
 8003528:	fb92 f3f3 	sdiv	r3, r2, r3
 800352c:	60fb      	str	r3, [r7, #12]

  n_payload = 8 + DEMO_MAX(
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	005b      	lsls	r3, r3, #1
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	7852      	ldrb	r2, [r2, #1]
 8003536:	f3c2 0203 	ubfx	r2, r2, #0, #4
 800353a:	b2d2      	uxtb	r2, r2
 800353c:	1a9b      	subs	r3, r3, r2
 800353e:	f103 020b 	add.w	r2, r3, #11
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	785b      	ldrb	r3, [r3, #1]
 8003546:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800354a:	b2db      	uxtb	r3, r3
 800354c:	4619      	mov	r1, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003556:	b2db      	uxtb	r3, r3
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	1acb      	subs	r3, r1, r3
 800355c:	4413      	add	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	1e5a      	subs	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	785b      	ldrb	r3, [r3, #1]
 8003566:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800356a:	b2db      	uxtb	r3, r3
 800356c:	4619      	mov	r1, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003576:	b2db      	uxtb	r3, r3
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	1acb      	subs	r3, r1, r3
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	7812      	ldrb	r2, [r2, #0]
 8003586:	f3c2 0242 	ubfx	r2, r2, #1, #3
 800358a:	b2d2      	uxtb	r2, r2
 800358c:	3204      	adds	r2, #4
 800358e:	fb02 f303 	mul.w	r3, r2, r3
 8003592:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003596:	3308      	adds	r3, #8
 8003598:	60bb      	str	r3, [r7, #8]
      DEMO_CEIL_DIV(((8 * (int32_t)Payload) - (4 * (int32_t)Coding->sf) + 28 + 16),
                    (4 * ((int32_t)Coding->sf - (2 * (int32_t)Coding->de))))
                * ((int32_t)Coding->cr + 4), 0);   /*Number of symbols of payload*/

  /*Return packet length [ms]*/
  return ((32 + 17 + (4 * n_payload)) * t_s / 4000); /* ((8 + 4.25 + n_payload) * t_s / 1000) */
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	3331      	adds	r3, #49	; 0x31
 80035a0:	461a      	mov	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	fb02 f303 	mul.w	r3, r2, r3
 80035a8:	4a07      	ldr	r2, [pc, #28]	; (80035c8 <DEMO_TimeOnAirLora+0xe0>)
 80035aa:	fba2 2303 	umull	r2, r3, r2, r3
 80035ae:	0a1b      	lsrs	r3, r3, #8
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc80      	pop	{r7}
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	000f4240 	.word	0x000f4240
 80035c0:	08010680 	.word	0x08010680
 80035c4:	0007a120 	.word	0x0007a120
 80035c8:	10624dd3 	.word	0x10624dd3

080035cc <DEMO_TimeOnAirFsk>:
 * @param Coding packet coding
 * @param Payload number of bytes in payload
 * @return packet length [ms]
 */
uint32_t DEMO_TimeOnAirFsk (const DEMO_coding_fsk_t* Coding, uint32_t Payload)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  return (1000 * (4 + 4 + Payload + 1 + 2) * 8) / Coding->br; /*Return packet length [ms]*/
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80035dc:	fb02 f303 	mul.w	r3, r2, r3
 80035e0:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80035e4:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	7811      	ldrb	r1, [r2, #0]
 80035ec:	7850      	ldrb	r0, [r2, #1]
 80035ee:	0200      	lsls	r0, r0, #8
 80035f0:	4301      	orrs	r1, r0
 80035f2:	7892      	ldrb	r2, [r2, #2]
 80035f4:	0412      	lsls	r2, r2, #16
 80035f6:	430a      	orrs	r2, r1
 80035f8:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	bc80      	pop	{r7}
 8003604:	4770      	bx	lr

08003606 <DEMO_MaxPayloadLora>:
 * @param packet_time if not NULL, length of the packet will be written there [ms]
 * @return number of bytes which can be sent
 */
uint32_t DEMO_MaxPayloadLora (const DEMO_coding_lora_t* Coding,
                              const DEMO_Subregion_t* Subregion, uint32_t* packet_time)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b086      	sub	sp, #24
 800360a:	af00      	add	r7, sp, #0
 800360c:	60f8      	str	r0, [r7, #12]
 800360e:	60b9      	str	r1, [r7, #8]
 8003610:	607a      	str	r2, [r7, #4]
  uint32_t payload;
  uint32_t temp_time;

  for (payload = DEMO_SENSOR_MAX_PAYLOAD; payload > 0; payload--)
 8003612:	231a      	movs	r3, #26
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	e00d      	b.n	8003634 <DEMO_MaxPayloadLora+0x2e>
  {
    temp_time = DEMO_TimeOnAirLora(Coding, payload);
 8003618:	6979      	ldr	r1, [r7, #20]
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f7ff ff64 	bl	80034e8 <DEMO_TimeOnAirLora>
 8003620:	6138      	str	r0, [r7, #16]
    if (temp_time < Subregion->max_t)
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	891b      	ldrh	r3, [r3, #8]
 8003626:	461a      	mov	r2, r3
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	4293      	cmp	r3, r2
 800362c:	d306      	bcc.n	800363c <DEMO_MaxPayloadLora+0x36>
  for (payload = DEMO_SENSOR_MAX_PAYLOAD; payload > 0; payload--)
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	3b01      	subs	r3, #1
 8003632:	617b      	str	r3, [r7, #20]
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1ee      	bne.n	8003618 <DEMO_MaxPayloadLora+0x12>
 800363a:	e000      	b.n	800363e <DEMO_MaxPayloadLora+0x38>
    {
      break;
 800363c:	bf00      	nop
    }
  }

  if(packet_time != NULL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <DEMO_MaxPayloadLora+0x44>
  {
    *packet_time = temp_time;   /*Store TimeOnAir of the packet*/
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	601a      	str	r2, [r3, #0]
  }
  return payload; /*First value which makes packet shorter than limit*/
 800364a:	697b      	ldr	r3, [r7, #20]
}
 800364c:	4618      	mov	r0, r3
 800364e:	3718      	adds	r7, #24
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <DEMO_MaxPayloadFsk>:
 * @param packet_time if not NULL, length of the packet will be written there [ms]
 * @return number of bytes which can be sent
 */
uint32_t DEMO_MaxPayloadFsk (const DEMO_coding_fsk_t* Coding,
                             const DEMO_Subregion_t* Subregion, uint32_t* packet_time)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
  uint32_t payload;
  uint32_t temp_time;

  for (payload = DEMO_SENSOR_MAX_PAYLOAD; payload > 0; payload--)
 8003660:	231a      	movs	r3, #26
 8003662:	617b      	str	r3, [r7, #20]
 8003664:	e00d      	b.n	8003682 <DEMO_MaxPayloadFsk+0x2e>
  {
    temp_time = DEMO_TimeOnAirFsk(Coding, payload);
 8003666:	6979      	ldr	r1, [r7, #20]
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f7ff ffaf 	bl	80035cc <DEMO_TimeOnAirFsk>
 800366e:	6138      	str	r0, [r7, #16]
    if (temp_time < Subregion->max_t)
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	891b      	ldrh	r3, [r3, #8]
 8003674:	461a      	mov	r2, r3
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	4293      	cmp	r3, r2
 800367a:	d306      	bcc.n	800368a <DEMO_MaxPayloadFsk+0x36>
  for (payload = DEMO_SENSOR_MAX_PAYLOAD; payload > 0; payload--)
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	3b01      	subs	r3, #1
 8003680:	617b      	str	r3, [r7, #20]
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1ee      	bne.n	8003666 <DEMO_MaxPayloadFsk+0x12>
 8003688:	e000      	b.n	800368c <DEMO_MaxPayloadFsk+0x38>
    {
      break;
 800368a:	bf00      	nop
    }
  }

  if(packet_time != NULL)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d002      	beq.n	8003698 <DEMO_MaxPayloadFsk+0x44>
  {
    *packet_time = temp_time;   /*Store TimeOnAir of the packet*/
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	601a      	str	r2, [r3, #0]
  }
  return payload; /*First value which makes packet shorter than limit*/
 8003698:	697b      	ldr	r3, [r7, #20]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3718      	adds	r7, #24
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <DEMO_DefaultCoding>:
 * @param Codings structure to clear
 * @param SlotNr clear structure for this slot
 * @param Region default coding is the same as beacon
 */
void DEMO_DefaultCoding (DEMO_codings_t* Codings, uint32_t SlotNr, const DEMO_Region_t* Region)
{
 80036a2:	b480      	push	{r7}
 80036a4:	b085      	sub	sp, #20
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	60f8      	str	r0, [r7, #12]
 80036aa:	60b9      	str	r1, [r7, #8]
 80036ac:	607a      	str	r2, [r7, #4]
  if((SlotNr < 2) || (SlotNr >= DEMO_SLOT_NUMBER))
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d902      	bls.n	80036ba <DEMO_DefaultCoding+0x18>
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	2b0f      	cmp	r3, #15
 80036b8:	d901      	bls.n	80036be <DEMO_DefaultCoding+0x1c>
  {
    SlotNr = 0;
 80036ba:	2300      	movs	r3, #0
 80036bc:	60bb      	str	r3, [r7, #8]
  }

  Codings->hdr.data_lim = DEMO_SENSOR_MAX_PAYLOAD;
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	7853      	ldrb	r3, [r2, #1]
 80036c2:	211a      	movs	r1, #26
 80036c4:	f361 0304 	bfi	r3, r1, #0, #5
 80036c8:	7053      	strb	r3, [r2, #1]
  Codings->hdr.mode = DEMO_DEFAULT_LORA;
 80036ca:	68fa      	ldr	r2, [r7, #12]
 80036cc:	7813      	ldrb	r3, [r2, #0]
 80036ce:	f043 0310 	orr.w	r3, r3, #16
 80036d2:	7013      	strb	r3, [r2, #0]
  Codings->hdr.period = 0;
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	7813      	ldrb	r3, [r2, #0]
 80036d8:	f36f 1347 	bfc	r3, #5, #3
 80036dc:	7013      	strb	r3, [r2, #0]
  Codings->hdr.slot = SlotNr;
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	f003 030f 	and.w	r3, r3, #15
 80036e4:	b2d9      	uxtb	r1, r3
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	7813      	ldrb	r3, [r2, #0]
 80036ea:	f361 0303 	bfi	r3, r1, #0, #4
 80036ee:	7013      	strb	r3, [r2, #0]
  Codings->hdr.chan_nr = 0;
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	7853      	ldrb	r3, [r2, #1]
 80036f4:	f36f 1347 	bfc	r3, #5, #3
 80036f8:	7053      	strb	r3, [r2, #1]

  Codings->lora.bw = Region->beacon_bw;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	7a1b      	ldrb	r3, [r3, #8]
 80036fe:	f003 030f 	and.w	r3, r3, #15
 8003702:	b2d9      	uxtb	r1, r3
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	7893      	ldrb	r3, [r2, #2]
 8003708:	f361 1307 	bfi	r3, r1, #4, #4
 800370c:	7093      	strb	r3, [r2, #2]
  Codings->lora.cr = DEMO_DEFAULT_CR;
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	7893      	ldrb	r3, [r2, #2]
 8003712:	2101      	movs	r1, #1
 8003714:	f361 0343 	bfi	r3, r1, #1, #3
 8003718:	7093      	strb	r3, [r2, #2]
  Codings->lora.de = DEMO_DEFAULT_DE;
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	7893      	ldrb	r3, [r2, #2]
 800371e:	f36f 0300 	bfc	r3, #0, #1
 8003722:	7093      	strb	r3, [r2, #2]
  Codings->lora.sf = Region->beacon_sf;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	7a5b      	ldrb	r3, [r3, #9]
 8003728:	f003 030f 	and.w	r3, r3, #15
 800372c:	b2d9      	uxtb	r1, r3
 800372e:	68fa      	ldr	r2, [r7, #12]
 8003730:	78d3      	ldrb	r3, [r2, #3]
 8003732:	f361 0303 	bfi	r3, r1, #0, #4
 8003736:	70d3      	strb	r3, [r2, #3]

  Codings->fsk.br = DEMO_DEFAULT_BR;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8003740:	711a      	strb	r2, [r3, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	f062 023c 	orn	r2, r2, #60	; 0x3c
 8003748:	715a      	strb	r2, [r3, #5]
 800374a:	2200      	movs	r2, #0
 800374c:	719a      	strb	r2, [r3, #6]
  Codings->fsk.bt = DEMO_DEFAULT_BT;
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	7ad3      	ldrb	r3, [r2, #11]
 8003752:	2102      	movs	r1, #2
 8003754:	f361 0302 	bfi	r3, r1, #0, #3
 8003758:	72d3      	strb	r3, [r2, #11]
  Codings->fsk.fdev = DEMO_DEFAULT_FDEV;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8003762:	721a      	strb	r2, [r3, #8]
 8003764:	2200      	movs	r2, #0
 8003766:	f062 023c 	orn	r2, r2, #60	; 0x3c
 800376a:	725a      	strb	r2, [r3, #9]
 800376c:	2200      	movs	r2, #0
 800376e:	729a      	strb	r2, [r3, #10]
  Codings->fsk.rise = DEMO_DEFAULT_RISE;
 8003770:	68fa      	ldr	r2, [r7, #12]
 8003772:	79d3      	ldrb	r3, [r2, #7]
 8003774:	2102      	movs	r1, #2
 8003776:	f361 0302 	bfi	r3, r1, #0, #3
 800377a:	71d3      	strb	r3, [r2, #7]
}
 800377c:	bf00      	nop
 800377e:	3714      	adds	r7, #20
 8003780:	46bd      	mov	sp, r7
 8003782:	bc80      	pop	{r7}
 8003784:	4770      	bx	lr

08003786 <DEMO_IsCodingDefault>:
 * @brief Check if the sensor coding is the default coding.
 * @param Sensor structure for Sensor
 * @return true if the coding is default
 */
bool DEMO_IsCodingDefault (const DEMO_codings_t* Codings, const DEMO_Region_t* Region)
{
 8003786:	b480      	push	{r7}
 8003788:	b083      	sub	sp, #12
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
 800378e:	6039      	str	r1, [r7, #0]
  if ((Codings->hdr.data_lim != DEMO_SENSOR_MAX_PAYLOAD)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	785b      	ldrb	r3, [r3, #1]
 8003794:	f003 031f 	and.w	r3, r3, #31
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b1a      	cmp	r3, #26
 800379c:	d15e      	bne.n	800385c <DEMO_IsCodingDefault+0xd6>
      || (Codings->hdr.mode != DEMO_DEFAULT_LORA)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	f003 0310 	and.w	r3, r3, #16
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d057      	beq.n	800385c <DEMO_IsCodingDefault+0xd6>
      || (Codings->hdr.period != 0)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	f023 031f 	bic.w	r3, r3, #31
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d150      	bne.n	800385c <DEMO_IsCodingDefault+0xd6>
      || (Codings->hdr.chan_nr != 0)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	785b      	ldrb	r3, [r3, #1]
 80037be:	f023 031f 	bic.w	r3, r3, #31
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d149      	bne.n	800385c <DEMO_IsCodingDefault+0xd6>
      || (Codings->lora.bw != Region->beacon_bw)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	789b      	ldrb	r3, [r3, #2]
 80037cc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	461a      	mov	r2, r3
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	7a1b      	ldrb	r3, [r3, #8]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d13f      	bne.n	800385c <DEMO_IsCodingDefault+0xd6>
      || (Codings->lora.cr != DEMO_DEFAULT_CR)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	789b      	ldrb	r3, [r3, #2]
 80037e0:	f003 030e 	and.w	r3, r3, #14
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d138      	bne.n	800385c <DEMO_IsCodingDefault+0xd6>
      || (Codings->lora.de != DEMO_DEFAULT_DE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	789b      	ldrb	r3, [r3, #2]
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d131      	bne.n	800385c <DEMO_IsCodingDefault+0xd6>
      || (Codings->lora.sf != Region->beacon_sf)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	78db      	ldrb	r3, [r3, #3]
 80037fc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003800:	b2db      	uxtb	r3, r3
 8003802:	461a      	mov	r2, r3
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	7a5b      	ldrb	r3, [r3, #9]
 8003808:	429a      	cmp	r2, r3
 800380a:	d127      	bne.n	800385c <DEMO_IsCodingDefault+0xd6>
      || (Codings->fsk.br != DEMO_DEFAULT_BR)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	791a      	ldrb	r2, [r3, #4]
 8003810:	7959      	ldrb	r1, [r3, #5]
 8003812:	0209      	lsls	r1, r1, #8
 8003814:	430a      	orrs	r2, r1
 8003816:	799b      	ldrb	r3, [r3, #6]
 8003818:	041b      	lsls	r3, r3, #16
 800381a:	4313      	orrs	r3, r2
 800381c:	461a      	mov	r2, r3
 800381e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003822:	429a      	cmp	r2, r3
 8003824:	d11a      	bne.n	800385c <DEMO_IsCodingDefault+0xd6>
      || (Codings->fsk.bt != DEMO_DEFAULT_BT)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	7adb      	ldrb	r3, [r3, #11]
 800382a:	f003 0307 	and.w	r3, r3, #7
 800382e:	b2db      	uxtb	r3, r3
 8003830:	2b02      	cmp	r3, #2
 8003832:	d113      	bne.n	800385c <DEMO_IsCodingDefault+0xd6>
      || (Codings->fsk.fdev != DEMO_DEFAULT_FDEV)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	7a1a      	ldrb	r2, [r3, #8]
 8003838:	7a59      	ldrb	r1, [r3, #9]
 800383a:	0209      	lsls	r1, r1, #8
 800383c:	430a      	orrs	r2, r1
 800383e:	7a9b      	ldrb	r3, [r3, #10]
 8003840:	041b      	lsls	r3, r3, #16
 8003842:	4313      	orrs	r3, r2
 8003844:	461a      	mov	r2, r3
 8003846:	f24c 3350 	movw	r3, #50000	; 0xc350
 800384a:	429a      	cmp	r2, r3
 800384c:	d106      	bne.n	800385c <DEMO_IsCodingDefault+0xd6>
      || (Codings->fsk.rise != DEMO_DEFAULT_RISE))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	79db      	ldrb	r3, [r3, #7]
 8003852:	f003 0307 	and.w	r3, r3, #7
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d001      	beq.n	8003860 <DEMO_IsCodingDefault+0xda>
  {
    return false;       /*There is at least one difference*/
 800385c:	2300      	movs	r3, #0
 800385e:	e000      	b.n	8003862 <DEMO_IsCodingDefault+0xdc>
  }

  return true;  /*Equal*/
 8003860:	2301      	movs	r3, #1
}
 8003862:	4618      	mov	r0, r3
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	bc80      	pop	{r7}
 800386a:	4770      	bx	lr

0800386c <DEMO_BandwidthLora>:
 * @brief Get modulation bandwidth.
 * @param Coding modulation
 * @return bandwidth [Hz]
 */
uint32_t DEMO_BandwidthLora (const DEMO_coding_lora_t* Coding)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  return ((16 * DEMO_BW_TO_HZ(Coding->bw)) / 10); /*Bandwidth = bw * 1.6, (guessed from LoRaWAN documentation)*/
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2b08      	cmp	r3, #8
 8003880:	d810      	bhi.n	80038a4 <DEMO_BandwidthLora+0x38>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800388a:	b2db      	uxtb	r3, r3
 800388c:	461a      	mov	r2, r3
 800388e:	4b08      	ldr	r3, [pc, #32]	; (80038b0 <DEMO_BandwidthLora+0x44>)
 8003890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003894:	011b      	lsls	r3, r3, #4
 8003896:	4a07      	ldr	r2, [pc, #28]	; (80038b4 <DEMO_BandwidthLora+0x48>)
 8003898:	fb82 1203 	smull	r1, r2, r2, r3
 800389c:	1092      	asrs	r2, r2, #2
 800389e:	17db      	asrs	r3, r3, #31
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	e000      	b.n	80038a6 <DEMO_BandwidthLora+0x3a>
 80038a4:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <DEMO_BandwidthLora+0x4c>)
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr
 80038b0:	08010680 	.word	0x08010680
 80038b4:	66666667 	.word	0x66666667
 80038b8:	000c3500 	.word	0x000c3500

080038bc <DEMO_BandwidthFsk>:
 * @brief Get modulation bandwidth.
 * @param Coding modulation
 * @return bandwidth [Hz]
 */
uint32_t DEMO_BandwidthFsk (const DEMO_coding_fsk_t* Coding)
{
 80038bc:	b480      	push	{r7}
 80038be:	b085      	sub	sp, #20
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t bt10;        /*10*BT factor*/
  switch(Coding->bt)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	79db      	ldrb	r3, [r3, #7]
 80038c8:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	2b03      	cmp	r3, #3
 80038d0:	d00e      	beq.n	80038f0 <DEMO_BandwidthFsk+0x34>
 80038d2:	2b03      	cmp	r3, #3
 80038d4:	dc03      	bgt.n	80038de <DEMO_BandwidthFsk+0x22>
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d004      	beq.n	80038e4 <DEMO_BandwidthFsk+0x28>
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d005      	beq.n	80038ea <DEMO_BandwidthFsk+0x2e>
  {
    default: bt10 = 10; break;
 80038de:	230a      	movs	r3, #10
 80038e0:	60fb      	str	r3, [r7, #12]
 80038e2:	e008      	b.n	80038f6 <DEMO_BandwidthFsk+0x3a>
    case 1: bt10 = 3; break;
 80038e4:	2303      	movs	r3, #3
 80038e6:	60fb      	str	r3, [r7, #12]
 80038e8:	e005      	b.n	80038f6 <DEMO_BandwidthFsk+0x3a>
    case 2: bt10 = 5; break;
 80038ea:	2305      	movs	r3, #5
 80038ec:	60fb      	str	r3, [r7, #12]
 80038ee:	e002      	b.n	80038f6 <DEMO_BandwidthFsk+0x3a>
    case 3: bt10 = 7; break;
 80038f0:	2307      	movs	r3, #7
 80038f2:	60fb      	str	r3, [r7, #12]
 80038f4:	bf00      	nop
  }

  return (2 * (((bt10 * Coding->br) / 10) + Coding->fdev)); /*Carson's rule to guess bandwidth*/
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	781a      	ldrb	r2, [r3, #0]
 80038fa:	7859      	ldrb	r1, [r3, #1]
 80038fc:	0209      	lsls	r1, r1, #8
 80038fe:	430a      	orrs	r2, r1
 8003900:	789b      	ldrb	r3, [r3, #2]
 8003902:	041b      	lsls	r3, r3, #16
 8003904:	4313      	orrs	r3, r2
 8003906:	461a      	mov	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	fb02 f303 	mul.w	r3, r2, r3
 800390e:	4a09      	ldr	r2, [pc, #36]	; (8003934 <DEMO_BandwidthFsk+0x78>)
 8003910:	fba2 2303 	umull	r2, r3, r2, r3
 8003914:	08da      	lsrs	r2, r3, #3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	7919      	ldrb	r1, [r3, #4]
 800391a:	7958      	ldrb	r0, [r3, #5]
 800391c:	0200      	lsls	r0, r0, #8
 800391e:	4301      	orrs	r1, r0
 8003920:	799b      	ldrb	r3, [r3, #6]
 8003922:	041b      	lsls	r3, r3, #16
 8003924:	430b      	orrs	r3, r1
 8003926:	4413      	add	r3, r2
 8003928:	005b      	lsls	r3, r3, #1
}
 800392a:	4618      	mov	r0, r3
 800392c:	3714      	adds	r7, #20
 800392e:	46bd      	mov	sp, r7
 8003930:	bc80      	pop	{r7}
 8003932:	4770      	bx	lr
 8003934:	cccccccd 	.word	0xcccccccd

08003938 <CheckLimits>:
 * @param min lower limit
 * @param max upper limit
 * @return output limited variable
 */
static int CheckLimits(int input, int min, int max)
{
 8003938:	b480      	push	{r7}
 800393a:	b085      	sub	sp, #20
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	607a      	str	r2, [r7, #4]
  if(input < min)
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	429a      	cmp	r2, r3
 800394a:	da01      	bge.n	8003950 <CheckLimits+0x18>
  {
    return min;
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	e006      	b.n	800395e <CheckLimits+0x26>
  }
  else if(input > max)
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	429a      	cmp	r2, r3
 8003956:	dd01      	ble.n	800395c <CheckLimits+0x24>
  {
    return max;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	e000      	b.n	800395e <CheckLimits+0x26>
  }

  return input;
 800395c:	68fb      	ldr	r3, [r7, #12]
}
 800395e:	4618      	mov	r0, r3
 8003960:	3714      	adds	r7, #20
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <DEMO_ValidateCodingHdr>:
 * @brief Validate and copy coding header.
 * @param Hdr structure to validate
 * @param Subregion pointer to subregion used to validate
 */
void DEMO_ValidateCodingHdr(DEMO_coding_hdr_t* Hdr, const DEMO_Subregion_t* Subregion)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  Hdr->data_lim = CheckLimits(Hdr->data_lim, 5, DEMO_SENSOR_MAX_PAYLOAD);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	785b      	ldrb	r3, [r3, #1]
 8003976:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800397a:	b2db      	uxtb	r3, r3
 800397c:	221a      	movs	r2, #26
 800397e:	2105      	movs	r1, #5
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff ffd9 	bl	8003938 <CheckLimits>
 8003986:	4603      	mov	r3, r0
 8003988:	f003 031f 	and.w	r3, r3, #31
 800398c:	b2d9      	uxtb	r1, r3
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	7853      	ldrb	r3, [r2, #1]
 8003992:	f361 0304 	bfi	r3, r1, #0, #5
 8003996:	7053      	strb	r3, [r2, #1]

  if(Hdr->chan_nr >= Subregion->channels_n)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	785b      	ldrb	r3, [r3, #1]
 800399c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	461a      	mov	r2, r3
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	db04      	blt.n	80039b6 <DEMO_ValidateCodingHdr+0x4e>
  {
    Hdr->chan_nr = 0;
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	7853      	ldrb	r3, [r2, #1]
 80039b0:	f36f 1347 	bfc	r3, #5, #3
 80039b4:	7053      	strb	r3, [r2, #1]
  }
}
 80039b6:	bf00      	nop
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <DEMO_ValidateCodingLora>:
/**
 * @brief Validate and copy coding parameters.
 * @param Coding structure to validate
 */
void DEMO_ValidateCodingLora(DEMO_coding_lora_t* Coding)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	b082      	sub	sp, #8
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
  Coding->bw = CheckLimits(Coding->bw, DEMO_LORA_PARAM_BW_MIN, DEMO_LORA_PARAM_BW_MAX);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	2209      	movs	r2, #9
 80039d2:	2100      	movs	r1, #0
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7ff ffaf 	bl	8003938 <CheckLimits>
 80039da:	4603      	mov	r3, r0
 80039dc:	f003 030f 	and.w	r3, r3, #15
 80039e0:	b2d9      	uxtb	r1, r3
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	7813      	ldrb	r3, [r2, #0]
 80039e6:	f361 1307 	bfi	r3, r1, #4, #4
 80039ea:	7013      	strb	r3, [r2, #0]
  Coding->cr = CheckLimits(Coding->cr, DEMO_LORA_PARAM_CR_MIN, DEMO_LORA_PARAM_CR_MAX);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2204      	movs	r2, #4
 80039f8:	2101      	movs	r1, #1
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff ff9c 	bl	8003938 <CheckLimits>
 8003a00:	4603      	mov	r3, r0
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	b2d9      	uxtb	r1, r3
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	7813      	ldrb	r3, [r2, #0]
 8003a0c:	f361 0343 	bfi	r3, r1, #1, #3
 8003a10:	7013      	strb	r3, [r2, #0]
  Coding->sf = CheckLimits(Coding->sf, DEMO_LORA_PARAM_SF_MIN, DEMO_LORA_PARAM_SF_MAX);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	785b      	ldrb	r3, [r3, #1]
 8003a16:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	220c      	movs	r2, #12
 8003a1e:	2106      	movs	r1, #6
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7ff ff89 	bl	8003938 <CheckLimits>
 8003a26:	4603      	mov	r3, r0
 8003a28:	f003 030f 	and.w	r3, r3, #15
 8003a2c:	b2d9      	uxtb	r1, r3
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	7853      	ldrb	r3, [r2, #1]
 8003a32:	f361 0303 	bfi	r3, r1, #0, #4
 8003a36:	7053      	strb	r3, [r2, #1]
}
 8003a38:	bf00      	nop
 8003a3a:	3708      	adds	r7, #8
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <DEMO_ValidateCodingFsk>:
/**
 * @brief Validate and copy coding parameters.
 * @param Coding structure to validate
 */
void DEMO_ValidateCodingFsk(DEMO_coding_fsk_t* Coding)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  Coding->br = CheckLimits(Coding->br, DEMO_FSK_PARAM_BR_MIN, DEMO_FSK_PARAM_BR_MAX);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	781a      	ldrb	r2, [r3, #0]
 8003a4c:	7859      	ldrb	r1, [r3, #1]
 8003a4e:	0209      	lsls	r1, r1, #8
 8003a50:	430a      	orrs	r2, r1
 8003a52:	789b      	ldrb	r3, [r3, #2]
 8003a54:	041b      	lsls	r3, r3, #16
 8003a56:	4313      	orrs	r3, r2
 8003a58:	4a30      	ldr	r2, [pc, #192]	; (8003b1c <DEMO_ValidateCodingFsk+0xdc>)
 8003a5a:	f44f 7116 	mov.w	r1, #600	; 0x258
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7ff ff6a 	bl	8003938 <CheckLimits>
 8003a64:	4603      	mov	r3, r0
 8003a66:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	b2d1      	uxtb	r1, r2
 8003a6e:	2000      	movs	r0, #0
 8003a70:	4301      	orrs	r1, r0
 8003a72:	7019      	strb	r1, [r3, #0]
 8003a74:	0a11      	lsrs	r1, r2, #8
 8003a76:	b2c9      	uxtb	r1, r1
 8003a78:	2000      	movs	r0, #0
 8003a7a:	4301      	orrs	r1, r0
 8003a7c:	7059      	strb	r1, [r3, #1]
 8003a7e:	0c12      	lsrs	r2, r2, #16
 8003a80:	b2d2      	uxtb	r2, r2
 8003a82:	2100      	movs	r1, #0
 8003a84:	430a      	orrs	r2, r1
 8003a86:	709a      	strb	r2, [r3, #2]
  Coding->bt = CheckLimits(Coding->bt, DEMO_FSK_PARAM_BT_MIN, DEMO_FSK_PARAM_BT_MAX);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	79db      	ldrb	r3, [r3, #7]
 8003a8c:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	2204      	movs	r2, #4
 8003a94:	2100      	movs	r1, #0
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7ff ff4e 	bl	8003938 <CheckLimits>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	f003 0307 	and.w	r3, r3, #7
 8003aa2:	b2d9      	uxtb	r1, r3
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	79d3      	ldrb	r3, [r2, #7]
 8003aa8:	f361 0302 	bfi	r3, r1, #0, #3
 8003aac:	71d3      	strb	r3, [r2, #7]
  Coding->fdev = CheckLimits(Coding->fdev, DEMO_FSK_PARAM_FDEV_MIN, DEMO_FSK_PARAM_FDEV_MAX);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	791a      	ldrb	r2, [r3, #4]
 8003ab2:	7959      	ldrb	r1, [r3, #5]
 8003ab4:	0209      	lsls	r1, r1, #8
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	799b      	ldrb	r3, [r3, #6]
 8003aba:	041b      	lsls	r3, r3, #16
 8003abc:	4313      	orrs	r3, r2
 8003abe:	4a17      	ldr	r2, [pc, #92]	; (8003b1c <DEMO_ValidateCodingFsk+0xdc>)
 8003ac0:	2100      	movs	r1, #0
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7ff ff38 	bl	8003938 <CheckLimits>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	b2d1      	uxtb	r1, r2
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	4301      	orrs	r1, r0
 8003ad6:	7119      	strb	r1, [r3, #4]
 8003ad8:	0a11      	lsrs	r1, r2, #8
 8003ada:	b2c9      	uxtb	r1, r1
 8003adc:	2000      	movs	r0, #0
 8003ade:	4301      	orrs	r1, r0
 8003ae0:	7159      	strb	r1, [r3, #5]
 8003ae2:	0c12      	lsrs	r2, r2, #16
 8003ae4:	b2d2      	uxtb	r2, r2
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	430a      	orrs	r2, r1
 8003aea:	719a      	strb	r2, [r3, #6]
  Coding->rise = CheckLimits(Coding->rise, DEMO_FSK_PARAM_RISE_MIN, DEMO_FSK_PARAM_RISE_MAX);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	78db      	ldrb	r3, [r3, #3]
 8003af0:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2207      	movs	r2, #7
 8003af8:	2100      	movs	r1, #0
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7ff ff1c 	bl	8003938 <CheckLimits>
 8003b00:	4603      	mov	r3, r0
 8003b02:	f003 0307 	and.w	r3, r3, #7
 8003b06:	b2d9      	uxtb	r1, r3
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	78d3      	ldrb	r3, [r2, #3]
 8003b0c:	f361 0302 	bfi	r3, r1, #0, #3
 8003b10:	70d3      	strb	r3, [r2, #3]
}
 8003b12:	bf00      	nop
 8003b14:	3708      	adds	r7, #8
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	000493e0 	.word	0x000493e0

08003b20 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8003b24:	4b03      	ldr	r3, [pc, #12]	; (8003b34 <SYS_InitMeasurement+0x14>)
 8003b26:	4a04      	ldr	r2, [pc, #16]	; (8003b38 <SYS_InitMeasurement+0x18>)
 8003b28:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8003b2a:	bf00      	nop
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bc80      	pop	{r7}
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	2000063c 	.word	0x2000063c
 8003b38:	40012400 	.word	0x40012400

08003b3c <LL_AHB1_GRP1_EnableClock>:
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003b44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b48:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b4a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003b54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003b60:	68fb      	ldr	r3, [r7, #12]
}
 8003b62:	bf00      	nop
 8003b64:	3714      	adds	r7, #20
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bc80      	pop	{r7}
 8003b6a:	4770      	bx	lr

08003b6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003b70:	2004      	movs	r0, #4
 8003b72:	f7ff ffe3 	bl	8003b3c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b76:	2001      	movs	r0, #1
 8003b78:	f7ff ffe0 	bl	8003b3c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	2102      	movs	r1, #2
 8003b80:	200f      	movs	r0, #15
 8003b82:	f001 fa02 	bl	8004f8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003b86:	200f      	movs	r0, #15
 8003b88:	f001 fa19 	bl	8004fbe <HAL_NVIC_EnableIRQ>

}
 8003b8c:	bf00      	nop
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <LL_RCC_LSE_SetDriveCapability>:
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8003b98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ba0:	f023 0218 	bic.w	r2, r3, #24
 8003ba4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003bb0:	bf00      	nop
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bc80      	pop	{r7}
 8003bb8:	4770      	bx	lr
	...

08003bbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003bc2:	f001 f8bb 	bl	8004d3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003bc6:	f000 f841 	bl	8003c4c <SystemClock_Config>

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
//  MX_GPIO_Init();
//  MX_I2C1_Init();
  SystemApp_Init();
 8003bca:	f000 fa73 	bl	80040b4 <SystemApp_Init>

  /*Init LEDs*/
  BSP_LED_Init(LED_RED);
 8003bce:	2002      	movs	r0, #2
 8003bd0:	f006 fa24 	bl	800a01c <BSP_LED_Init>
  BSP_LED_Off(LED_RED);
 8003bd4:	2002      	movs	r0, #2
 8003bd6:	f006 fa75 	bl	800a0c4 <BSP_LED_Off>
  BSP_LED_Init(LED_GREEN);
 8003bda:	2001      	movs	r0, #1
 8003bdc:	f006 fa1e 	bl	800a01c <BSP_LED_Init>
  BSP_LED_Off(LED_GREEN);
 8003be0:	2001      	movs	r0, #1
 8003be2:	f006 fa6f 	bl	800a0c4 <BSP_LED_Off>
  BSP_LED_Init(LED_BLUE);
 8003be6:	2000      	movs	r0, #0
 8003be8:	f006 fa18 	bl	800a01c <BSP_LED_Init>
  BSP_LED_Off(LED_BLUE);
 8003bec:	2000      	movs	r0, #0
 8003bee:	f006 fa69 	bl	800a0c4 <BSP_LED_Off>
   *             Concentrator
   *
   ************************************************/

  /*Init CMD module to process AT commands*/
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_Vcom), UTIL_SEQ_RFU, CMD_Process);
 8003bf2:	4a10      	ldr	r2, [pc, #64]	; (8003c34 <main+0x78>)
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	2001      	movs	r0, #1
 8003bf8:	f009 fe10 	bl	800d81c <UTIL_SEQ_RegTask>
  CMD_Init(launch_CMD_task);
 8003bfc:	480e      	ldr	r0, [pc, #56]	; (8003c38 <main+0x7c>)
 8003bfe:	f7fd fa79 	bl	80010f4 <CMD_Init>
  APP_LOG(TS_OFF, VLEVEL_L,
 8003c02:	4b0e      	ldr	r3, [pc, #56]	; (8003c3c <main+0x80>)
 8003c04:	9300      	str	r3, [sp, #0]
 8003c06:	4b0e      	ldr	r3, [pc, #56]	; (8003c40 <main+0x84>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	2001      	movs	r0, #1
 8003c0e:	f009 f9e1 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>

  /*Init concentrator stuff (beacons are not sent yet)*/


  /*Init beacon */
  APP_LOG(TS_OFF, VLEVEL_L,
 8003c12:	4b0c      	ldr	r3, [pc, #48]	; (8003c44 <main+0x88>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	2100      	movs	r1, #0
 8003c18:	2001      	movs	r0, #1
 8003c1a:	f009 f9db 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
            "------------------------------------------\r\n"
            "  Initiating Beacon with default setting  \r\n"
            "------------------------------------------\r\n");
  CONC_Init();
 8003c1e:	f7fd febd 	bl	800199c <CONC_Init>

  at_beacon_run("");
 8003c22:	4809      	ldr	r0, [pc, #36]	; (8003c48 <main+0x8c>)
 8003c24:	f7fd f998 	bl	8000f58 <at_beacon_run>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    UTIL_SEQ_Run( UTIL_SEQ_DEFAULT );
 8003c28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c2c:	f009 fd12 	bl	800d654 <UTIL_SEQ_Run>
 8003c30:	e7fa      	b.n	8003c28 <main+0x6c>
 8003c32:	bf00      	nop
 8003c34:	08001155 	.word	0x08001155
 8003c38:	08003d07 	.word	0x08003d07
 8003c3c:	0800fe94 	.word	0x0800fe94
 8003c40:	0800fe10 	.word	0x0800fe10
 8003c44:	0800fe9c 	.word	0x0800fe9c
 8003c48:	0800ff24 	.word	0x0800ff24

08003c4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b09a      	sub	sp, #104	; 0x68
 8003c50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003c52:	f107 0320 	add.w	r3, r7, #32
 8003c56:	2248      	movs	r2, #72	; 0x48
 8003c58:	2100      	movs	r1, #0
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f00a fd92 	bl	800e784 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003c60:	1d3b      	adds	r3, r7, #4
 8003c62:	2200      	movs	r2, #0
 8003c64:	601a      	str	r2, [r3, #0]
 8003c66:	605a      	str	r2, [r3, #4]
 8003c68:	609a      	str	r2, [r3, #8]
 8003c6a:	60da      	str	r2, [r3, #12]
 8003c6c:	611a      	str	r2, [r3, #16]
 8003c6e:	615a      	str	r2, [r3, #20]
 8003c70:	619a      	str	r2, [r3, #24]


  /** Configure LSE Drive Capability
    */
    HAL_PWR_EnableBkUpAccess();
 8003c72:	f002 f807 	bl	8005c84 <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003c76:	2000      	movs	r0, #0
 8003c78:	f7ff ff8a 	bl	8003b90 <LL_RCC_LSE_SetDriveCapability>
    /** Configure the main internal regulator output voltage
    */
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c7c:	4b1f      	ldr	r3, [pc, #124]	; (8003cfc <SystemClock_Config+0xb0>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c84:	4a1d      	ldr	r2, [pc, #116]	; (8003cfc <SystemClock_Config+0xb0>)
 8003c86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c8a:	6013      	str	r3, [r2, #0]
 8003c8c:	4b1b      	ldr	r3, [pc, #108]	; (8003cfc <SystemClock_Config+0xb0>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c94:	603b      	str	r3, [r7, #0]
 8003c96:	683b      	ldr	r3, [r7, #0]
    /** Initializes the CPU, AHB and APB busses clocks
    */

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8003c98:	2324      	movs	r3, #36	; 0x24
 8003c9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003c9c:	2381      	movs	r3, #129	; 0x81
 8003c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8003ca8:	23b0      	movs	r3, #176	; 0xb0
 8003caa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003cac:	2300      	movs	r3, #0
 8003cae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003cb0:	f107 0320 	add.w	r3, r7, #32
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f002 fb59 	bl	800636c <HAL_RCC_OscConfig>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8003cc0:	f000 f81e 	bl	8003d00 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8003cc4:	234f      	movs	r3, #79	; 0x4f
 8003cc6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003cdc:	1d3b      	adds	r3, r7, #4
 8003cde:	2102      	movs	r1, #2
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f002 fedf 	bl	8006aa4 <HAL_RCC_ClockConfig>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8003cec:	f000 f808 	bl	8003d00 <Error_Handler>
  }


  /*Update new clock value*/
  SystemCoreClockUpdate();
 8003cf0:	f000 ff70 	bl	8004bd4 <SystemCoreClockUpdate>
}
 8003cf4:	bf00      	nop
 8003cf6:	3768      	adds	r7, #104	; 0x68
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	58000400 	.word	0x58000400

08003d00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 8003d04:	e7fe      	b.n	8003d04 <Error_Handler+0x4>

08003d06 <launch_CMD_task>:
/* USER CODE BEGIN 4 */
/**
 * @brief Wrapper to start CMD task.
 */
static void launch_CMD_task(void)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_Vcom), CFG_SEQ_Prio_0);
 8003d0a:	2100      	movs	r1, #0
 8003d0c:	2001      	movs	r0, #1
 8003d0e:	f009 fda7 	bl	800d860 <UTIL_SEQ_SetTask>
}
 8003d12:	bf00      	nop
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8003d16:	b480      	push	{r7}
 8003d18:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8003d1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d22:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003d2e:	bf00      	nop
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bc80      	pop	{r7}
 8003d34:	4770      	bx	lr

08003d36 <LL_APB1_GRP1_EnableClock>:
{
 8003d36:	b480      	push	{r7}
 8003d38:	b085      	sub	sp, #20
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003d3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d42:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003d44:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003d4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d52:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	4013      	ands	r3, r2
 8003d58:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
}
 8003d5c:	bf00      	nop
 8003d5e:	3714      	adds	r7, #20
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bc80      	pop	{r7}
 8003d64:	4770      	bx	lr
	...

08003d68 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b08c      	sub	sp, #48	; 0x30
 8003d6c:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8003d6e:	1d3b      	adds	r3, r7, #4
 8003d70:	222c      	movs	r2, #44	; 0x2c
 8003d72:	2100      	movs	r1, #0
 8003d74:	4618      	mov	r0, r3
 8003d76:	f00a fd05 	bl	800e784 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003d7a:	4b22      	ldr	r3, [pc, #136]	; (8003e04 <MX_RTC_Init+0x9c>)
 8003d7c:	4a22      	ldr	r2, [pc, #136]	; (8003e08 <MX_RTC_Init+0xa0>)
 8003d7e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8003d80:	4b20      	ldr	r3, [pc, #128]	; (8003e04 <MX_RTC_Init+0x9c>)
 8003d82:	221f      	movs	r2, #31
 8003d84:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003d86:	4b1f      	ldr	r3, [pc, #124]	; (8003e04 <MX_RTC_Init+0x9c>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003d8c:	4b1d      	ldr	r3, [pc, #116]	; (8003e04 <MX_RTC_Init+0x9c>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003d92:	4b1c      	ldr	r3, [pc, #112]	; (8003e04 <MX_RTC_Init+0x9c>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003d98:	4b1a      	ldr	r3, [pc, #104]	; (8003e04 <MX_RTC_Init+0x9c>)
 8003d9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003d9e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8003da0:	4b18      	ldr	r3, [pc, #96]	; (8003e04 <MX_RTC_Init+0x9c>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8003da6:	4b17      	ldr	r3, [pc, #92]	; (8003e04 <MX_RTC_Init+0x9c>)
 8003da8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003dac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003dae:	4815      	ldr	r0, [pc, #84]	; (8003e04 <MX_RTC_Init+0x9c>)
 8003db0:	f003 fb52 	bl	8007458 <HAL_RTC_Init>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d001      	beq.n	8003dbe <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8003dba:	f7ff ffa1 	bl	8003d00 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8003dbe:	4811      	ldr	r0, [pc, #68]	; (8003e04 <MX_RTC_Init+0x9c>)
 8003dc0:	f003 fe2c 	bl	8007a1c <HAL_RTCEx_SetSSRU_IT>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8003dca:	f7ff ff99 	bl	8003d00 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8003dda:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8003dde:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8003de0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8003de6:	1d3b      	adds	r3, r7, #4
 8003de8:	2201      	movs	r2, #1
 8003dea:	4619      	mov	r1, r3
 8003dec:	4805      	ldr	r0, [pc, #20]	; (8003e04 <MX_RTC_Init+0x9c>)
 8003dee:	f003 fbad 	bl	800754c <HAL_RTC_SetAlarm_IT>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8003df8:	f7ff ff82 	bl	8003d00 <Error_Handler>
  }

}
 8003dfc:	bf00      	nop
 8003dfe:	3730      	adds	r7, #48	; 0x30
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	200006a0 	.word	0x200006a0
 8003e08:	40002800 	.word	0x40002800

08003e0c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b090      	sub	sp, #64	; 0x40
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003e14:	f107 0308 	add.w	r3, r7, #8
 8003e18:	2238      	movs	r2, #56	; 0x38
 8003e1a:	2100      	movs	r1, #0
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f00a fcb1 	bl	800e784 <memset>
  if(rtcHandle->Instance==RTC)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a16      	ldr	r2, [pc, #88]	; (8003e80 <HAL_RTC_MspInit+0x74>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d125      	bne.n	8003e78 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003e2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e30:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003e32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e36:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003e38:	f107 0308 	add.w	r3, r7, #8
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f003 f9f1 	bl	8007224 <HAL_RCCEx_PeriphCLKConfig>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8003e48:	f7ff ff5a 	bl	8003d00 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003e4c:	f7ff ff63 	bl	8003d16 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003e50:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003e54:	f7ff ff6f 	bl	8003d36 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8003e58:	2200      	movs	r2, #0
 8003e5a:	2100      	movs	r1, #0
 8003e5c:	2002      	movs	r0, #2
 8003e5e:	f001 f894 	bl	8004f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8003e62:	2002      	movs	r0, #2
 8003e64:	f001 f8ab 	bl	8004fbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8003e68:	2200      	movs	r2, #0
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	202a      	movs	r0, #42	; 0x2a
 8003e6e:	f001 f88c 	bl	8004f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8003e72:	202a      	movs	r0, #42	; 0x2a
 8003e74:	f001 f8a3 	bl	8004fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003e78:	bf00      	nop
 8003e7a:	3740      	adds	r7, #64	; 0x40
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	40002800 	.word	0x40002800

08003e84 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8003e88:	4b03      	ldr	r3, [pc, #12]	; (8003e98 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8003e90:	bf00      	nop
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bc80      	pop	{r7}
 8003e96:	4770      	bx	lr
 8003e98:	58000400 	.word	0x58000400

08003e9c <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8003ea0:	bf00      	nop
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bc80      	pop	{r7}
 8003ea6:	4770      	bx	lr

08003ea8 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8003eac:	bf00      	nop
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bc80      	pop	{r7}
 8003eb2:	4770      	bx	lr

08003eb4 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 8003eb8:	f000 ff72 	bl	8004da0 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8003ebc:	f7ff ffe2 	bl	8003e84 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8003ec0:	2001      	movs	r0, #1
 8003ec2:	f001 ff71 	bl	8005da8 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8003ec6:	bf00      	nop
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 8003ece:	f000 ff75 	bl	8004dbc <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8003ed2:	f000 fde3 	bl	8004a9c <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8003ed6:	bf00      	nop
 8003ed8:	bd80      	pop	{r7, pc}

08003eda <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8003eda:	b580      	push	{r7, lr}
 8003edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8003ede:	f000 ff5f 	bl	8004da0 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8003ee2:	2101      	movs	r1, #1
 8003ee4:	2000      	movs	r0, #0
 8003ee6:	f001 fedb 	bl	8005ca0 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8003eea:	bf00      	nop
 8003eec:	bd80      	pop	{r7, pc}

08003eee <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 8003ef2:	f000 ff63 	bl	8004dbc <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8003ef6:	bf00      	nop
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003efa:	b480      	push	{r7}
 8003efc:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003efe:	bf00      	nop
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bc80      	pop	{r7}
 8003f04:	4770      	bx	lr

08003f06 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f06:	b480      	push	{r7}
 8003f08:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003f0a:	bf00      	nop
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bc80      	pop	{r7}
 8003f10:	4770      	bx	lr

08003f12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f12:	b480      	push	{r7}
 8003f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f16:	e7fe      	b.n	8003f16 <HardFault_Handler+0x4>

08003f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f1c:	e7fe      	b.n	8003f1c <MemManage_Handler+0x4>

08003f1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f1e:	b480      	push	{r7}
 8003f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f22:	e7fe      	b.n	8003f22 <BusFault_Handler+0x4>

08003f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f28:	e7fe      	b.n	8003f28 <UsageFault_Handler+0x4>

08003f2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f2e:	bf00      	nop
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bc80      	pop	{r7}
 8003f34:	4770      	bx	lr

08003f36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f36:	b480      	push	{r7}
 8003f38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f3a:	bf00      	nop
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bc80      	pop	{r7}
 8003f40:	4770      	bx	lr

08003f42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f42:	b480      	push	{r7}
 8003f44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f46:	bf00      	nop
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bc80      	pop	{r7}
 8003f4c:	4770      	bx	lr

08003f4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f52:	f000 ff13 	bl	8004d7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f56:	bf00      	nop
 8003f58:	bd80      	pop	{r7, pc}
	...

08003f5c <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8003f60:	4802      	ldr	r0, [pc, #8]	; (8003f6c <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8003f62:	f003 fd97 	bl	8007a94 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8003f66:	bf00      	nop
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	200006a0 	.word	0x200006a0

08003f70 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003f74:	4802      	ldr	r0, [pc, #8]	; (8003f80 <DMA1_Channel5_IRQHandler+0x10>)
 8003f76:	f001 fab9 	bl	80054ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003f7a:	bf00      	nop
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	20000780 	.word	0x20000780

08003f84 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003f88:	4802      	ldr	r0, [pc, #8]	; (8003f94 <LPUART1_IRQHandler+0x10>)
 8003f8a:	f004 fb9d 	bl	80086c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003f8e:	bf00      	nop
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	200006f0 	.word	0x200006f0

08003f98 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003f9c:	4802      	ldr	r0, [pc, #8]	; (8003fa8 <RTC_Alarm_IRQHandler+0x10>)
 8003f9e:	f003 fc29 	bl	80077f4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8003fa2:	bf00      	nop
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	200006a0 	.word	0x200006a0

08003fac <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8003fb0:	4802      	ldr	r0, [pc, #8]	; (8003fbc <SUBGHZ_Radio_IRQHandler+0x10>)
 8003fb2:	f004 f8d7 	bl	8008164 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8003fb6:	bf00      	nop
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	200006d8 	.word	0x200006d8

08003fc0 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8003fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fcc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003fce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8003fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fdc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
}
 8003fe6:	bf00      	nop
 8003fe8:	3714      	adds	r7, #20
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bc80      	pop	{r7}
 8003fee:	4770      	bx	lr

08003ff0 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8003ff4:	4b06      	ldr	r3, [pc, #24]	; (8004010 <MX_SUBGHZ_Init+0x20>)
 8003ff6:	2208      	movs	r2, #8
 8003ff8:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8003ffa:	4805      	ldr	r0, [pc, #20]	; (8004010 <MX_SUBGHZ_Init+0x20>)
 8003ffc:	f003 fe36 	bl	8007c6c <HAL_SUBGHZ_Init>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8004006:	f7ff fe7b 	bl	8003d00 <Error_Handler>
  }

}
 800400a:	bf00      	nop
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	200006d8 	.word	0x200006d8

08004014 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 800401c:	2001      	movs	r0, #1
 800401e:	f7ff ffcf 	bl	8003fc0 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8004022:	2200      	movs	r2, #0
 8004024:	2100      	movs	r1, #0
 8004026:	2032      	movs	r0, #50	; 0x32
 8004028:	f000 ffaf 	bl	8004f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 800402c:	2032      	movs	r0, #50	; 0x32
 800402e:	f000 ffc6 	bl	8004fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8004032:	bf00      	nop
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}

0800403a <LL_RCC_SetClkAfterWakeFromStop>:
{
 800403a:	b480      	push	{r7}
 800403c:	b083      	sub	sp, #12
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8004042:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800404c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4313      	orrs	r3, r2
 8004054:	608b      	str	r3, [r1, #8]
}
 8004056:	bf00      	nop
 8004058:	370c      	adds	r7, #12
 800405a:	46bd      	mov	sp, r7
 800405c:	bc80      	pop	{r7}
 800405e:	4770      	bx	lr

08004060 <LL_AHB2_GRP1_EnableClock>:
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004068:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800406c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800406e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4313      	orrs	r3, r2
 8004076:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004078:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800407c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4013      	ands	r3, r2
 8004082:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004084:	68fb      	ldr	r3, [r7, #12]
}
 8004086:	bf00      	nop
 8004088:	3714      	adds	r7, #20
 800408a:	46bd      	mov	sp, r7
 800408c:	bc80      	pop	{r7}
 800408e:	4770      	bx	lr

08004090 <LL_AHB2_GRP1_DisableClock>:
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8004098:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800409c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	43db      	mvns	r3, r3
 80040a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040a6:	4013      	ands	r3, r2
 80040a8:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 80040aa:	bf00      	nop
 80040ac:	370c      	adds	r7, #12
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bc80      	pop	{r7}
 80040b2:	4770      	bx	lr

080040b4 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80040b8:	2000      	movs	r0, #0
 80040ba:	f7ff ffbe 	bl	800403a <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 80040be:	f009 fcb1 	bl	800da24 <UTIL_TIMER_Init>

  Gpio_PreInit();
 80040c2:	f000 f83f 	bl	8004144 <Gpio_PreInit>
  /* Configure the debug mode*/
//  DBG_Init();
//  DBG_Disablse();

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80040c6:	f008 ff59 	bl	800cf7c <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80040ca:	480a      	ldr	r0, [pc, #40]	; (80040f4 <SystemApp_Init+0x40>)
 80040cc:	f009 f802 	bl	800d0d4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80040d0:	2003      	movs	r0, #3
 80040d2:	f009 f80d 	bl	800d0f0 <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 80040d6:	f7ff fd23 	bl	8003b20 <SYS_InitMeasurement>

  /*Init low power manager*/
  UTIL_LPM_Init();
 80040da:	f009 f9f9 	bl	800d4d0 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80040de:	2101      	movs	r1, #1
 80040e0:	2001      	movs	r0, #1
 80040e2:	f009 fa35 	bl	800d550 <UTIL_LPM_SetOffMode>

  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80040e6:	2101      	movs	r1, #1
 80040e8:	2001      	movs	r0, #1
 80040ea:	f009 fa01 	bl	800d4f0 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 80040ee:	bf00      	nop
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	08004105 	.word	0x08004105

080040f8 <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 80040fc:	f009 fa58 	bl	800d5b0 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8004100:	bf00      	nop
 8004102:	bd80      	pop	{r7, pc}

08004104 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af02      	add	r7, sp, #8
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 800410e:	f107 0308 	add.w	r3, r7, #8
 8004112:	4618      	mov	r0, r3
 8004114:	f009 fc4e 	bl	800d9b4 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800411e:	9200      	str	r2, [sp, #0]
 8004120:	4a07      	ldr	r2, [pc, #28]	; (8004140 <TimestampNow+0x3c>)
 8004122:	2110      	movs	r1, #16
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 f869 	bl	80041fc <tiny_snprintf_like>
  *size = strlen((char *)buff);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7fc f828 	bl	8000180 <strlen>
 8004130:	4603      	mov	r3, r0
 8004132:	b29a      	uxth	r2, r3
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8004138:	bf00      	nop
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	0800ff28 	.word	0x0800ff28

08004144 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b086      	sub	sp, #24
 8004148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800414a:	1d3b      	adds	r3, r7, #4
 800414c:	2200      	movs	r2, #0
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	605a      	str	r2, [r3, #4]
 8004152:	609a      	str	r2, [r3, #8]
 8004154:	60da      	str	r2, [r3, #12]
 8004156:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004158:	2001      	movs	r0, #1
 800415a:	f7ff ff81 	bl	8004060 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800415e:	2002      	movs	r0, #2
 8004160:	f7ff ff7e 	bl	8004060 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004164:	2004      	movs	r0, #4
 8004166:	f7ff ff7b 	bl	8004060 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800416a:	2080      	movs	r0, #128	; 0x80
 800416c:	f7ff ff78 	bl	8004060 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004170:	2303      	movs	r3, #3
 8004172:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004174:	2300      	movs	r3, #0
 8004176:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 8004178:	f649 73ff 	movw	r3, #40959	; 0x9fff
 800417c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800417e:	1d3b      	adds	r3, r7, #4
 8004180:	4619      	mov	r1, r3
 8004182:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004186:	f001 fb21 	bl	80057cc <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 800418a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800418e:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004190:	1d3b      	adds	r3, r7, #4
 8004192:	4619      	mov	r1, r3
 8004194:	480e      	ldr	r0, [pc, #56]	; (80041d0 <Gpio_PreInit+0x8c>)
 8004196:	f001 fb19 	bl	80057cc <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800419a:	1d3b      	adds	r3, r7, #4
 800419c:	4619      	mov	r1, r3
 800419e:	480d      	ldr	r0, [pc, #52]	; (80041d4 <Gpio_PreInit+0x90>)
 80041a0:	f001 fb14 	bl	80057cc <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80041a4:	1d3b      	adds	r3, r7, #4
 80041a6:	4619      	mov	r1, r3
 80041a8:	480b      	ldr	r0, [pc, #44]	; (80041d8 <Gpio_PreInit+0x94>)
 80041aa:	f001 fb0f 	bl	80057cc <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 80041ae:	2001      	movs	r0, #1
 80041b0:	f7ff ff6e 	bl	8004090 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 80041b4:	2002      	movs	r0, #2
 80041b6:	f7ff ff6b 	bl	8004090 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 80041ba:	2004      	movs	r0, #4
 80041bc:	f7ff ff68 	bl	8004090 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 80041c0:	2080      	movs	r0, #128	; 0x80
 80041c2:	f7ff ff65 	bl	8004090 <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */

  /* USER CODE END Gpio_PreInit_2 */
}
 80041c6:	bf00      	nop
 80041c8:	3718      	adds	r7, #24
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	48000400 	.word	0x48000400
 80041d4:	48000800 	.word	0x48000800
 80041d8:	48001c00 	.word	0x48001c00

080041dc <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80041e0:	2101      	movs	r1, #1
 80041e2:	2002      	movs	r0, #2
 80041e4:	f009 f984 	bl	800d4f0 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 80041e8:	bf00      	nop
 80041ea:	bd80      	pop	{r7, pc}

080041ec <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80041f0:	2100      	movs	r1, #0
 80041f2:	2002      	movs	r0, #2
 80041f4:	f009 f97c 	bl	800d4f0 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 80041f8:	bf00      	nop
 80041fa:	bd80      	pop	{r7, pc}

080041fc <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80041fc:	b40c      	push	{r2, r3}
 80041fe:	b580      	push	{r7, lr}
 8004200:	b084      	sub	sp, #16
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
 8004206:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8004208:	f107 031c 	add.w	r3, r7, #28
 800420c:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	6839      	ldr	r1, [r7, #0]
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f00a fafd 	bl	800e814 <vsniprintf>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 800421a:	bf00      	nop
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004224:	b002      	add	sp, #8
 8004226:	4770      	bx	lr

08004228 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8004230:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8004232:	4618      	mov	r0, r3
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	bc80      	pop	{r7}
 800423a:	4770      	bx	lr

0800423c <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8004240:	f000 f8fa 	bl	8004438 <TIMER_IF_GetTimerValue>
 8004244:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 8004246:	4618      	mov	r0, r3
 8004248:	bd80      	pop	{r7, pc}

0800424a <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 800424a:	b580      	push	{r7, lr}
 800424c:	b082      	sub	sp, #8
 800424e:	af00      	add	r7, sp, #0
 8004250:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4618      	mov	r0, r3
 8004256:	f000 f964 	bl	8004522 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 800425a:	bf00      	nop
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
	...

08004264 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800426c:	4a14      	ldr	r2, [pc, #80]	; (80042c0 <_sbrk+0x5c>)
 800426e:	4b15      	ldr	r3, [pc, #84]	; (80042c4 <_sbrk+0x60>)
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize  heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004278:	4b13      	ldr	r3, [pc, #76]	; (80042c8 <_sbrk+0x64>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d102      	bne.n	8004286 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004280:	4b11      	ldr	r3, [pc, #68]	; (80042c8 <_sbrk+0x64>)
 8004282:	4a12      	ldr	r2, [pc, #72]	; (80042cc <_sbrk+0x68>)
 8004284:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004286:	4b10      	ldr	r3, [pc, #64]	; (80042c8 <_sbrk+0x64>)
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4413      	add	r3, r2
 800428e:	693a      	ldr	r2, [r7, #16]
 8004290:	429a      	cmp	r2, r3
 8004292:	d207      	bcs.n	80042a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004294:	f00a fa3e 	bl	800e714 <__errno>
 8004298:	4603      	mov	r3, r0
 800429a:	220c      	movs	r2, #12
 800429c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800429e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042a2:	e009      	b.n	80042b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042a4:	4b08      	ldr	r3, [pc, #32]	; (80042c8 <_sbrk+0x64>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042aa:	4b07      	ldr	r3, [pc, #28]	; (80042c8 <_sbrk+0x64>)
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4413      	add	r3, r2
 80042b2:	4a05      	ldr	r2, [pc, #20]	; (80042c8 <_sbrk+0x64>)
 80042b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042b6:	68fb      	ldr	r3, [r7, #12]
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3718      	adds	r7, #24
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	20008000 	.word	0x20008000
 80042c4:	00000800 	.word	0x00000800
 80042c8:	200006e4 	.word	0x200006e4
 80042cc:	20000d60 	.word	0x20000d60

080042d0 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bc80      	pop	{r7}
 80042e4:	4770      	bx	lr
	...

080042e8 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80042ee:	2300      	movs	r3, #0
 80042f0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 80042f2:	4b14      	ldr	r3, [pc, #80]	; (8004344 <TIMER_IF_Init+0x5c>)
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	f083 0301 	eor.w	r3, r3, #1
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d01b      	beq.n	8004338 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8004300:	4b11      	ldr	r3, [pc, #68]	; (8004348 <TIMER_IF_Init+0x60>)
 8004302:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004306:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8004308:	f7ff fd2e 	bl	8003d68 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 800430c:	f000 f856 	bl	80043bc <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8004310:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004314:	480c      	ldr	r0, [pc, #48]	; (8004348 <TIMER_IF_Init+0x60>)
 8004316:	f003 fa17 	bl	8007748 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800431a:	4b0b      	ldr	r3, [pc, #44]	; (8004348 <TIMER_IF_Init+0x60>)
 800431c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004320:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8004322:	4809      	ldr	r0, [pc, #36]	; (8004348 <TIMER_IF_Init+0x60>)
 8004324:	f003 fb48 	bl	80079b8 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8004328:	2000      	movs	r0, #0
 800432a:	f000 f9ab 	bl	8004684 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800432e:	f000 f85f 	bl	80043f0 <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 8004332:	4b04      	ldr	r3, [pc, #16]	; (8004344 <TIMER_IF_Init+0x5c>)
 8004334:	2201      	movs	r2, #1
 8004336:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8004338:	79fb      	ldrb	r3, [r7, #7]
}
 800433a:	4618      	mov	r0, r3
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	200006e8 	.word	0x200006e8
 8004348:	200006a0 	.word	0x200006a0

0800434c <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b08e      	sub	sp, #56	; 0x38
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8004354:	2300      	movs	r3, #0
 8004356:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 800435a:	f107 0308 	add.w	r3, r7, #8
 800435e:	222c      	movs	r2, #44	; 0x2c
 8004360:	2100      	movs	r1, #0
 8004362:	4618      	mov	r0, r3
 8004364:	f00a fa0e 	bl	800e784 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8004368:	f000 f828 	bl	80043bc <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 800436c:	4b11      	ldr	r3, [pc, #68]	; (80043b4 <TIMER_IF_StartTimer+0x68>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	4413      	add	r3, r2
 8004374:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8004376:	2300      	movs	r3, #0
 8004378:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	43db      	mvns	r3, r3
 800437e:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8004380:	2300      	movs	r3, #0
 8004382:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8004384:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004388:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800438a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800438e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8004390:	f107 0308 	add.w	r3, r7, #8
 8004394:	2201      	movs	r2, #1
 8004396:	4619      	mov	r1, r3
 8004398:	4807      	ldr	r0, [pc, #28]	; (80043b8 <TIMER_IF_StartTimer+0x6c>)
 800439a:	f003 f8d7 	bl	800754c <HAL_RTC_SetAlarm_IT>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d001      	beq.n	80043a8 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80043a4:	f7ff fcac 	bl	8003d00 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80043a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3738      	adds	r7, #56	; 0x38
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	200006ec 	.word	0x200006ec
 80043b8:	200006a0 	.word	0x200006a0

080043bc <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80043c6:	4b08      	ldr	r3, [pc, #32]	; (80043e8 <TIMER_IF_StopTimer+0x2c>)
 80043c8:	2201      	movs	r2, #1
 80043ca:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80043cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80043d0:	4806      	ldr	r0, [pc, #24]	; (80043ec <TIMER_IF_StopTimer+0x30>)
 80043d2:	f003 f9b9 	bl	8007748 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80043d6:	4b05      	ldr	r3, [pc, #20]	; (80043ec <TIMER_IF_StopTimer+0x30>)
 80043d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80043dc:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 80043de:	79fb      	ldrb	r3, [r7, #7]
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3708      	adds	r7, #8
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	40002800 	.word	0x40002800
 80043ec:	200006a0 	.word	0x200006a0

080043f0 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 80043f4:	f000 f966 	bl	80046c4 <GetTimerTicks>
 80043f8:	4603      	mov	r3, r0
 80043fa:	4a03      	ldr	r2, [pc, #12]	; (8004408 <TIMER_IF_SetTimerContext+0x18>)
 80043fc:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80043fe:	4b02      	ldr	r3, [pc, #8]	; (8004408 <TIMER_IF_SetTimerContext+0x18>)
 8004400:	681b      	ldr	r3, [r3, #0]
}
 8004402:	4618      	mov	r0, r3
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	200006ec 	.word	0x200006ec

0800440c <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8004410:	4b02      	ldr	r3, [pc, #8]	; (800441c <TIMER_IF_GetTimerContext+0x10>)
 8004412:	681b      	ldr	r3, [r3, #0]
}
 8004414:	4618      	mov	r0, r3
 8004416:	46bd      	mov	sp, r7
 8004418:	bc80      	pop	{r7}
 800441a:	4770      	bx	lr
 800441c:	200006ec 	.word	0x200006ec

08004420 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8004424:	f000 f94e 	bl	80046c4 <GetTimerTicks>
 8004428:	4602      	mov	r2, r0
 800442a:	4b02      	ldr	r3, [pc, #8]	; (8004434 <TIMER_IF_GetTimerElapsedTime+0x14>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8004430:	4618      	mov	r0, r3
 8004432:	bd80      	pop	{r7, pc}
 8004434:	200006ec 	.word	0x200006ec

08004438 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 800443c:	4b05      	ldr	r3, [pc, #20]	; (8004454 <TIMER_IF_GetTimerValue+0x1c>)
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 8004444:	f000 f93e 	bl	80046c4 <GetTimerTicks>
 8004448:	4603      	mov	r3, r0
 800444a:	e000      	b.n	800444e <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 800444c:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 800444e:	4618      	mov	r0, r3
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	200006e8 	.word	0x200006e8

08004458 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8004458:	b480      	push	{r7}
 800445a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 800445c:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 800445e:	4618      	mov	r0, r3
 8004460:	46bd      	mov	sp, r7
 8004462:	bc80      	pop	{r7}
 8004464:	4770      	bx	lr

08004466 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8004466:	b5b0      	push	{r4, r5, r7, lr}
 8004468:	b082      	sub	sp, #8
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 800446e:	6879      	ldr	r1, [r7, #4]
 8004470:	2000      	movs	r0, #0
 8004472:	460a      	mov	r2, r1
 8004474:	4603      	mov	r3, r0
 8004476:	0d95      	lsrs	r5, r2, #22
 8004478:	0294      	lsls	r4, r2, #10
 800447a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800447e:	f04f 0300 	mov.w	r3, #0
 8004482:	4620      	mov	r0, r4
 8004484:	4629      	mov	r1, r5
 8004486:	f7fb fed3 	bl	8000230 <__aeabi_uldivmod>
 800448a:	4602      	mov	r2, r0
 800448c:	460b      	mov	r3, r1
 800448e:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8004490:	4618      	mov	r0, r3
 8004492:	3708      	adds	r7, #8
 8004494:	46bd      	mov	sp, r7
 8004496:	bdb0      	pop	{r4, r5, r7, pc}

08004498 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8004498:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800449c:	b083      	sub	sp, #12
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80044a2:	6879      	ldr	r1, [r7, #4]
 80044a4:	2000      	movs	r0, #0
 80044a6:	460c      	mov	r4, r1
 80044a8:	4605      	mov	r5, r0
 80044aa:	4620      	mov	r0, r4
 80044ac:	4629      	mov	r1, r5
 80044ae:	f04f 0a00 	mov.w	sl, #0
 80044b2:	f04f 0b00 	mov.w	fp, #0
 80044b6:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80044ba:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 80044be:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80044c2:	4650      	mov	r0, sl
 80044c4:	4659      	mov	r1, fp
 80044c6:	1b02      	subs	r2, r0, r4
 80044c8:	eb61 0305 	sbc.w	r3, r1, r5
 80044cc:	f04f 0000 	mov.w	r0, #0
 80044d0:	f04f 0100 	mov.w	r1, #0
 80044d4:	0099      	lsls	r1, r3, #2
 80044d6:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80044da:	0090      	lsls	r0, r2, #2
 80044dc:	4602      	mov	r2, r0
 80044de:	460b      	mov	r3, r1
 80044e0:	eb12 0804 	adds.w	r8, r2, r4
 80044e4:	eb43 0905 	adc.w	r9, r3, r5
 80044e8:	f04f 0200 	mov.w	r2, #0
 80044ec:	f04f 0300 	mov.w	r3, #0
 80044f0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044f4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044f8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044fc:	4690      	mov	r8, r2
 80044fe:	4699      	mov	r9, r3
 8004500:	4640      	mov	r0, r8
 8004502:	4649      	mov	r1, r9
 8004504:	f04f 0200 	mov.w	r2, #0
 8004508:	f04f 0300 	mov.w	r3, #0
 800450c:	0a82      	lsrs	r2, r0, #10
 800450e:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8004512:	0a8b      	lsrs	r3, r1, #10
 8004514:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8004516:	4618      	mov	r0, r3
 8004518:	370c      	adds	r7, #12
 800451a:	46bd      	mov	sp, r7
 800451c:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004520:	4770      	bx	lr

08004522 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8004522:	b580      	push	{r7, lr}
 8004524:	b084      	sub	sp, #16
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f7ff ff9b 	bl	8004466 <TIMER_IF_Convert_ms2Tick>
 8004530:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8004532:	f000 f8c7 	bl	80046c4 <GetTimerTicks>
 8004536:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8004538:	e000      	b.n	800453c <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 800453a:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800453c:	f000 f8c2 	bl	80046c4 <GetTimerTicks>
 8004540:	4602      	mov	r2, r0
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	429a      	cmp	r2, r3
 800454a:	d8f6      	bhi.n	800453a <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 800454c:	bf00      	nop
 800454e:	bf00      	nop
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}

08004556 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004556:	b580      	push	{r7, lr}
 8004558:	b082      	sub	sp, #8
 800455a:	af00      	add	r7, sp, #0
 800455c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 800455e:	f009 fbaf 	bl	800dcc0 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8004562:	bf00      	nop
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b084      	sub	sp, #16
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8004572:	f000 f897 	bl	80046a4 <TIMER_IF_BkUp_Read_MSBticks>
 8004576:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	3301      	adds	r3, #1
 800457c:	4618      	mov	r0, r3
 800457e:	f000 f881 	bl	8004684 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8004582:	bf00      	nop
 8004584:	3710      	adds	r7, #16
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 800458a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800458e:	b08c      	sub	sp, #48	; 0x30
 8004590:	af00      	add	r7, sp, #0
 8004592:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8004594:	f000 f896 	bl	80046c4 <GetTimerTicks>
 8004598:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 800459a:	f000 f883 	bl	80046a4 <TIMER_IF_BkUp_Read_MSBticks>
 800459e:	62b8      	str	r0, [r7, #40]	; 0x28

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80045a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a2:	2200      	movs	r2, #0
 80045a4:	60bb      	str	r3, [r7, #8]
 80045a6:	60fa      	str	r2, [r7, #12]
 80045a8:	f04f 0200 	mov.w	r2, #0
 80045ac:	f04f 0300 	mov.w	r3, #0
 80045b0:	68b9      	ldr	r1, [r7, #8]
 80045b2:	000b      	movs	r3, r1
 80045b4:	2200      	movs	r2, #0
 80045b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80045b8:	2000      	movs	r0, #0
 80045ba:	460c      	mov	r4, r1
 80045bc:	4605      	mov	r5, r0
 80045be:	eb12 0804 	adds.w	r8, r2, r4
 80045c2:	eb43 0905 	adc.w	r9, r3, r5
 80045c6:	e9c7 8908 	strd	r8, r9, [r7, #32]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80045ca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80045ce:	f04f 0200 	mov.w	r2, #0
 80045d2:	f04f 0300 	mov.w	r3, #0
 80045d6:	0a82      	lsrs	r2, r0, #10
 80045d8:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80045dc:	0a8b      	lsrs	r3, r1, #10
 80045de:	4613      	mov	r3, r2
 80045e0:	61fb      	str	r3, [r7, #28]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	2200      	movs	r2, #0
 80045e6:	603b      	str	r3, [r7, #0]
 80045e8:	607a      	str	r2, [r7, #4]
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 80045f0:	f04f 0b00 	mov.w	fp, #0
 80045f4:	e9c7 ab08 	strd	sl, fp, [r7, #32]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 80045f8:	6a3b      	ldr	r3, [r7, #32]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7ff ff4c 	bl	8004498 <TIMER_IF_Convert_Tick2ms>
 8004600:	4603      	mov	r3, r0
 8004602:	b29a      	uxth	r2, r3
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	801a      	strh	r2, [r3, #0]

  return seconds;
 8004608:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 800460a:	4618      	mov	r0, r3
 800460c:	3730      	adds	r7, #48	; 0x30
 800460e:	46bd      	mov	sp, r7
 8004610:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004614 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	2100      	movs	r1, #0
 8004620:	4803      	ldr	r0, [pc, #12]	; (8004630 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8004622:	f003 fa5b 	bl	8007adc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8004626:	bf00      	nop
 8004628:	3708      	adds	r7, #8
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	200006a0 	.word	0x200006a0

08004634 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	2101      	movs	r1, #1
 8004640:	4803      	ldr	r0, [pc, #12]	; (8004650 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8004642:	f003 fa4b 	bl	8007adc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8004646:	bf00      	nop
 8004648:	3708      	adds	r7, #8
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	200006a0 	.word	0x200006a0

08004654 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8004658:	2100      	movs	r1, #0
 800465a:	4803      	ldr	r0, [pc, #12]	; (8004668 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 800465c:	f003 fa56 	bl	8007b0c <HAL_RTCEx_BKUPRead>
 8004660:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 8004662:	4618      	mov	r0, r3
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	200006a0 	.word	0x200006a0

0800466c <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8004670:	2101      	movs	r1, #1
 8004672:	4803      	ldr	r0, [pc, #12]	; (8004680 <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 8004674:	f003 fa4a 	bl	8007b0c <HAL_RTCEx_BKUPRead>
 8004678:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 800467a:	4618      	mov	r0, r3
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	200006a0 	.word	0x200006a0

08004684 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	2102      	movs	r1, #2
 8004690:	4803      	ldr	r0, [pc, #12]	; (80046a0 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8004692:	f003 fa23 	bl	8007adc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8004696:	bf00      	nop
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	200006a0 	.word	0x200006a0

080046a4 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80046aa:	2102      	movs	r1, #2
 80046ac:	4804      	ldr	r0, [pc, #16]	; (80046c0 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80046ae:	f003 fa2d 	bl	8007b0c <HAL_RTCEx_BKUPRead>
 80046b2:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80046b4:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	200006a0 	.word	0x200006a0

080046c4 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 80046c8:	4803      	ldr	r0, [pc, #12]	; (80046d8 <GetTimerTicks+0x14>)
 80046ca:	f7ff fe01 	bl	80042d0 <LL_RTC_TIME_GetSubSecond>
 80046ce:	4603      	mov	r3, r0
 80046d0:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	40002800 	.word	0x40002800

080046dc <LL_AHB2_GRP1_EnableClock>:
{
 80046dc:	b480      	push	{r7}
 80046de:	b085      	sub	sp, #20
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80046e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80046ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80046f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4013      	ands	r3, r2
 80046fe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004700:	68fb      	ldr	r3, [r7, #12]
}
 8004702:	bf00      	nop
 8004704:	3714      	adds	r7, #20
 8004706:	46bd      	mov	sp, r7
 8004708:	bc80      	pop	{r7}
 800470a:	4770      	bx	lr

0800470c <LL_APB2_GRP1_EnableClock>:
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004714:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004718:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800471a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4313      	orrs	r3, r2
 8004722:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004724:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004728:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4013      	ands	r3, r2
 800472e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004730:	68fb      	ldr	r3, [r7, #12]
}
 8004732:	bf00      	nop
 8004734:	3714      	adds	r7, #20
 8004736:	46bd      	mov	sp, r7
 8004738:	bc80      	pop	{r7}
 800473a:	4770      	bx	lr

0800473c <LL_APB2_GRP1_DisableClock>:
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8004744:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004748:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	43db      	mvns	r3, r3
 800474e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004752:	4013      	ands	r3, r2
 8004754:	660b      	str	r3, [r1, #96]	; 0x60
}
 8004756:	bf00      	nop
 8004758:	370c      	adds	r7, #12
 800475a:	46bd      	mov	sp, r7
 800475c:	bc80      	pop	{r7}
 800475e:	4770      	bx	lr

08004760 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8004764:	4b22      	ldr	r3, [pc, #136]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 8004766:	4a23      	ldr	r2, [pc, #140]	; (80047f4 <MX_USART1_UART_Init+0x94>)
 8004768:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800476a:	4b21      	ldr	r3, [pc, #132]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 800476c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004770:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004772:	4b1f      	ldr	r3, [pc, #124]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 8004774:	2200      	movs	r2, #0
 8004776:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004778:	4b1d      	ldr	r3, [pc, #116]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 800477a:	2200      	movs	r2, #0
 800477c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800477e:	4b1c      	ldr	r3, [pc, #112]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 8004780:	2200      	movs	r2, #0
 8004782:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004784:	4b1a      	ldr	r3, [pc, #104]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 8004786:	220c      	movs	r2, #12
 8004788:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800478a:	4b19      	ldr	r3, [pc, #100]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 800478c:	2200      	movs	r2, #0
 800478e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004790:	4b17      	ldr	r3, [pc, #92]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 8004792:	2200      	movs	r2, #0
 8004794:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004796:	4b16      	ldr	r3, [pc, #88]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 8004798:	2200      	movs	r2, #0
 800479a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800479c:	4b14      	ldr	r3, [pc, #80]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 800479e:	2200      	movs	r2, #0
 80047a0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80047a2:	4b13      	ldr	r3, [pc, #76]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80047a8:	4811      	ldr	r0, [pc, #68]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 80047aa:	f003 fe8e 	bl	80084ca <HAL_UART_Init>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d001      	beq.n	80047b8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80047b4:	f7ff faa4 	bl	8003d00 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80047b8:	2100      	movs	r1, #0
 80047ba:	480d      	ldr	r0, [pc, #52]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 80047bc:	f005 fb16 	bl	8009dec <HAL_UARTEx_SetTxFifoThreshold>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d001      	beq.n	80047ca <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80047c6:	f7ff fa9b 	bl	8003d00 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80047ca:	2100      	movs	r1, #0
 80047cc:	4808      	ldr	r0, [pc, #32]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 80047ce:	f005 fb4b 	bl	8009e68 <HAL_UARTEx_SetRxFifoThreshold>
 80047d2:	4603      	mov	r3, r0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d001      	beq.n	80047dc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80047d8:	f7ff fa92 	bl	8003d00 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 80047dc:	4804      	ldr	r0, [pc, #16]	; (80047f0 <MX_USART1_UART_Init+0x90>)
 80047de:	f005 faca 	bl	8009d76 <HAL_UARTEx_EnableFifoMode>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d001      	beq.n	80047ec <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80047e8:	f7ff fa8a 	bl	8003d00 <Error_Handler>
  }

}
 80047ec:	bf00      	nop
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	200006f0 	.word	0x200006f0
 80047f4:	40013800 	.word	0x40013800

080047f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b096      	sub	sp, #88	; 0x58
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004800:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004804:	2200      	movs	r2, #0
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	605a      	str	r2, [r3, #4]
 800480a:	609a      	str	r2, [r3, #8]
 800480c:	60da      	str	r2, [r3, #12]
 800480e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004810:	f107 030c 	add.w	r3, r7, #12
 8004814:	2238      	movs	r2, #56	; 0x38
 8004816:	2100      	movs	r1, #0
 8004818:	4618      	mov	r0, r3
 800481a:	f009 ffb3 	bl	800e784 <memset>
  if(uartHandle->Instance==USART1)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a2e      	ldr	r2, [pc, #184]	; (80048dc <HAL_UART_MspInit+0xe4>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d155      	bne.n	80048d4 <HAL_UART_MspInit+0xdc>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004828:	2301      	movs	r3, #1
 800482a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 800482c:	4b2c      	ldr	r3, [pc, #176]	; (80048e0 <HAL_UART_MspInit+0xe8>)
 800482e:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004830:	f107 030c 	add.w	r3, r7, #12
 8004834:	4618      	mov	r0, r3
 8004836:	f002 fcf5 	bl	8007224 <HAL_RCCEx_PeriphCLKConfig>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004840:	f7ff fa5e 	bl	8003d00 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004844:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004848:	f7ff ff60 	bl	800470c <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800484c:	2002      	movs	r0, #2
 800484e:	f7ff ff45 	bl	80046dc <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8004852:	23c0      	movs	r3, #192	; 0xc0
 8004854:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004856:	2302      	movs	r3, #2
 8004858:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800485a:	2300      	movs	r3, #0
 800485c:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800485e:	2303      	movs	r3, #3
 8004860:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004862:	2307      	movs	r3, #7
 8004864:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004866:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800486a:	4619      	mov	r1, r3
 800486c:	481d      	ldr	r0, [pc, #116]	; (80048e4 <HAL_UART_MspInit+0xec>)
 800486e:	f000 ffad 	bl	80057cc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel5;
 8004872:	4b1d      	ldr	r3, [pc, #116]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 8004874:	4a1d      	ldr	r2, [pc, #116]	; (80048ec <HAL_UART_MspInit+0xf4>)
 8004876:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004878:	4b1b      	ldr	r3, [pc, #108]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 800487a:	2212      	movs	r2, #18
 800487c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800487e:	4b1a      	ldr	r3, [pc, #104]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 8004880:	2210      	movs	r2, #16
 8004882:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004884:	4b18      	ldr	r3, [pc, #96]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 8004886:	2200      	movs	r2, #0
 8004888:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800488a:	4b17      	ldr	r3, [pc, #92]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 800488c:	2280      	movs	r2, #128	; 0x80
 800488e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004890:	4b15      	ldr	r3, [pc, #84]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 8004892:	2200      	movs	r2, #0
 8004894:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004896:	4b14      	ldr	r3, [pc, #80]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 8004898:	2200      	movs	r2, #0
 800489a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800489c:	4b12      	ldr	r3, [pc, #72]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 800489e:	2200      	movs	r2, #0
 80048a0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80048a2:	4b11      	ldr	r3, [pc, #68]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80048a8:	480f      	ldr	r0, [pc, #60]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 80048aa:	f000 fba5 	bl	8004ff8 <HAL_DMA_Init>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d001      	beq.n	80048b8 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 80048b4:	f7ff fa24 	bl	8003d00 <Error_Handler>
    // if (HAL_DMA_ConfigChannelAttributes(&hdma_usart1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
    // {
      // Error_Handler();
    // }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a0b      	ldr	r2, [pc, #44]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 80048bc:	679a      	str	r2, [r3, #120]	; 0x78
 80048be:	4a0a      	ldr	r2, [pc, #40]	; (80048e8 <HAL_UART_MspInit+0xf0>)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 80048c4:	2200      	movs	r2, #0
 80048c6:	2102      	movs	r1, #2
 80048c8:	2024      	movs	r0, #36	; 0x24
 80048ca:	f000 fb5e 	bl	8004f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80048ce:	2024      	movs	r0, #36	; 0x24
 80048d0:	f000 fb75 	bl	8004fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80048d4:	bf00      	nop
 80048d6:	3758      	adds	r7, #88	; 0x58
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40013800 	.word	0x40013800
 80048e0:	00030001 	.word	0x00030001
 80048e4:	48000400 	.word	0x48000400
 80048e8:	20000780 	.word	0x20000780
 80048ec:	40020058 	.word	0x40020058

080048f0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b082      	sub	sp, #8
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a0b      	ldr	r2, [pc, #44]	; (800492c <HAL_UART_MspDeInit+0x3c>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d10f      	bne.n	8004922 <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8004902:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004906:	f7ff ff19 	bl	800473c <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 800490a:	21c0      	movs	r1, #192	; 0xc0
 800490c:	4808      	ldr	r0, [pc, #32]	; (8004930 <HAL_UART_MspDeInit+0x40>)
 800490e:	f001 f8bd 	bl	8005a8c <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004916:	4618      	mov	r0, r3
 8004918:	f000 fc16 	bl	8005148 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800491c:	2024      	movs	r0, #36	; 0x24
 800491e:	f000 fb5c 	bl	8004fda <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8004922:	bf00      	nop
 8004924:	3708      	adds	r7, #8
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	40013800 	.word	0x40013800
 8004930:	48000400 	.word	0x48000400

08004934 <LL_APB1_GRP2_ForceReset>:
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 800493c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004940:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004942:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4313      	orrs	r3, r2
 800494a:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 800494c:	bf00      	nop
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	bc80      	pop	{r7}
 8004954:	4770      	bx	lr

08004956 <LL_APB1_GRP2_ReleaseReset>:
{
 8004956:	b480      	push	{r7}
 8004958:	b083      	sub	sp, #12
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 800495e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004962:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	43db      	mvns	r3, r3
 8004968:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800496c:	4013      	ands	r3, r2
 800496e:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	bc80      	pop	{r7}
 8004978:	4770      	bx	lr
	...

0800497c <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004984:	4b06      	ldr	r3, [pc, #24]	; (80049a0 <LL_EXTI_EnableIT_0_31+0x24>)
 8004986:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800498a:	4905      	ldr	r1, [pc, #20]	; (80049a0 <LL_EXTI_EnableIT_0_31+0x24>)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4313      	orrs	r3, r2
 8004990:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	bc80      	pop	{r7}
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	58000800 	.word	0x58000800

080049a4 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80049ac:	4a07      	ldr	r2, [pc, #28]	; (80049cc <vcom_Init+0x28>)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80049b2:	f7ff f8db 	bl	8003b6c <MX_DMA_Init>
  MX_USART1_UART_Init();
 80049b6:	f7ff fed3 	bl	8004760 <MX_USART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 80049ba:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80049be:	f7ff ffdd 	bl	800497c <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80049c2:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3708      	adds	r7, #8
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	200007e4 	.word	0x200007e4

080049d0 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_LPUART1_FORCE_RESET();
 80049d4:	2001      	movs	r0, #1
 80049d6:	f7ff ffad 	bl	8004934 <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_LPUART1_RELEASE_RESET();
 80049da:	2001      	movs	r0, #1
 80049dc:	f7ff ffbb 	bl	8004956 <LL_APB1_GRP2_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 80049e0:	4804      	ldr	r0, [pc, #16]	; (80049f4 <vcom_DeInit+0x24>)
 80049e2:	f7ff ff85 	bl	80048f0 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80049e6:	200f      	movs	r0, #15
 80049e8:	f000 faf7 	bl	8004fda <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 80049ec:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	200006f0 	.word	0x200006f0

080049f8 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	460b      	mov	r3, r1
 8004a02:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8004a04:	887b      	ldrh	r3, [r7, #2]
 8004a06:	461a      	mov	r2, r3
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	4804      	ldr	r0, [pc, #16]	; (8004a1c <vcom_Trace_DMA+0x24>)
 8004a0c:	f003 fddc 	bl	80085c8 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8004a10:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3708      	adds	r7, #8
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	200006f0 	.word	0x200006f0

08004a20 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8004a28:	4a19      	ldr	r2, [pc, #100]	; (8004a90 <vcom_ReceiveInit+0x70>)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8004a2e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004a32:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8004a34:	f107 0308 	add.w	r3, r7, #8
 8004a38:	e893 0006 	ldmia.w	r3, {r1, r2}
 8004a3c:	4815      	ldr	r0, [pc, #84]	; (8004a94 <vcom_ReceiveInit+0x74>)
 8004a3e:	f005 f91e 	bl	8009c7e <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8004a42:	bf00      	nop
 8004a44:	4b13      	ldr	r3, [pc, #76]	; (8004a94 <vcom_ReceiveInit+0x74>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a52:	d0f7      	beq.n	8004a44 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8004a54:	bf00      	nop
 8004a56:	4b0f      	ldr	r3, [pc, #60]	; (8004a94 <vcom_ReceiveInit+0x74>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	69db      	ldr	r3, [r3, #28]
 8004a5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a64:	d1f7      	bne.n	8004a56 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8004a66:	4b0b      	ldr	r3, [pc, #44]	; (8004a94 <vcom_ReceiveInit+0x74>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	689a      	ldr	r2, [r3, #8]
 8004a6c:	4b09      	ldr	r3, [pc, #36]	; (8004a94 <vcom_ReceiveInit+0x74>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004a74:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 8004a76:	4807      	ldr	r0, [pc, #28]	; (8004a94 <vcom_ReceiveInit+0x74>)
 8004a78:	f005 f95c 	bl	8009d34 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	4906      	ldr	r1, [pc, #24]	; (8004a98 <vcom_ReceiveInit+0x78>)
 8004a80:	4804      	ldr	r0, [pc, #16]	; (8004a94 <vcom_ReceiveInit+0x74>)
 8004a82:	f003 fd72 	bl	800856a <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8004a86:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3710      	adds	r7, #16
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	200007e8 	.word	0x200007e8
 8004a94:	200006f0 	.word	0x200006f0
 8004a98:	200007e0 	.word	0x200007e0

08004a9c <vcom_Resume>:

void vcom_Resume(void)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&huart1) != HAL_OK)
 8004aa0:	4804      	ldr	r0, [pc, #16]	; (8004ab4 <vcom_Resume+0x18>)
 8004aa2:	f000 faa9 	bl	8004ff8 <HAL_DMA_Init>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d001      	beq.n	8004ab0 <vcom_Resume+0x14>
  {
    Error_Handler();
 8004aac:	f7ff f928 	bl	8003d00 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8004ab0:	bf00      	nop
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	200006f0 	.word	0x200006f0

08004ab8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart1)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8004ac0:	4b03      	ldr	r3, [pc, #12]	; (8004ad0 <HAL_UART_TxCpltCallback+0x18>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2000      	movs	r0, #0
 8004ac6:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8004ac8:	bf00      	nop
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	200007e4 	.word	0x200007e4

08004ad4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart1)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart1->ErrorCode))
 8004adc:	4b0b      	ldr	r3, [pc, #44]	; (8004b0c <HAL_UART_RxCpltCallback+0x38>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00a      	beq.n	8004afa <HAL_UART_RxCpltCallback+0x26>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d105      	bne.n	8004afa <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8004aee:	4b07      	ldr	r3, [pc, #28]	; (8004b0c <HAL_UART_RxCpltCallback+0x38>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2200      	movs	r2, #0
 8004af4:	2101      	movs	r1, #1
 8004af6:	4806      	ldr	r0, [pc, #24]	; (8004b10 <HAL_UART_RxCpltCallback+0x3c>)
 8004af8:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart1, &charRx, 1);
 8004afa:	2201      	movs	r2, #1
 8004afc:	4904      	ldr	r1, [pc, #16]	; (8004b10 <HAL_UART_RxCpltCallback+0x3c>)
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f003 fd33 	bl	800856a <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8004b04:	bf00      	nop
 8004b06:	3708      	adds	r7, #8
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	200007e8 	.word	0x200007e8
 8004b10:	200007e0 	.word	0x200007e0

08004b14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004b14:	480d      	ldr	r0, [pc, #52]	; (8004b4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004b16:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004b18:	f000 f856 	bl	8004bc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004b1c:	480c      	ldr	r0, [pc, #48]	; (8004b50 <LoopForever+0x6>)
  ldr r1, =_edata
 8004b1e:	490d      	ldr	r1, [pc, #52]	; (8004b54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004b20:	4a0d      	ldr	r2, [pc, #52]	; (8004b58 <LoopForever+0xe>)
  movs r3, #0
 8004b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b24:	e002      	b.n	8004b2c <LoopCopyDataInit>

08004b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b2a:	3304      	adds	r3, #4

08004b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b30:	d3f9      	bcc.n	8004b26 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b32:	4a0a      	ldr	r2, [pc, #40]	; (8004b5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004b34:	4c0a      	ldr	r4, [pc, #40]	; (8004b60 <LoopForever+0x16>)
  movs r3, #0
 8004b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b38:	e001      	b.n	8004b3e <LoopFillZerobss>

08004b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b3c:	3204      	adds	r2, #4

08004b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b40:	d3fb      	bcc.n	8004b3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004b42:	f009 fded 	bl	800e720 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004b46:	f7ff f839 	bl	8003bbc <main>

08004b4a <LoopForever>:

LoopForever:
    b LoopForever
 8004b4a:	e7fe      	b.n	8004b4a <LoopForever>
  ldr   r0, =_estack
 8004b4c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b54:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8004b58:	08010958 	.word	0x08010958
  ldr r2, =_sbss
 8004b5c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8004b60:	20000d60 	.word	0x20000d60

08004b64 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004b64:	e7fe      	b.n	8004b64 <ADC_IRQHandler>

08004b66 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	af00      	add	r7, sp, #0
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
 8004b6a:	f005 faf7 	bl	800a15c <BSP_RADIO_Init>
 8004b6e:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_Init 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init 0 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <RBI_ConfigRFSwitch>:
  /* USER CODE END RBI_DeInit 0 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	71fb      	strb	r3, [r7, #7]
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 8004b7e:	79fb      	ldrb	r3, [r7, #7]
 8004b80:	4618      	mov	r0, r3
 8004b82:	f005 fb29 	bl	800a1d8 <BSP_RADIO_ConfigRFSwitch>
 8004b86:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_ConfigRFSwitch 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch 0 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3708      	adds	r7, #8
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	af00      	add	r7, sp, #0
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();
 8004b94:	f005 fb7c 	bl	800a290 <BSP_RADIO_GetTxConfig>
 8004b98:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_GetTxConfig 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig 0 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	af00      	add	r7, sp, #0
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();
 8004ba2:	f005 fb7c 	bl	800a29e <BSP_RADIO_GetWakeUpTime>
 8004ba6:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_GetWakeUpTime 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetWakeUpTime 0 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	bd80      	pop	{r7, pc}

08004bac <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	af00      	add	r7, sp, #0
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();
 8004bb0:	f005 fb7c 	bl	800a2ac <BSP_RADIO_IsTCXO>
 8004bb4:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_IsTCXO 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO 0 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	bd80      	pop	{r7, pc}

08004bba <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8004bba:	b580      	push	{r7, lr}
 8004bbc:	af00      	add	r7, sp, #0
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();
 8004bbe:	f005 fb7c 	bl	800a2ba <BSP_RADIO_IsDCDC>
 8004bc2:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_IsDCDC 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC 0 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8004bcc:	bf00      	nop
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bc80      	pop	{r7}
 8004bd2:	4770      	bx	lr

08004bd4 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b087      	sub	sp, #28
 8004bd8:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;

 /* Get MSI Range frequency--------------------------------------------------*/

   /* Get MSI Range frequency--------------------------------------------------*/
   if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8004bda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0308 	and.w	r3, r3, #8
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d108      	bne.n	8004bfa <SystemCoreClockUpdate+0x26>
   { /* MSISRANGE from RCC_CSR applies */
     msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8004be8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bf0:	0a1b      	lsrs	r3, r3, #8
 8004bf2:	f003 030f 	and.w	r3, r3, #15
 8004bf6:	617b      	str	r3, [r7, #20]
 8004bf8:	e006      	b.n	8004c08 <SystemCoreClockUpdate+0x34>
   }
   else
   { /* MSIRANGE from RCC_CR applies */
     msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8004bfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	091b      	lsrs	r3, r3, #4
 8004c02:	f003 030f 	and.w	r3, r3, #15
 8004c06:	617b      	str	r3, [r7, #20]
   }
   /*MSI frequency range in HZ*/
   msirange = MSIRangeTable[msirange];
 8004c08:	4a47      	ldr	r2, [pc, #284]	; (8004d28 <SystemCoreClockUpdate+0x154>)
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c10:	617b      	str	r3, [r7, #20]


  /*SystemCoreClock=HAL_RCC_GetSysClockFreq();*/
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	f003 030c 	and.w	r3, r3, #12
 8004c1c:	2b0c      	cmp	r3, #12
 8004c1e:	d869      	bhi.n	8004cf4 <SystemCoreClockUpdate+0x120>
 8004c20:	a201      	add	r2, pc, #4	; (adr r2, 8004c28 <SystemCoreClockUpdate+0x54>)
 8004c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c26:	bf00      	nop
 8004c28:	08004c5d 	.word	0x08004c5d
 8004c2c:	08004cf5 	.word	0x08004cf5
 8004c30:	08004cf5 	.word	0x08004cf5
 8004c34:	08004cf5 	.word	0x08004cf5
 8004c38:	08004c65 	.word	0x08004c65
 8004c3c:	08004cf5 	.word	0x08004cf5
 8004c40:	08004cf5 	.word	0x08004cf5
 8004c44:	08004cf5 	.word	0x08004cf5
 8004c48:	08004c6d 	.word	0x08004c6d
 8004c4c:	08004cf5 	.word	0x08004cf5
 8004c50:	08004cf5 	.word	0x08004cf5
 8004c54:	08004cf5 	.word	0x08004cf5
 8004c58:	08004c75 	.word	0x08004c75
  {
    case 0x00:   /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8004c5c:	4a33      	ldr	r2, [pc, #204]	; (8004d2c <SystemCoreClockUpdate+0x158>)
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	6013      	str	r3, [r2, #0]
      break;
 8004c62:	e04b      	b.n	8004cfc <SystemCoreClockUpdate+0x128>

    case 0x04:  /* HSI used as system clock source */
      /* HSI used as system clock source */
        SystemCoreClock = HSI_VALUE;
 8004c64:	4b31      	ldr	r3, [pc, #196]	; (8004d2c <SystemCoreClockUpdate+0x158>)
 8004c66:	4a32      	ldr	r2, [pc, #200]	; (8004d30 <SystemCoreClockUpdate+0x15c>)
 8004c68:	601a      	str	r2, [r3, #0]
      break;
 8004c6a:	e047      	b.n	8004cfc <SystemCoreClockUpdate+0x128>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8004c6c:	4b2f      	ldr	r3, [pc, #188]	; (8004d2c <SystemCoreClockUpdate+0x158>)
 8004c6e:	4a31      	ldr	r2, [pc, #196]	; (8004d34 <SystemCoreClockUpdate+0x160>)
 8004c70:	601a      	str	r2, [r3, #0]
      break;
 8004c72:	e043      	b.n	8004cfc <SystemCoreClockUpdate+0x128>

    case 0x0C: /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004c74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	f003 0303 	and.w	r3, r3, #3
 8004c7e:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 8004c80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	091b      	lsrs	r3, r3, #4
 8004c88:	f003 0307 	and.w	r3, r3, #7
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	60bb      	str	r3, [r7, #8]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d003      	beq.n	8004c9e <SystemCoreClockUpdate+0xca>
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2b03      	cmp	r3, #3
 8004c9a:	d006      	beq.n	8004caa <SystemCoreClockUpdate+0xd6>
 8004c9c:	e00b      	b.n	8004cb6 <SystemCoreClockUpdate+0xe2>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8004c9e:	4a24      	ldr	r2, [pc, #144]	; (8004d30 <SystemCoreClockUpdate+0x15c>)
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca6:	613b      	str	r3, [r7, #16]
          break;
 8004ca8:	e00b      	b.n	8004cc2 <SystemCoreClockUpdate+0xee>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8004caa:	4a22      	ldr	r2, [pc, #136]	; (8004d34 <SystemCoreClockUpdate+0x160>)
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb2:	613b      	str	r3, [r7, #16]
          break;
 8004cb4:	e005      	b.n	8004cc2 <SystemCoreClockUpdate+0xee>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cbe:	613b      	str	r3, [r7, #16]
          break;
 8004cc0:	bf00      	nop
      }

      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004cc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	0a1b      	lsrs	r3, r3, #8
 8004cca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	fb02 f303 	mul.w	r3, r2, r3
 8004cd4:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 8004cd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	0f5b      	lsrs	r3, r3, #29
 8004cde:	f003 0307 	and.w	r3, r3, #7
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	607b      	str	r3, [r7, #4]

      SystemCoreClock = pllvco/pllr;
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cee:	4a0f      	ldr	r2, [pc, #60]	; (8004d2c <SystemCoreClockUpdate+0x158>)
 8004cf0:	6013      	str	r3, [r2, #0]
      break;
 8004cf2:	e003      	b.n	8004cfc <SystemCoreClockUpdate+0x128>

    default:
      SystemCoreClock = msirange;
 8004cf4:	4a0d      	ldr	r2, [pc, #52]	; (8004d2c <SystemCoreClockUpdate+0x158>)
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	6013      	str	r3, [r2, #0]
      break;
 8004cfa:	bf00      	nop
#if defined(DUAL_CORE) &&  defined(CORE_CM0PLUS)
  /* Get HCLK2 prescaler */
  tmp = AHBPrescTable[((RCC->EXTCFGR & RCC_EXTCFGR_C2HPRE) >> RCC_EXTCFGR_C2HPRE_Pos)];
#else
  /* Get HCLK1 prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004cfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	091b      	lsrs	r3, r3, #4
 8004d04:	f003 030f 	and.w	r3, r3, #15
 8004d08:	4a0b      	ldr	r2, [pc, #44]	; (8004d38 <SystemCoreClockUpdate+0x164>)
 8004d0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d0e:	603b      	str	r3, [r7, #0]
#endif

  /* Core clock frequency */
  SystemCoreClock = SystemCoreClock / tmp;
 8004d10:	4b06      	ldr	r3, [pc, #24]	; (8004d2c <SystemCoreClockUpdate+0x158>)
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d1a:	4a04      	ldr	r2, [pc, #16]	; (8004d2c <SystemCoreClockUpdate+0x158>)
 8004d1c:	6013      	str	r3, [r2, #0]
}
 8004d1e:	bf00      	nop
 8004d20:	371c      	adds	r7, #28
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bc80      	pop	{r7}
 8004d26:	4770      	bx	lr
 8004d28:	0801076c 	.word	0x0801076c
 8004d2c:	20000000 	.word	0x20000000
 8004d30:	00f42400 	.word	0x00f42400
 8004d34:	01e84800 	.word	0x01e84800
 8004d38:	0801070c 	.word	0x0801070c

08004d3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004d42:	2300      	movs	r3, #0
 8004d44:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d46:	2003      	movs	r0, #3
 8004d48:	f000 f914 	bl	8004f74 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004d4c:	f002 f88c 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 8004d50:	4603      	mov	r3, r0
 8004d52:	4a09      	ldr	r2, [pc, #36]	; (8004d78 <HAL_Init+0x3c>)
 8004d54:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004d56:	200f      	movs	r0, #15
 8004d58:	f7ff fa66 	bl	8004228 <HAL_InitTick>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d002      	beq.n	8004d68 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	71fb      	strb	r3, [r7, #7]
 8004d66:	e001      	b.n	8004d6c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004d68:	f7ff f8c7 	bl	8003efa <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004d6c:	79fb      	ldrb	r3, [r7, #7]
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3708      	adds	r7, #8
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	20000000 	.word	0x20000000

08004d7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004d80:	4b05      	ldr	r3, [pc, #20]	; (8004d98 <HAL_IncTick+0x1c>)
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	461a      	mov	r2, r3
 8004d86:	4b05      	ldr	r3, [pc, #20]	; (8004d9c <HAL_IncTick+0x20>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	4a03      	ldr	r2, [pc, #12]	; (8004d9c <HAL_IncTick+0x20>)
 8004d8e:	6013      	str	r3, [r2, #0]
}
 8004d90:	bf00      	nop
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr
 8004d98:	20000008 	.word	0x20000008
 8004d9c:	200007ec 	.word	0x200007ec

08004da0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8004da0:	b480      	push	{r7}
 8004da2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004da4:	4b04      	ldr	r3, [pc, #16]	; (8004db8 <HAL_SuspendTick+0x18>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a03      	ldr	r2, [pc, #12]	; (8004db8 <HAL_SuspendTick+0x18>)
 8004daa:	f023 0302 	bic.w	r3, r3, #2
 8004dae:	6013      	str	r3, [r2, #0]
}
 8004db0:	bf00      	nop
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bc80      	pop	{r7}
 8004db6:	4770      	bx	lr
 8004db8:	e000e010 	.word	0xe000e010

08004dbc <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004dc0:	4b04      	ldr	r3, [pc, #16]	; (8004dd4 <HAL_ResumeTick+0x18>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a03      	ldr	r2, [pc, #12]	; (8004dd4 <HAL_ResumeTick+0x18>)
 8004dc6:	f043 0302 	orr.w	r3, r3, #2
 8004dca:	6013      	str	r3, [r2, #0]
}
 8004dcc:	bf00      	nop
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bc80      	pop	{r7}
 8004dd2:	4770      	bx	lr
 8004dd4:	e000e010 	.word	0xe000e010

08004dd8 <__NVIC_SetPriorityGrouping>:
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004de8:	4b0c      	ldr	r3, [pc, #48]	; (8004e1c <__NVIC_SetPriorityGrouping+0x44>)
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004dee:	68ba      	ldr	r2, [r7, #8]
 8004df0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004df4:	4013      	ands	r3, r2
 8004df6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004e04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e0a:	4a04      	ldr	r2, [pc, #16]	; (8004e1c <__NVIC_SetPriorityGrouping+0x44>)
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	60d3      	str	r3, [r2, #12]
}
 8004e10:	bf00      	nop
 8004e12:	3714      	adds	r7, #20
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bc80      	pop	{r7}
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	e000ed00 	.word	0xe000ed00

08004e20 <__NVIC_GetPriorityGrouping>:
{
 8004e20:	b480      	push	{r7}
 8004e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e24:	4b04      	ldr	r3, [pc, #16]	; (8004e38 <__NVIC_GetPriorityGrouping+0x18>)
 8004e26:	68db      	ldr	r3, [r3, #12]
 8004e28:	0a1b      	lsrs	r3, r3, #8
 8004e2a:	f003 0307 	and.w	r3, r3, #7
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bc80      	pop	{r7}
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	e000ed00 	.word	0xe000ed00

08004e3c <__NVIC_EnableIRQ>:
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	4603      	mov	r3, r0
 8004e44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	db0b      	blt.n	8004e66 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e4e:	79fb      	ldrb	r3, [r7, #7]
 8004e50:	f003 021f 	and.w	r2, r3, #31
 8004e54:	4906      	ldr	r1, [pc, #24]	; (8004e70 <__NVIC_EnableIRQ+0x34>)
 8004e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e5a:	095b      	lsrs	r3, r3, #5
 8004e5c:	2001      	movs	r0, #1
 8004e5e:	fa00 f202 	lsl.w	r2, r0, r2
 8004e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004e66:	bf00      	nop
 8004e68:	370c      	adds	r7, #12
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bc80      	pop	{r7}
 8004e6e:	4770      	bx	lr
 8004e70:	e000e100 	.word	0xe000e100

08004e74 <__NVIC_DisableIRQ>:
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	db12      	blt.n	8004eac <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e86:	79fb      	ldrb	r3, [r7, #7]
 8004e88:	f003 021f 	and.w	r2, r3, #31
 8004e8c:	490a      	ldr	r1, [pc, #40]	; (8004eb8 <__NVIC_DisableIRQ+0x44>)
 8004e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e92:	095b      	lsrs	r3, r3, #5
 8004e94:	2001      	movs	r0, #1
 8004e96:	fa00 f202 	lsl.w	r2, r0, r2
 8004e9a:	3320      	adds	r3, #32
 8004e9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004ea0:	f3bf 8f4f 	dsb	sy
}
 8004ea4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004ea6:	f3bf 8f6f 	isb	sy
}
 8004eaa:	bf00      	nop
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bc80      	pop	{r7}
 8004eb4:	4770      	bx	lr
 8004eb6:	bf00      	nop
 8004eb8:	e000e100 	.word	0xe000e100

08004ebc <__NVIC_SetPriority>:
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	6039      	str	r1, [r7, #0]
 8004ec6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	db0a      	blt.n	8004ee6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	b2da      	uxtb	r2, r3
 8004ed4:	490c      	ldr	r1, [pc, #48]	; (8004f08 <__NVIC_SetPriority+0x4c>)
 8004ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eda:	0112      	lsls	r2, r2, #4
 8004edc:	b2d2      	uxtb	r2, r2
 8004ede:	440b      	add	r3, r1
 8004ee0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004ee4:	e00a      	b.n	8004efc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	b2da      	uxtb	r2, r3
 8004eea:	4908      	ldr	r1, [pc, #32]	; (8004f0c <__NVIC_SetPriority+0x50>)
 8004eec:	79fb      	ldrb	r3, [r7, #7]
 8004eee:	f003 030f 	and.w	r3, r3, #15
 8004ef2:	3b04      	subs	r3, #4
 8004ef4:	0112      	lsls	r2, r2, #4
 8004ef6:	b2d2      	uxtb	r2, r2
 8004ef8:	440b      	add	r3, r1
 8004efa:	761a      	strb	r2, [r3, #24]
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bc80      	pop	{r7}
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	e000e100 	.word	0xe000e100
 8004f0c:	e000ed00 	.word	0xe000ed00

08004f10 <NVIC_EncodePriority>:
{
 8004f10:	b480      	push	{r7}
 8004f12:	b089      	sub	sp, #36	; 0x24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f003 0307 	and.w	r3, r3, #7
 8004f22:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	f1c3 0307 	rsb	r3, r3, #7
 8004f2a:	2b04      	cmp	r3, #4
 8004f2c:	bf28      	it	cs
 8004f2e:	2304      	movcs	r3, #4
 8004f30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	3304      	adds	r3, #4
 8004f36:	2b06      	cmp	r3, #6
 8004f38:	d902      	bls.n	8004f40 <NVIC_EncodePriority+0x30>
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	3b03      	subs	r3, #3
 8004f3e:	e000      	b.n	8004f42 <NVIC_EncodePriority+0x32>
 8004f40:	2300      	movs	r3, #0
 8004f42:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4e:	43da      	mvns	r2, r3
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	401a      	ands	r2, r3
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004f62:	43d9      	mvns	r1, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f68:	4313      	orrs	r3, r2
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3724      	adds	r7, #36	; 0x24
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bc80      	pop	{r7}
 8004f72:	4770      	bx	lr

08004f74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b082      	sub	sp, #8
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f7ff ff2b 	bl	8004dd8 <__NVIC_SetPriorityGrouping>
}
 8004f82:	bf00      	nop
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b086      	sub	sp, #24
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	4603      	mov	r3, r0
 8004f92:	60b9      	str	r1, [r7, #8]
 8004f94:	607a      	str	r2, [r7, #4]
 8004f96:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004f98:	f7ff ff42 	bl	8004e20 <__NVIC_GetPriorityGrouping>
 8004f9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	68b9      	ldr	r1, [r7, #8]
 8004fa2:	6978      	ldr	r0, [r7, #20]
 8004fa4:	f7ff ffb4 	bl	8004f10 <NVIC_EncodePriority>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fae:	4611      	mov	r1, r2
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7ff ff83 	bl	8004ebc <__NVIC_SetPriority>
}
 8004fb6:	bf00      	nop
 8004fb8:	3718      	adds	r7, #24
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b082      	sub	sp, #8
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f7ff ff35 	bl	8004e3c <__NVIC_EnableIRQ>
}
 8004fd2:	bf00      	nop
 8004fd4:	3708      	adds	r7, #8
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b082      	sub	sp, #8
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7ff ff43 	bl	8004e74 <__NVIC_DisableIRQ>
}
 8004fee:	bf00      	nop
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
	...

08004ff8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e08e      	b.n	8005128 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	461a      	mov	r2, r3
 8005010:	4b47      	ldr	r3, [pc, #284]	; (8005130 <HAL_DMA_Init+0x138>)
 8005012:	429a      	cmp	r2, r3
 8005014:	d80f      	bhi.n	8005036 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	461a      	mov	r2, r3
 800501c:	4b45      	ldr	r3, [pc, #276]	; (8005134 <HAL_DMA_Init+0x13c>)
 800501e:	4413      	add	r3, r2
 8005020:	4a45      	ldr	r2, [pc, #276]	; (8005138 <HAL_DMA_Init+0x140>)
 8005022:	fba2 2303 	umull	r2, r3, r2, r3
 8005026:	091b      	lsrs	r3, r3, #4
 8005028:	009a      	lsls	r2, r3, #2
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a42      	ldr	r2, [pc, #264]	; (800513c <HAL_DMA_Init+0x144>)
 8005032:	641a      	str	r2, [r3, #64]	; 0x40
 8005034:	e00e      	b.n	8005054 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	461a      	mov	r2, r3
 800503c:	4b40      	ldr	r3, [pc, #256]	; (8005140 <HAL_DMA_Init+0x148>)
 800503e:	4413      	add	r3, r2
 8005040:	4a3d      	ldr	r2, [pc, #244]	; (8005138 <HAL_DMA_Init+0x140>)
 8005042:	fba2 2303 	umull	r2, r3, r2, r3
 8005046:	091b      	lsrs	r3, r3, #4
 8005048:	009a      	lsls	r2, r3, #2
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a3c      	ldr	r2, [pc, #240]	; (8005144 <HAL_DMA_Init+0x14c>)
 8005052:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	6812      	ldr	r2, [r2, #0]
 8005066:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800506a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800506e:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	6819      	ldr	r1, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	689a      	ldr	r2, [r3, #8]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	431a      	orrs	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	431a      	orrs	r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	431a      	orrs	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	699b      	ldr	r3, [r3, #24]
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	69db      	ldr	r3, [r3, #28]
 8005096:	431a      	orrs	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	431a      	orrs	r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	430a      	orrs	r2, r1
 80050a4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 fb24 	bl	80056f4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050b4:	d102      	bne.n	80050bc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685a      	ldr	r2, [r3, #4]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80050c8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80050d2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d010      	beq.n	80050fe <HAL_DMA_Init+0x106>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	2b04      	cmp	r3, #4
 80050e2:	d80c      	bhi.n	80050fe <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 fb4d 	bl	8005784 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ee:	2200      	movs	r2, #0
 80050f0:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80050fa:	605a      	str	r2, [r3, #4]
 80050fc:	e008      	b.n	8005110 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3708      	adds	r7, #8
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}
 8005130:	40020407 	.word	0x40020407
 8005134:	bffdfff8 	.word	0xbffdfff8
 8005138:	cccccccd 	.word	0xcccccccd
 800513c:	40020000 	.word	0x40020000
 8005140:	bffdfbf8 	.word	0xbffdfbf8
 8005144:	40020400 	.word	0x40020400

08005148 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d101      	bne.n	800515a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e07b      	b.n	8005252 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f022 0201 	bic.w	r2, r2, #1
 8005168:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	461a      	mov	r2, r3
 8005170:	4b3a      	ldr	r3, [pc, #232]	; (800525c <HAL_DMA_DeInit+0x114>)
 8005172:	429a      	cmp	r2, r3
 8005174:	d80f      	bhi.n	8005196 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	461a      	mov	r2, r3
 800517c:	4b38      	ldr	r3, [pc, #224]	; (8005260 <HAL_DMA_DeInit+0x118>)
 800517e:	4413      	add	r3, r2
 8005180:	4a38      	ldr	r2, [pc, #224]	; (8005264 <HAL_DMA_DeInit+0x11c>)
 8005182:	fba2 2303 	umull	r2, r3, r2, r3
 8005186:	091b      	lsrs	r3, r3, #4
 8005188:	009a      	lsls	r2, r3, #2
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a35      	ldr	r2, [pc, #212]	; (8005268 <HAL_DMA_DeInit+0x120>)
 8005192:	641a      	str	r2, [r3, #64]	; 0x40
 8005194:	e00e      	b.n	80051b4 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	4b33      	ldr	r3, [pc, #204]	; (800526c <HAL_DMA_DeInit+0x124>)
 800519e:	4413      	add	r3, r2
 80051a0:	4a30      	ldr	r2, [pc, #192]	; (8005264 <HAL_DMA_DeInit+0x11c>)
 80051a2:	fba2 2303 	umull	r2, r3, r2, r3
 80051a6:	091b      	lsrs	r3, r3, #4
 80051a8:	009a      	lsls	r2, r3, #2
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a2f      	ldr	r2, [pc, #188]	; (8005270 <HAL_DMA_DeInit+0x128>)
 80051b2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c0:	f003 021c 	and.w	r2, r3, #28
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c8:	2101      	movs	r1, #1
 80051ca:	fa01 f202 	lsl.w	r2, r1, r2
 80051ce:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f000 fa8f 	bl	80056f4 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051da:	2200      	movs	r2, #0
 80051dc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80051e6:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d00f      	beq.n	8005210 <HAL_DMA_DeInit+0xc8>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	2b04      	cmp	r3, #4
 80051f6:	d80b      	bhi.n	8005210 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 fac3 	bl	8005784 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005202:	2200      	movs	r2, #0
 8005204:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800520e:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	40020407 	.word	0x40020407
 8005260:	bffdfff8 	.word	0xbffdfff8
 8005264:	cccccccd 	.word	0xcccccccd
 8005268:	40020000 	.word	0x40020000
 800526c:	bffdfbf8 	.word	0xbffdfbf8
 8005270:	40020400 	.word	0x40020400

08005274 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
 8005280:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005282:	2300      	movs	r3, #0
 8005284:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800528c:	2b01      	cmp	r3, #1
 800528e:	d101      	bne.n	8005294 <HAL_DMA_Start_IT+0x20>
 8005290:	2302      	movs	r3, #2
 8005292:	e069      	b.n	8005368 <HAL_DMA_Start_IT+0xf4>
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d155      	bne.n	8005354 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2200      	movs	r2, #0
 80052b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f022 0201 	bic.w	r2, r2, #1
 80052c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	68b9      	ldr	r1, [r7, #8]
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f000 f9d3 	bl	8005678 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d008      	beq.n	80052ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f042 020e 	orr.w	r2, r2, #14
 80052e8:	601a      	str	r2, [r3, #0]
 80052ea:	e00f      	b.n	800530c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f022 0204 	bic.w	r2, r2, #4
 80052fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f042 020a 	orr.w	r2, r2, #10
 800530a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d007      	beq.n	800532a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005324:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005328:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800532e:	2b00      	cmp	r3, #0
 8005330:	d007      	beq.n	8005342 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005340:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f042 0201 	orr.w	r2, r2, #1
 8005350:	601a      	str	r2, [r3, #0]
 8005352:	e008      	b.n	8005366 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2280      	movs	r2, #128	; 0x80
 8005358:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005366:	7dfb      	ldrb	r3, [r7, #23]
}
 8005368:	4618      	mov	r0, r3
 800536a:	3718      	adds	r7, #24
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e04f      	b.n	8005422 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b02      	cmp	r3, #2
 800538c:	d008      	beq.n	80053a0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2204      	movs	r2, #4
 8005392:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e040      	b.n	8005422 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f022 020e 	bic.w	r2, r2, #14
 80053ae:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053be:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f022 0201 	bic.w	r2, r2, #1
 80053ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d4:	f003 021c 	and.w	r2, r3, #28
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053dc:	2101      	movs	r1, #1
 80053de:	fa01 f202 	lsl.w	r2, r1, r2
 80053e2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80053ec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00c      	beq.n	8005410 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005400:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005404:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800540e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	bc80      	pop	{r7}
 800542a:	4770      	bx	lr

0800542c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005434:	2300      	movs	r3, #0
 8005436:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800543e:	b2db      	uxtb	r3, r3
 8005440:	2b02      	cmp	r3, #2
 8005442:	d005      	beq.n	8005450 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2204      	movs	r2, #4
 8005448:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	73fb      	strb	r3, [r7, #15]
 800544e:	e047      	b.n	80054e0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f022 020e 	bic.w	r2, r2, #14
 800545e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f022 0201 	bic.w	r2, r2, #1
 800546e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800547a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800547e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005484:	f003 021c 	and.w	r2, r3, #28
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548c:	2101      	movs	r1, #1
 800548e:	fa01 f202 	lsl.w	r2, r1, r2
 8005492:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800549c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00c      	beq.n	80054c0 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80054b4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80054be:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d003      	beq.n	80054e0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	4798      	blx	r3
    }
  }
  return status;
 80054e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
	...

080054ec <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005508:	f003 031c 	and.w	r3, r3, #28
 800550c:	2204      	movs	r2, #4
 800550e:	409a      	lsls	r2, r3
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	4013      	ands	r3, r2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d027      	beq.n	8005568 <HAL_DMA_IRQHandler+0x7c>
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	f003 0304 	and.w	r3, r3, #4
 800551e:	2b00      	cmp	r3, #0
 8005520:	d022      	beq.n	8005568 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0320 	and.w	r3, r3, #32
 800552c:	2b00      	cmp	r3, #0
 800552e:	d107      	bne.n	8005540 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f022 0204 	bic.w	r2, r2, #4
 800553e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005544:	f003 021c 	and.w	r2, r3, #28
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800554c:	2104      	movs	r1, #4
 800554e:	fa01 f202 	lsl.w	r2, r1, r2
 8005552:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005558:	2b00      	cmp	r3, #0
 800555a:	f000 8081 	beq.w	8005660 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005566:	e07b      	b.n	8005660 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800556c:	f003 031c 	and.w	r3, r3, #28
 8005570:	2202      	movs	r2, #2
 8005572:	409a      	lsls	r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	4013      	ands	r3, r2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d03d      	beq.n	80055f8 <HAL_DMA_IRQHandler+0x10c>
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	f003 0302 	and.w	r3, r3, #2
 8005582:	2b00      	cmp	r3, #0
 8005584:	d038      	beq.n	80055f8 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0320 	and.w	r3, r3, #32
 8005590:	2b00      	cmp	r3, #0
 8005592:	d10b      	bne.n	80055ac <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 020a 	bic.w	r2, r2, #10
 80055a2:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	461a      	mov	r2, r3
 80055b2:	4b2e      	ldr	r3, [pc, #184]	; (800566c <HAL_DMA_IRQHandler+0x180>)
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d909      	bls.n	80055cc <HAL_DMA_IRQHandler+0xe0>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055bc:	f003 031c 	and.w	r3, r3, #28
 80055c0:	4a2b      	ldr	r2, [pc, #172]	; (8005670 <HAL_DMA_IRQHandler+0x184>)
 80055c2:	2102      	movs	r1, #2
 80055c4:	fa01 f303 	lsl.w	r3, r1, r3
 80055c8:	6053      	str	r3, [r2, #4]
 80055ca:	e008      	b.n	80055de <HAL_DMA_IRQHandler+0xf2>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055d0:	f003 031c 	and.w	r3, r3, #28
 80055d4:	4a27      	ldr	r2, [pc, #156]	; (8005674 <HAL_DMA_IRQHandler+0x188>)
 80055d6:	2102      	movs	r1, #2
 80055d8:	fa01 f303 	lsl.w	r3, r1, r3
 80055dc:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d038      	beq.n	8005660 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80055f6:	e033      	b.n	8005660 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055fc:	f003 031c 	and.w	r3, r3, #28
 8005600:	2208      	movs	r2, #8
 8005602:	409a      	lsls	r2, r3
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	4013      	ands	r3, r2
 8005608:	2b00      	cmp	r3, #0
 800560a:	d02a      	beq.n	8005662 <HAL_DMA_IRQHandler+0x176>
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f003 0308 	and.w	r3, r3, #8
 8005612:	2b00      	cmp	r3, #0
 8005614:	d025      	beq.n	8005662 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f022 020e 	bic.w	r2, r2, #14
 8005624:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800562a:	f003 021c 	and.w	r2, r3, #28
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005632:	2101      	movs	r1, #1
 8005634:	fa01 f202 	lsl.w	r2, r1, r2
 8005638:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2201      	movs	r2, #1
 800563e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005654:	2b00      	cmp	r3, #0
 8005656:	d004      	beq.n	8005662 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005660:	bf00      	nop
 8005662:	bf00      	nop
}
 8005664:	3710      	adds	r7, #16
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	40020080 	.word	0x40020080
 8005670:	40020400 	.word	0x40020400
 8005674:	40020000 	.word	0x40020000

08005678 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
 8005684:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800568e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005694:	2b00      	cmp	r3, #0
 8005696:	d004      	beq.n	80056a2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80056a0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056a6:	f003 021c 	and.w	r2, r3, #28
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ae:	2101      	movs	r1, #1
 80056b0:	fa01 f202 	lsl.w	r2, r1, r2
 80056b4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	2b10      	cmp	r3, #16
 80056c4:	d108      	bne.n	80056d8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68ba      	ldr	r2, [r7, #8]
 80056d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80056d6:	e007      	b.n	80056e8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	60da      	str	r2, [r3, #12]
}
 80056e8:	bf00      	nop
 80056ea:	3714      	adds	r7, #20
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bc80      	pop	{r7}
 80056f0:	4770      	bx	lr
	...

080056f4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	461a      	mov	r2, r3
 8005702:	4b1c      	ldr	r3, [pc, #112]	; (8005774 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8005704:	429a      	cmp	r2, r3
 8005706:	d813      	bhi.n	8005730 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800570c:	089b      	lsrs	r3, r3, #2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005714:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8005718:	687a      	ldr	r2, [r7, #4]
 800571a:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	b2db      	uxtb	r3, r3
 8005722:	3b08      	subs	r3, #8
 8005724:	4a14      	ldr	r2, [pc, #80]	; (8005778 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8005726:	fba2 2303 	umull	r2, r3, r2, r3
 800572a:	091b      	lsrs	r3, r3, #4
 800572c:	60fb      	str	r3, [r7, #12]
 800572e:	e011      	b.n	8005754 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005734:	089b      	lsrs	r3, r3, #2
 8005736:	009a      	lsls	r2, r3, #2
 8005738:	4b10      	ldr	r3, [pc, #64]	; (800577c <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800573a:	4413      	add	r3, r2
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	b2db      	uxtb	r3, r3
 8005746:	3b08      	subs	r3, #8
 8005748:	4a0b      	ldr	r2, [pc, #44]	; (8005778 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800574a:	fba2 2303 	umull	r2, r3, r2, r3
 800574e:	091b      	lsrs	r3, r3, #4
 8005750:	3307      	adds	r3, #7
 8005752:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a0a      	ldr	r2, [pc, #40]	; (8005780 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8005758:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f003 031f 	and.w	r3, r3, #31
 8005760:	2201      	movs	r2, #1
 8005762:	409a      	lsls	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005768:	bf00      	nop
 800576a:	3714      	adds	r7, #20
 800576c:	46bd      	mov	sp, r7
 800576e:	bc80      	pop	{r7}
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	40020407 	.word	0x40020407
 8005778:	cccccccd 	.word	0xcccccccd
 800577c:	4002081c 	.word	0x4002081c
 8005780:	40020880 	.word	0x40020880

08005784 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005794:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	4b0a      	ldr	r3, [pc, #40]	; (80057c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800579a:	4413      	add	r3, r2
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	461a      	mov	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a08      	ldr	r2, [pc, #32]	; (80057c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80057a8:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	3b01      	subs	r3, #1
 80057ae:	f003 0303 	and.w	r3, r3, #3
 80057b2:	2201      	movs	r2, #1
 80057b4:	409a      	lsls	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80057ba:	bf00      	nop
 80057bc:	3714      	adds	r7, #20
 80057be:	46bd      	mov	sp, r7
 80057c0:	bc80      	pop	{r7}
 80057c2:	4770      	bx	lr
 80057c4:	1000823f 	.word	0x1000823f
 80057c8:	40020940 	.word	0x40020940

080057cc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b087      	sub	sp, #28
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80057d6:	2300      	movs	r3, #0
 80057d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80057da:	e140      	b.n	8005a5e <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	2101      	movs	r1, #1
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	fa01 f303 	lsl.w	r3, r1, r3
 80057e8:	4013      	ands	r3, r2
 80057ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f000 8132 	beq.w	8005a58 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d00b      	beq.n	8005814 <HAL_GPIO_Init+0x48>
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	2b02      	cmp	r3, #2
 8005802:	d007      	beq.n	8005814 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005808:	2b11      	cmp	r3, #17
 800580a:	d003      	beq.n	8005814 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	2b12      	cmp	r3, #18
 8005812:	d130      	bne.n	8005876 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	005b      	lsls	r3, r3, #1
 800581e:	2203      	movs	r2, #3
 8005820:	fa02 f303 	lsl.w	r3, r2, r3
 8005824:	43db      	mvns	r3, r3
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	4013      	ands	r3, r2
 800582a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	68da      	ldr	r2, [r3, #12]
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	005b      	lsls	r3, r3, #1
 8005834:	fa02 f303 	lsl.w	r3, r2, r3
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	4313      	orrs	r3, r2
 800583c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	693a      	ldr	r2, [r7, #16]
 8005842:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800584a:	2201      	movs	r2, #1
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	fa02 f303 	lsl.w	r3, r2, r3
 8005852:	43db      	mvns	r3, r3
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	4013      	ands	r3, r2
 8005858:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	091b      	lsrs	r3, r3, #4
 8005860:	f003 0201 	and.w	r2, r3, #1
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	fa02 f303 	lsl.w	r3, r2, r3
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	4313      	orrs	r3, r2
 800586e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	2203      	movs	r2, #3
 8005882:	fa02 f303 	lsl.w	r3, r2, r3
 8005886:	43db      	mvns	r3, r3
 8005888:	693a      	ldr	r2, [r7, #16]
 800588a:	4013      	ands	r3, r2
 800588c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	689a      	ldr	r2, [r3, #8]
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	005b      	lsls	r3, r3, #1
 8005896:	fa02 f303 	lsl.w	r3, r2, r3
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	4313      	orrs	r3, r2
 800589e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	2b02      	cmp	r3, #2
 80058ac:	d003      	beq.n	80058b6 <HAL_GPIO_Init+0xea>
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2b12      	cmp	r3, #18
 80058b4:	d123      	bne.n	80058fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	08da      	lsrs	r2, r3, #3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	3208      	adds	r2, #8
 80058be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	f003 0307 	and.w	r3, r3, #7
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	220f      	movs	r2, #15
 80058ce:	fa02 f303 	lsl.w	r3, r2, r3
 80058d2:	43db      	mvns	r3, r3
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	4013      	ands	r3, r2
 80058d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	691a      	ldr	r2, [r3, #16]
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	f003 0307 	and.w	r3, r3, #7
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	fa02 f303 	lsl.w	r3, r2, r3
 80058ea:	693a      	ldr	r2, [r7, #16]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	08da      	lsrs	r2, r3, #3
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	3208      	adds	r2, #8
 80058f8:	6939      	ldr	r1, [r7, #16]
 80058fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	2203      	movs	r2, #3
 800590a:	fa02 f303 	lsl.w	r3, r2, r3
 800590e:	43db      	mvns	r3, r3
 8005910:	693a      	ldr	r2, [r7, #16]
 8005912:	4013      	ands	r3, r2
 8005914:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f003 0203 	and.w	r2, r3, #3
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	005b      	lsls	r3, r3, #1
 8005922:	fa02 f303 	lsl.w	r3, r2, r3
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	4313      	orrs	r3, r2
 800592a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	693a      	ldr	r2, [r7, #16]
 8005930:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800593a:	2b00      	cmp	r3, #0
 800593c:	f000 808c 	beq.w	8005a58 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005940:	4a4e      	ldr	r2, [pc, #312]	; (8005a7c <HAL_GPIO_Init+0x2b0>)
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	089b      	lsrs	r3, r3, #2
 8005946:	3302      	adds	r3, #2
 8005948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800594c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f003 0303 	and.w	r3, r3, #3
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	2207      	movs	r2, #7
 8005958:	fa02 f303 	lsl.w	r3, r2, r3
 800595c:	43db      	mvns	r3, r3
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	4013      	ands	r3, r2
 8005962:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800596a:	d00d      	beq.n	8005988 <HAL_GPIO_Init+0x1bc>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a44      	ldr	r2, [pc, #272]	; (8005a80 <HAL_GPIO_Init+0x2b4>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d007      	beq.n	8005984 <HAL_GPIO_Init+0x1b8>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a43      	ldr	r2, [pc, #268]	; (8005a84 <HAL_GPIO_Init+0x2b8>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d101      	bne.n	8005980 <HAL_GPIO_Init+0x1b4>
 800597c:	2302      	movs	r3, #2
 800597e:	e004      	b.n	800598a <HAL_GPIO_Init+0x1be>
 8005980:	2307      	movs	r3, #7
 8005982:	e002      	b.n	800598a <HAL_GPIO_Init+0x1be>
 8005984:	2301      	movs	r3, #1
 8005986:	e000      	b.n	800598a <HAL_GPIO_Init+0x1be>
 8005988:	2300      	movs	r3, #0
 800598a:	697a      	ldr	r2, [r7, #20]
 800598c:	f002 0203 	and.w	r2, r2, #3
 8005990:	0092      	lsls	r2, r2, #2
 8005992:	4093      	lsls	r3, r2
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	4313      	orrs	r3, r2
 8005998:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800599a:	4938      	ldr	r1, [pc, #224]	; (8005a7c <HAL_GPIO_Init+0x2b0>)
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	089b      	lsrs	r3, r3, #2
 80059a0:	3302      	adds	r3, #2
 80059a2:	693a      	ldr	r2, [r7, #16]
 80059a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80059a8:	4b37      	ldr	r3, [pc, #220]	; (8005a88 <HAL_GPIO_Init+0x2bc>)
 80059aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059ae:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	43db      	mvns	r3, r3
 80059b4:	693a      	ldr	r2, [r7, #16]
 80059b6:	4013      	ands	r3, r2
 80059b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d003      	beq.n	80059ce <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 80059c6:	693a      	ldr	r2, [r7, #16]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80059ce:	4a2e      	ldr	r2, [pc, #184]	; (8005a88 <HAL_GPIO_Init+0x2bc>)
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80059d6:	4b2c      	ldr	r3, [pc, #176]	; (8005a88 <HAL_GPIO_Init+0x2bc>)
 80059d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059dc:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	43db      	mvns	r3, r3
 80059e2:	693a      	ldr	r2, [r7, #16]
 80059e4:	4013      	ands	r3, r2
 80059e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d003      	beq.n	80059fc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80059f4:	693a      	ldr	r2, [r7, #16]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80059fc:	4a22      	ldr	r2, [pc, #136]	; (8005a88 <HAL_GPIO_Init+0x2bc>)
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a04:	4b20      	ldr	r3, [pc, #128]	; (8005a88 <HAL_GPIO_Init+0x2bc>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	43db      	mvns	r3, r3
 8005a0e:	693a      	ldr	r2, [r7, #16]
 8005a10:	4013      	ands	r3, r2
 8005a12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d003      	beq.n	8005a28 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a28:	4a17      	ldr	r2, [pc, #92]	; (8005a88 <HAL_GPIO_Init+0x2bc>)
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005a2e:	4b16      	ldr	r3, [pc, #88]	; (8005a88 <HAL_GPIO_Init+0x2bc>)
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	43db      	mvns	r3, r3
 8005a38:	693a      	ldr	r2, [r7, #16]
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d003      	beq.n	8005a52 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005a52:	4a0d      	ldr	r2, [pc, #52]	; (8005a88 <HAL_GPIO_Init+0x2bc>)
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	fa22 f303 	lsr.w	r3, r2, r3
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	f47f aeb7 	bne.w	80057dc <HAL_GPIO_Init+0x10>
  }
}
 8005a6e:	bf00      	nop
 8005a70:	bf00      	nop
 8005a72:	371c      	adds	r7, #28
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bc80      	pop	{r7}
 8005a78:	4770      	bx	lr
 8005a7a:	bf00      	nop
 8005a7c:	40010000 	.word	0x40010000
 8005a80:	48000400 	.word	0x48000400
 8005a84:	48000800 	.word	0x48000800
 8005a88:	58000800 	.word	0x58000800

08005a8c <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b087      	sub	sp, #28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005a96:	2300      	movs	r3, #0
 8005a98:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005a9a:	e0af      	b.n	8005bfc <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa4:	683a      	ldr	r2, [r7, #0]
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f000 80a2 	beq.w	8005bf6 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005ab2:	4a59      	ldr	r2, [pc, #356]	; (8005c18 <HAL_GPIO_DeInit+0x18c>)
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	089b      	lsrs	r3, r3, #2
 8005ab8:	3302      	adds	r3, #2
 8005aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005abe:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f003 0303 	and.w	r3, r3, #3
 8005ac6:	009b      	lsls	r3, r3, #2
 8005ac8:	2207      	movs	r2, #7
 8005aca:	fa02 f303 	lsl.w	r3, r2, r3
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005ada:	d00d      	beq.n	8005af8 <HAL_GPIO_DeInit+0x6c>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a4f      	ldr	r2, [pc, #316]	; (8005c1c <HAL_GPIO_DeInit+0x190>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d007      	beq.n	8005af4 <HAL_GPIO_DeInit+0x68>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a4e      	ldr	r2, [pc, #312]	; (8005c20 <HAL_GPIO_DeInit+0x194>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d101      	bne.n	8005af0 <HAL_GPIO_DeInit+0x64>
 8005aec:	2302      	movs	r3, #2
 8005aee:	e004      	b.n	8005afa <HAL_GPIO_DeInit+0x6e>
 8005af0:	2307      	movs	r3, #7
 8005af2:	e002      	b.n	8005afa <HAL_GPIO_DeInit+0x6e>
 8005af4:	2301      	movs	r3, #1
 8005af6:	e000      	b.n	8005afa <HAL_GPIO_DeInit+0x6e>
 8005af8:	2300      	movs	r3, #0
 8005afa:	697a      	ldr	r2, [r7, #20]
 8005afc:	f002 0203 	and.w	r2, r2, #3
 8005b00:	0092      	lsls	r2, r2, #2
 8005b02:	4093      	lsls	r3, r2
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d136      	bne.n	8005b78 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8005b0a:	4b46      	ldr	r3, [pc, #280]	; (8005c24 <HAL_GPIO_DeInit+0x198>)
 8005b0c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	43db      	mvns	r3, r3
 8005b14:	4943      	ldr	r1, [pc, #268]	; (8005c24 <HAL_GPIO_DeInit+0x198>)
 8005b16:	4013      	ands	r3, r2
 8005b18:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005b1c:	4b41      	ldr	r3, [pc, #260]	; (8005c24 <HAL_GPIO_DeInit+0x198>)
 8005b1e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	43db      	mvns	r3, r3
 8005b26:	493f      	ldr	r1, [pc, #252]	; (8005c24 <HAL_GPIO_DeInit+0x198>)
 8005b28:	4013      	ands	r3, r2
 8005b2a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005b2e:	4b3d      	ldr	r3, [pc, #244]	; (8005c24 <HAL_GPIO_DeInit+0x198>)
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	43db      	mvns	r3, r3
 8005b36:	493b      	ldr	r1, [pc, #236]	; (8005c24 <HAL_GPIO_DeInit+0x198>)
 8005b38:	4013      	ands	r3, r2
 8005b3a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005b3c:	4b39      	ldr	r3, [pc, #228]	; (8005c24 <HAL_GPIO_DeInit+0x198>)
 8005b3e:	685a      	ldr	r2, [r3, #4]
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	43db      	mvns	r3, r3
 8005b44:	4937      	ldr	r1, [pc, #220]	; (8005c24 <HAL_GPIO_DeInit+0x198>)
 8005b46:	4013      	ands	r3, r2
 8005b48:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f003 0303 	and.w	r3, r3, #3
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	2207      	movs	r2, #7
 8005b54:	fa02 f303 	lsl.w	r3, r2, r3
 8005b58:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005b5a:	4a2f      	ldr	r2, [pc, #188]	; (8005c18 <HAL_GPIO_DeInit+0x18c>)
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	089b      	lsrs	r3, r3, #2
 8005b60:	3302      	adds	r3, #2
 8005b62:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	43da      	mvns	r2, r3
 8005b6a:	482b      	ldr	r0, [pc, #172]	; (8005c18 <HAL_GPIO_DeInit+0x18c>)
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	089b      	lsrs	r3, r3, #2
 8005b70:	400a      	ands	r2, r1
 8005b72:	3302      	adds	r3, #2
 8005b74:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	005b      	lsls	r3, r3, #1
 8005b80:	2103      	movs	r1, #3
 8005b82:	fa01 f303 	lsl.w	r3, r1, r3
 8005b86:	431a      	orrs	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	08da      	lsrs	r2, r3, #3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	3208      	adds	r2, #8
 8005b94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	f003 0307 	and.w	r3, r3, #7
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	220f      	movs	r2, #15
 8005ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba6:	43db      	mvns	r3, r3
 8005ba8:	697a      	ldr	r2, [r7, #20]
 8005baa:	08d2      	lsrs	r2, r2, #3
 8005bac:	4019      	ands	r1, r3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	3208      	adds	r2, #8
 8005bb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	689a      	ldr	r2, [r3, #8]
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	005b      	lsls	r3, r3, #1
 8005bbe:	2103      	movs	r1, #3
 8005bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8005bc4:	43db      	mvns	r3, r3
 8005bc6:	401a      	ands	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	2101      	movs	r1, #1
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005bd8:	43db      	mvns	r3, r3
 8005bda:	401a      	ands	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	68da      	ldr	r2, [r3, #12]
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	005b      	lsls	r3, r3, #1
 8005be8:	2103      	movs	r1, #3
 8005bea:	fa01 f303 	lsl.w	r3, r1, r3
 8005bee:	43db      	mvns	r3, r3
 8005bf0:	401a      	ands	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005bfc:	683a      	ldr	r2, [r7, #0]
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	fa22 f303 	lsr.w	r3, r2, r3
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f47f af49 	bne.w	8005a9c <HAL_GPIO_DeInit+0x10>
  }
}
 8005c0a:	bf00      	nop
 8005c0c:	bf00      	nop
 8005c0e:	371c      	adds	r7, #28
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bc80      	pop	{r7}
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	40010000 	.word	0x40010000
 8005c1c:	48000400 	.word	0x48000400
 8005c20:	48000800 	.word	0x48000800
 8005c24:	58000800 	.word	0x58000800

08005c28 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	460b      	mov	r3, r1
 8005c32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	691a      	ldr	r2, [r3, #16]
 8005c38:	887b      	ldrh	r3, [r7, #2]
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d002      	beq.n	8005c46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005c40:	2301      	movs	r3, #1
 8005c42:	73fb      	strb	r3, [r7, #15]
 8005c44:	e001      	b.n	8005c4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005c46:	2300      	movs	r3, #0
 8005c48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3714      	adds	r7, #20
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bc80      	pop	{r7}
 8005c54:	4770      	bx	lr

08005c56 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c56:	b480      	push	{r7}
 8005c58:	b083      	sub	sp, #12
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
 8005c5e:	460b      	mov	r3, r1
 8005c60:	807b      	strh	r3, [r7, #2]
 8005c62:	4613      	mov	r3, r2
 8005c64:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005c66:	787b      	ldrb	r3, [r7, #1]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d003      	beq.n	8005c74 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005c6c:	887a      	ldrh	r2, [r7, #2]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005c72:	e002      	b.n	8005c7a <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005c74:	887a      	ldrh	r2, [r7, #2]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005c7a:	bf00      	nop
 8005c7c:	370c      	adds	r7, #12
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bc80      	pop	{r7}
 8005c82:	4770      	bx	lr

08005c84 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c88:	4b04      	ldr	r3, [pc, #16]	; (8005c9c <HAL_PWR_EnableBkUpAccess+0x18>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a03      	ldr	r2, [pc, #12]	; (8005c9c <HAL_PWR_EnableBkUpAccess+0x18>)
 8005c8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c92:	6013      	str	r3, [r2, #0]
}
 8005c94:	bf00      	nop
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bc80      	pop	{r7}
 8005c9a:	4770      	bx	lr
 8005c9c:	58000400 	.word	0x58000400

08005ca0 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	460b      	mov	r3, r1
 8005caa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d10c      	bne.n	8005ccc <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005cb2:	4b13      	ldr	r3, [pc, #76]	; (8005d00 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005cb4:	695b      	ldr	r3, [r3, #20]
 8005cb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cbe:	d10d      	bne.n	8005cdc <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005cc0:	f000 f83c 	bl	8005d3c <HAL_PWREx_DisableLowPowerRunMode>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d008      	beq.n	8005cdc <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8005cca:	e015      	b.n	8005cf8 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005ccc:	4b0c      	ldr	r3, [pc, #48]	; (8005d00 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d101      	bne.n	8005cdc <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005cd8:	f000 f822 	bl	8005d20 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005cdc:	4b09      	ldr	r3, [pc, #36]	; (8005d04 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	4a08      	ldr	r2, [pc, #32]	; (8005d04 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005ce2:	f023 0304 	bic.w	r3, r3, #4
 8005ce6:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005ce8:	78fb      	ldrb	r3, [r7, #3]
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d101      	bne.n	8005cf2 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005cee:	bf30      	wfi
 8005cf0:	e002      	b.n	8005cf8 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005cf2:	bf40      	sev
    __WFE();
 8005cf4:	bf20      	wfe
    __WFE();
 8005cf6:	bf20      	wfe
  }
}
 8005cf8:	3708      	adds	r7, #8
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	58000400 	.word	0x58000400
 8005d04:	e000ed00 	.word	0xe000ed00

08005d08 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005d0c:	4b03      	ldr	r3, [pc, #12]	; (8005d1c <HAL_PWREx_GetVoltageRange+0x14>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bc80      	pop	{r7}
 8005d1a:	4770      	bx	lr
 8005d1c:	58000400 	.word	0x58000400

08005d20 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005d20:	b480      	push	{r7}
 8005d22:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005d24:	4b04      	ldr	r3, [pc, #16]	; (8005d38 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a03      	ldr	r2, [pc, #12]	; (8005d38 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005d2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d2e:	6013      	str	r3, [r2, #0]
}
 8005d30:	bf00      	nop
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bc80      	pop	{r7}
 8005d36:	4770      	bx	lr
 8005d38:	58000400 	.word	0x58000400

08005d3c <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005d42:	4b16      	ldr	r3, [pc, #88]	; (8005d9c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a15      	ldr	r2, [pc, #84]	; (8005d9c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d48:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d4c:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005d4e:	4b14      	ldr	r3, [pc, #80]	; (8005da0 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2232      	movs	r2, #50	; 0x32
 8005d54:	fb02 f303 	mul.w	r3, r2, r3
 8005d58:	4a12      	ldr	r2, [pc, #72]	; (8005da4 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8005d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5e:	0c9b      	lsrs	r3, r3, #18
 8005d60:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005d62:	e002      	b.n	8005d6a <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	3b01      	subs	r3, #1
 8005d68:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005d6a:	4b0c      	ldr	r3, [pc, #48]	; (8005d9c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d76:	d102      	bne.n	8005d7e <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1f2      	bne.n	8005d64 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005d7e:	4b07      	ldr	r3, [pc, #28]	; (8005d9c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d8a:	d101      	bne.n	8005d90 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e000      	b.n	8005d92 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	370c      	adds	r7, #12
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bc80      	pop	{r7}
 8005d9a:	4770      	bx	lr
 8005d9c:	58000400 	.word	0x58000400
 8005da0:	20000000 	.word	0x20000000
 8005da4:	431bde83 	.word	0x431bde83

08005da8 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	4603      	mov	r3, r0
 8005db0:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005db2:	4b10      	ldr	r3, [pc, #64]	; (8005df4 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f023 0307 	bic.w	r3, r3, #7
 8005dba:	4a0e      	ldr	r2, [pc, #56]	; (8005df4 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005dbc:	f043 0302 	orr.w	r3, r3, #2
 8005dc0:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005dc2:	4b0d      	ldr	r3, [pc, #52]	; (8005df8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	4a0c      	ldr	r2, [pc, #48]	; (8005df8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005dc8:	f043 0304 	orr.w	r3, r3, #4
 8005dcc:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005dce:	79fb      	ldrb	r3, [r7, #7]
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d101      	bne.n	8005dd8 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005dd4:	bf30      	wfi
 8005dd6:	e002      	b.n	8005dde <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005dd8:	bf40      	sev
    __WFE();
 8005dda:	bf20      	wfe
    __WFE();
 8005ddc:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005dde:	4b06      	ldr	r3, [pc, #24]	; (8005df8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005de0:	691b      	ldr	r3, [r3, #16]
 8005de2:	4a05      	ldr	r2, [pc, #20]	; (8005df8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005de4:	f023 0304 	bic.w	r3, r3, #4
 8005de8:	6113      	str	r3, [r2, #16]
}
 8005dea:	bf00      	nop
 8005dec:	370c      	adds	r7, #12
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bc80      	pop	{r7}
 8005df2:	4770      	bx	lr
 8005df4:	58000400 	.word	0x58000400
 8005df8:	e000ed00 	.word	0xe000ed00

08005dfc <LL_PWR_IsEnabledBkUpAccess>:
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005e00:	4b06      	ldr	r3, [pc, #24]	; (8005e1c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e0c:	d101      	bne.n	8005e12 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e000      	b.n	8005e14 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005e12:	2300      	movs	r3, #0
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bc80      	pop	{r7}
 8005e1a:	4770      	bx	lr
 8005e1c:	58000400 	.word	0x58000400

08005e20 <LL_RCC_HSE_EnableTcxo>:
{
 8005e20:	b480      	push	{r7}
 8005e22:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005e24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e2e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005e32:	6013      	str	r3, [r2, #0]
}
 8005e34:	bf00      	nop
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bc80      	pop	{r7}
 8005e3a:	4770      	bx	lr

08005e3c <LL_RCC_HSE_DisableTcxo>:
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005e40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e4a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005e4e:	6013      	str	r3, [r2, #0]
}
 8005e50:	bf00      	nop
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bc80      	pop	{r7}
 8005e56:	4770      	bx	lr

08005e58 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005e58:	b480      	push	{r7}
 8005e5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e6a:	d101      	bne.n	8005e70 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e000      	b.n	8005e72 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bc80      	pop	{r7}
 8005e78:	4770      	bx	lr

08005e7a <LL_RCC_HSE_Enable>:
{
 8005e7a:	b480      	push	{r7}
 8005e7c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005e7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e8c:	6013      	str	r3, [r2, #0]
}
 8005e8e:	bf00      	nop
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bc80      	pop	{r7}
 8005e94:	4770      	bx	lr

08005e96 <LL_RCC_HSE_Disable>:
{
 8005e96:	b480      	push	{r7}
 8005e98:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005e9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ea4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ea8:	6013      	str	r3, [r2, #0]
}
 8005eaa:	bf00      	nop
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bc80      	pop	{r7}
 8005eb0:	4770      	bx	lr

08005eb2 <LL_RCC_HSE_IsReady>:
{
 8005eb2:	b480      	push	{r7}
 8005eb4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005eb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ec0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005ec4:	d101      	bne.n	8005eca <LL_RCC_HSE_IsReady+0x18>
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e000      	b.n	8005ecc <LL_RCC_HSE_IsReady+0x1a>
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bc80      	pop	{r7}
 8005ed2:	4770      	bx	lr

08005ed4 <LL_RCC_HSI_Enable>:
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005ed8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ee2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ee6:	6013      	str	r3, [r2, #0]
}
 8005ee8:	bf00      	nop
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr

08005ef0 <LL_RCC_HSI_Disable>:
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005ef4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005efe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f02:	6013      	str	r3, [r2, #0]
}
 8005f04:	bf00      	nop
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bc80      	pop	{r7}
 8005f0a:	4770      	bx	lr

08005f0c <LL_RCC_HSI_IsReady>:
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005f10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f1e:	d101      	bne.n	8005f24 <LL_RCC_HSI_IsReady+0x18>
 8005f20:	2301      	movs	r3, #1
 8005f22:	e000      	b.n	8005f26 <LL_RCC_HSI_IsReady+0x1a>
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bc80      	pop	{r7}
 8005f2c:	4770      	bx	lr

08005f2e <LL_RCC_HSI_SetCalibTrimming>:
{
 8005f2e:	b480      	push	{r7}
 8005f30:	b083      	sub	sp, #12
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005f36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	061b      	lsls	r3, r3, #24
 8005f44:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	604b      	str	r3, [r1, #4]
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bc80      	pop	{r7}
 8005f54:	4770      	bx	lr

08005f56 <LL_RCC_LSE_IsReady>:
{
 8005f56:	b480      	push	{r7}
 8005f58:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005f5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f62:	f003 0302 	and.w	r3, r3, #2
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d101      	bne.n	8005f6e <LL_RCC_LSE_IsReady+0x18>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e000      	b.n	8005f70 <LL_RCC_LSE_IsReady+0x1a>
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr

08005f78 <LL_RCC_LSI_Enable>:
{
 8005f78:	b480      	push	{r7}
 8005f7a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005f7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f84:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f88:	f043 0301 	orr.w	r3, r3, #1
 8005f8c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005f90:	bf00      	nop
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bc80      	pop	{r7}
 8005f96:	4770      	bx	lr

08005f98 <LL_RCC_LSI_Disable>:
{
 8005f98:	b480      	push	{r7}
 8005f9a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005f9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fa4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005fa8:	f023 0301 	bic.w	r3, r3, #1
 8005fac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005fb0:	bf00      	nop
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bc80      	pop	{r7}
 8005fb6:	4770      	bx	lr

08005fb8 <LL_RCC_LSI_IsReady>:
{
 8005fb8:	b480      	push	{r7}
 8005fba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005fbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fc4:	f003 0302 	and.w	r3, r3, #2
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d101      	bne.n	8005fd0 <LL_RCC_LSI_IsReady+0x18>
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e000      	b.n	8005fd2 <LL_RCC_LSI_IsReady+0x1a>
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bc80      	pop	{r7}
 8005fd8:	4770      	bx	lr

08005fda <LL_RCC_MSI_Enable>:
{
 8005fda:	b480      	push	{r7}
 8005fdc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005fde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005fe8:	f043 0301 	orr.w	r3, r3, #1
 8005fec:	6013      	str	r3, [r2, #0]
}
 8005fee:	bf00      	nop
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bc80      	pop	{r7}
 8005ff4:	4770      	bx	lr

08005ff6 <LL_RCC_MSI_Disable>:
{
 8005ff6:	b480      	push	{r7}
 8005ff8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005ffa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006004:	f023 0301 	bic.w	r3, r3, #1
 8006008:	6013      	str	r3, [r2, #0]
}
 800600a:	bf00      	nop
 800600c:	46bd      	mov	sp, r7
 800600e:	bc80      	pop	{r7}
 8006010:	4770      	bx	lr

08006012 <LL_RCC_MSI_IsReady>:
{
 8006012:	b480      	push	{r7}
 8006014:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006016:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0302 	and.w	r3, r3, #2
 8006020:	2b02      	cmp	r3, #2
 8006022:	d101      	bne.n	8006028 <LL_RCC_MSI_IsReady+0x16>
 8006024:	2301      	movs	r3, #1
 8006026:	e000      	b.n	800602a <LL_RCC_MSI_IsReady+0x18>
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	46bd      	mov	sp, r7
 800602e:	bc80      	pop	{r7}
 8006030:	4770      	bx	lr

08006032 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8006032:	b480      	push	{r7}
 8006034:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8006036:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0308 	and.w	r3, r3, #8
 8006040:	2b08      	cmp	r3, #8
 8006042:	d101      	bne.n	8006048 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8006044:	2301      	movs	r3, #1
 8006046:	e000      	b.n	800604a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	46bd      	mov	sp, r7
 800604e:	bc80      	pop	{r7}
 8006050:	4770      	bx	lr

08006052 <LL_RCC_MSI_GetRange>:
{
 8006052:	b480      	push	{r7}
 8006054:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8006056:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006060:	4618      	mov	r0, r3
 8006062:	46bd      	mov	sp, r7
 8006064:	bc80      	pop	{r7}
 8006066:	4770      	bx	lr

08006068 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8006068:	b480      	push	{r7}
 800606a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800606c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006070:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006074:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8006078:	4618      	mov	r0, r3
 800607a:	46bd      	mov	sp, r7
 800607c:	bc80      	pop	{r7}
 800607e:	4770      	bx	lr

08006080 <LL_RCC_MSI_SetCalibTrimming>:
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006088:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	021b      	lsls	r3, r3, #8
 8006096:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800609a:	4313      	orrs	r3, r2
 800609c:	604b      	str	r3, [r1, #4]
}
 800609e:	bf00      	nop
 80060a0:	370c      	adds	r7, #12
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bc80      	pop	{r7}
 80060a6:	4770      	bx	lr

080060a8 <LL_RCC_SetSysClkSource>:
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80060b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	f023 0203 	bic.w	r2, r3, #3
 80060ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	608b      	str	r3, [r1, #8]
}
 80060c4:	bf00      	nop
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bc80      	pop	{r7}
 80060cc:	4770      	bx	lr

080060ce <LL_RCC_GetSysClkSource>:
{
 80060ce:	b480      	push	{r7}
 80060d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80060d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f003 030c 	and.w	r3, r3, #12
}
 80060dc:	4618      	mov	r0, r3
 80060de:	46bd      	mov	sp, r7
 80060e0:	bc80      	pop	{r7}
 80060e2:	4770      	bx	lr

080060e4 <LL_RCC_SetAHBPrescaler>:
{
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80060ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	608b      	str	r3, [r1, #8]
}
 8006100:	bf00      	nop
 8006102:	370c      	adds	r7, #12
 8006104:	46bd      	mov	sp, r7
 8006106:	bc80      	pop	{r7}
 8006108:	4770      	bx	lr

0800610a <LL_C2_RCC_SetAHBPrescaler>:
{
 800610a:	b480      	push	{r7}
 800610c:	b083      	sub	sp, #12
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8006112:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006116:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800611a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800611e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4313      	orrs	r3, r2
 8006126:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800612a:	bf00      	nop
 800612c:	370c      	adds	r7, #12
 800612e:	46bd      	mov	sp, r7
 8006130:	bc80      	pop	{r7}
 8006132:	4770      	bx	lr

08006134 <LL_RCC_SetAHB3Prescaler>:
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800613c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006140:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006144:	f023 020f 	bic.w	r2, r3, #15
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	091b      	lsrs	r3, r3, #4
 800614c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006150:	4313      	orrs	r3, r2
 8006152:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8006156:	bf00      	nop
 8006158:	370c      	adds	r7, #12
 800615a:	46bd      	mov	sp, r7
 800615c:	bc80      	pop	{r7}
 800615e:	4770      	bx	lr

08006160 <LL_RCC_SetAPB1Prescaler>:
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006168:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006172:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4313      	orrs	r3, r2
 800617a:	608b      	str	r3, [r1, #8]
}
 800617c:	bf00      	nop
 800617e:	370c      	adds	r7, #12
 8006180:	46bd      	mov	sp, r7
 8006182:	bc80      	pop	{r7}
 8006184:	4770      	bx	lr

08006186 <LL_RCC_SetAPB2Prescaler>:
{
 8006186:	b480      	push	{r7}
 8006188:	b083      	sub	sp, #12
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800618e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006198:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	4313      	orrs	r3, r2
 80061a0:	608b      	str	r3, [r1, #8]
}
 80061a2:	bf00      	nop
 80061a4:	370c      	adds	r7, #12
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bc80      	pop	{r7}
 80061aa:	4770      	bx	lr

080061ac <LL_RCC_GetAHBPrescaler>:
{
 80061ac:	b480      	push	{r7}
 80061ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80061b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	46bd      	mov	sp, r7
 80061be:	bc80      	pop	{r7}
 80061c0:	4770      	bx	lr

080061c2 <LL_RCC_GetAHB3Prescaler>:
{
 80061c2:	b480      	push	{r7}
 80061c4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80061c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061ca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80061ce:	011b      	lsls	r3, r3, #4
 80061d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bc80      	pop	{r7}
 80061da:	4770      	bx	lr

080061dc <LL_RCC_GetAPB1Prescaler>:
{
 80061dc:	b480      	push	{r7}
 80061de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80061e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bc80      	pop	{r7}
 80061f0:	4770      	bx	lr

080061f2 <LL_RCC_GetAPB2Prescaler>:
{
 80061f2:	b480      	push	{r7}
 80061f4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80061f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8006200:	4618      	mov	r0, r3
 8006202:	46bd      	mov	sp, r7
 8006204:	bc80      	pop	{r7}
 8006206:	4770      	bx	lr

08006208 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8006208:	b480      	push	{r7}
 800620a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800620c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006216:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800621a:	6013      	str	r3, [r2, #0]
}
 800621c:	bf00      	nop
 800621e:	46bd      	mov	sp, r7
 8006220:	bc80      	pop	{r7}
 8006222:	4770      	bx	lr

08006224 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8006224:	b480      	push	{r7}
 8006226:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8006228:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006232:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006236:	6013      	str	r3, [r2, #0]
}
 8006238:	bf00      	nop
 800623a:	46bd      	mov	sp, r7
 800623c:	bc80      	pop	{r7}
 800623e:	4770      	bx	lr

08006240 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8006240:	b480      	push	{r7}
 8006242:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006244:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800624e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006252:	d101      	bne.n	8006258 <LL_RCC_PLL_IsReady+0x18>
 8006254:	2301      	movs	r3, #1
 8006256:	e000      	b.n	800625a <LL_RCC_PLL_IsReady+0x1a>
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	46bd      	mov	sp, r7
 800625e:	bc80      	pop	{r7}
 8006260:	4770      	bx	lr

08006262 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006262:	b480      	push	{r7}
 8006264:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006266:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	0a1b      	lsrs	r3, r3, #8
 800626e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8006272:	4618      	mov	r0, r3
 8006274:	46bd      	mov	sp, r7
 8006276:	bc80      	pop	{r7}
 8006278:	4770      	bx	lr

0800627a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800627a:	b480      	push	{r7}
 800627c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800627e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8006288:	4618      	mov	r0, r3
 800628a:	46bd      	mov	sp, r7
 800628c:	bc80      	pop	{r7}
 800628e:	4770      	bx	lr

08006290 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006290:	b480      	push	{r7}
 8006292:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006294:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800629e:	4618      	mov	r0, r3
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bc80      	pop	{r7}
 80062a4:	4770      	bx	lr

080062a6 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80062a6:	b480      	push	{r7}
 80062a8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80062aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	f003 0303 	and.w	r3, r3, #3
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bc80      	pop	{r7}
 80062ba:	4770      	bx	lr

080062bc <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80062bc:	b480      	push	{r7}
 80062be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80062c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062ce:	d101      	bne.n	80062d4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80062d0:	2301      	movs	r3, #1
 80062d2:	e000      	b.n	80062d6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	46bd      	mov	sp, r7
 80062da:	bc80      	pop	{r7}
 80062dc:	4770      	bx	lr

080062de <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80062de:	b480      	push	{r7}
 80062e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80062e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80062ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80062f2:	d101      	bne.n	80062f8 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80062f4:	2301      	movs	r3, #1
 80062f6:	e000      	b.n	80062fa <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bc80      	pop	{r7}
 8006300:	4770      	bx	lr

08006302 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8006302:	b480      	push	{r7}
 8006304:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8006306:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800630a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800630e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006312:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006316:	d101      	bne.n	800631c <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8006318:	2301      	movs	r3, #1
 800631a:	e000      	b.n	800631e <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800631c:	2300      	movs	r3, #0
}
 800631e:	4618      	mov	r0, r3
 8006320:	46bd      	mov	sp, r7
 8006322:	bc80      	pop	{r7}
 8006324:	4770      	bx	lr

08006326 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8006326:	b480      	push	{r7}
 8006328:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800632a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006334:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006338:	d101      	bne.n	800633e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800633a:	2301      	movs	r3, #1
 800633c:	e000      	b.n	8006340 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	46bd      	mov	sp, r7
 8006344:	bc80      	pop	{r7}
 8006346:	4770      	bx	lr

08006348 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8006348:	b480      	push	{r7}
 800634a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800634c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006356:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800635a:	d101      	bne.n	8006360 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800635c:	2301      	movs	r3, #1
 800635e:	e000      	b.n	8006362 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	46bd      	mov	sp, r7
 8006366:	bc80      	pop	{r7}
 8006368:	4770      	bx	lr
	...

0800636c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b088      	sub	sp, #32
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d101      	bne.n	800637e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	e38b      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800637e:	f7ff fea6 	bl	80060ce <LL_RCC_GetSysClkSource>
 8006382:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006384:	f7ff ff8f 	bl	80062a6 <LL_RCC_PLL_GetMainSource>
 8006388:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 0320 	and.w	r3, r3, #32
 8006392:	2b00      	cmp	r3, #0
 8006394:	f000 80c9 	beq.w	800652a <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006398:	69fb      	ldr	r3, [r7, #28]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d005      	beq.n	80063aa <HAL_RCC_OscConfig+0x3e>
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	2b0c      	cmp	r3, #12
 80063a2:	d17b      	bne.n	800649c <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d178      	bne.n	800649c <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80063aa:	f7ff fe32 	bl	8006012 <LL_RCC_MSI_IsReady>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d005      	beq.n	80063c0 <HAL_RCC_OscConfig+0x54>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a1b      	ldr	r3, [r3, #32]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d101      	bne.n	80063c0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e36a      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 0308 	and.w	r3, r3, #8
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d005      	beq.n	80063de <HAL_RCC_OscConfig+0x72>
 80063d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80063dc:	e006      	b.n	80063ec <HAL_RCC_OscConfig+0x80>
 80063de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063e6:	091b      	lsrs	r3, r3, #4
 80063e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d222      	bcs.n	8006436 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f4:	4618      	mov	r0, r3
 80063f6:	f000 fd6f 	bl	8006ed8 <RCC_SetFlashLatencyFromMSIRange>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d001      	beq.n	8006404 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e348      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006404:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800640e:	f043 0308 	orr.w	r3, r3, #8
 8006412:	6013      	str	r3, [r2, #0]
 8006414:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006422:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006426:	4313      	orrs	r3, r2
 8006428:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642e:	4618      	mov	r0, r3
 8006430:	f7ff fe26 	bl	8006080 <LL_RCC_MSI_SetCalibTrimming>
 8006434:	e021      	b.n	800647a <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006436:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006440:	f043 0308 	orr.w	r3, r3, #8
 8006444:	6013      	str	r3, [r2, #0]
 8006446:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006454:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006458:	4313      	orrs	r3, r2
 800645a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006460:	4618      	mov	r0, r3
 8006462:	f7ff fe0d 	bl	8006080 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800646a:	4618      	mov	r0, r3
 800646c:	f000 fd34 	bl	8006ed8 <RCC_SetFlashLatencyFromMSIRange>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	d001      	beq.n	800647a <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e30d      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800647a:	f000 fcf5 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 800647e:	4603      	mov	r3, r0
 8006480:	4aa1      	ldr	r2, [pc, #644]	; (8006708 <HAL_RCC_OscConfig+0x39c>)
 8006482:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006484:	4ba1      	ldr	r3, [pc, #644]	; (800670c <HAL_RCC_OscConfig+0x3a0>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4618      	mov	r0, r3
 800648a:	f7fd fecd 	bl	8004228 <HAL_InitTick>
 800648e:	4603      	mov	r3, r0
 8006490:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8006492:	7cfb      	ldrb	r3, [r7, #19]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d047      	beq.n	8006528 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8006498:	7cfb      	ldrb	r3, [r7, #19]
 800649a:	e2fc      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6a1b      	ldr	r3, [r3, #32]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d02c      	beq.n	80064fe <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80064a4:	f7ff fd99 	bl	8005fda <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80064a8:	f7fd fec8 	bl	800423c <HAL_GetTick>
 80064ac:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80064ae:	e008      	b.n	80064c2 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80064b0:	f7fd fec4 	bl	800423c <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d901      	bls.n	80064c2 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e2e9      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 80064c2:	f7ff fda6 	bl	8006012 <LL_RCC_MSI_IsReady>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d0f1      	beq.n	80064b0 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80064cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80064d6:	f043 0308 	orr.w	r3, r3, #8
 80064da:	6013      	str	r3, [r2, #0]
 80064dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80064ee:	4313      	orrs	r3, r2
 80064f0:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f6:	4618      	mov	r0, r3
 80064f8:	f7ff fdc2 	bl	8006080 <LL_RCC_MSI_SetCalibTrimming>
 80064fc:	e015      	b.n	800652a <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80064fe:	f7ff fd7a 	bl	8005ff6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006502:	f7fd fe9b 	bl	800423c <HAL_GetTick>
 8006506:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006508:	e008      	b.n	800651c <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800650a:	f7fd fe97 	bl	800423c <HAL_GetTick>
 800650e:	4602      	mov	r2, r0
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	1ad3      	subs	r3, r2, r3
 8006514:	2b02      	cmp	r3, #2
 8006516:	d901      	bls.n	800651c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8006518:	2303      	movs	r3, #3
 800651a:	e2bc      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 800651c:	f7ff fd79 	bl	8006012 <LL_RCC_MSI_IsReady>
 8006520:	4603      	mov	r3, r0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d1f1      	bne.n	800650a <HAL_RCC_OscConfig+0x19e>
 8006526:	e000      	b.n	800652a <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006528:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f003 0301 	and.w	r3, r3, #1
 8006532:	2b00      	cmp	r3, #0
 8006534:	d05f      	beq.n	80065f6 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	2b08      	cmp	r3, #8
 800653a:	d005      	beq.n	8006548 <HAL_RCC_OscConfig+0x1dc>
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	2b0c      	cmp	r3, #12
 8006540:	d10d      	bne.n	800655e <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	2b03      	cmp	r3, #3
 8006546:	d10a      	bne.n	800655e <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006548:	f7ff fcb3 	bl	8005eb2 <LL_RCC_HSE_IsReady>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d050      	beq.n	80065f4 <HAL_RCC_OscConfig+0x288>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d14c      	bne.n	80065f4 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e29b      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800655e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006570:	4313      	orrs	r3, r2
 8006572:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800657c:	d102      	bne.n	8006584 <HAL_RCC_OscConfig+0x218>
 800657e:	f7ff fc7c 	bl	8005e7a <LL_RCC_HSE_Enable>
 8006582:	e00d      	b.n	80065a0 <HAL_RCC_OscConfig+0x234>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800658c:	d104      	bne.n	8006598 <HAL_RCC_OscConfig+0x22c>
 800658e:	f7ff fc47 	bl	8005e20 <LL_RCC_HSE_EnableTcxo>
 8006592:	f7ff fc72 	bl	8005e7a <LL_RCC_HSE_Enable>
 8006596:	e003      	b.n	80065a0 <HAL_RCC_OscConfig+0x234>
 8006598:	f7ff fc7d 	bl	8005e96 <LL_RCC_HSE_Disable>
 800659c:	f7ff fc4e 	bl	8005e3c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d012      	beq.n	80065ce <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065a8:	f7fd fe48 	bl	800423c <HAL_GetTick>
 80065ac:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80065ae:	e008      	b.n	80065c2 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065b0:	f7fd fe44 	bl	800423c <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	2b64      	cmp	r3, #100	; 0x64
 80065bc:	d901      	bls.n	80065c2 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e269      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 80065c2:	f7ff fc76 	bl	8005eb2 <LL_RCC_HSE_IsReady>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d0f1      	beq.n	80065b0 <HAL_RCC_OscConfig+0x244>
 80065cc:	e013      	b.n	80065f6 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065ce:	f7fd fe35 	bl	800423c <HAL_GetTick>
 80065d2:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80065d4:	e008      	b.n	80065e8 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065d6:	f7fd fe31 	bl	800423c <HAL_GetTick>
 80065da:	4602      	mov	r2, r0
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	1ad3      	subs	r3, r2, r3
 80065e0:	2b64      	cmp	r3, #100	; 0x64
 80065e2:	d901      	bls.n	80065e8 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 80065e4:	2303      	movs	r3, #3
 80065e6:	e256      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 80065e8:	f7ff fc63 	bl	8005eb2 <LL_RCC_HSE_IsReady>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d1f1      	bne.n	80065d6 <HAL_RCC_OscConfig+0x26a>
 80065f2:	e000      	b.n	80065f6 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065f4:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 0302 	and.w	r3, r3, #2
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d04b      	beq.n	800669a <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	2b04      	cmp	r3, #4
 8006606:	d005      	beq.n	8006614 <HAL_RCC_OscConfig+0x2a8>
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	2b0c      	cmp	r3, #12
 800660c:	d113      	bne.n	8006636 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	2b02      	cmp	r3, #2
 8006612:	d110      	bne.n	8006636 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006614:	f7ff fc7a 	bl	8005f0c <LL_RCC_HSI_IsReady>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d005      	beq.n	800662a <HAL_RCC_OscConfig+0x2be>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d101      	bne.n	800662a <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e235      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	4618      	mov	r0, r3
 8006630:	f7ff fc7d 	bl	8005f2e <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006634:	e031      	b.n	800669a <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d019      	beq.n	8006672 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800663e:	f7ff fc49 	bl	8005ed4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006642:	f7fd fdfb 	bl	800423c <HAL_GetTick>
 8006646:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006648:	e008      	b.n	800665c <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800664a:	f7fd fdf7 	bl	800423c <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	2b02      	cmp	r3, #2
 8006656:	d901      	bls.n	800665c <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e21c      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 800665c:	f7ff fc56 	bl	8005f0c <LL_RCC_HSI_IsReady>
 8006660:	4603      	mov	r3, r0
 8006662:	2b00      	cmp	r3, #0
 8006664:	d0f1      	beq.n	800664a <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	4618      	mov	r0, r3
 800666c:	f7ff fc5f 	bl	8005f2e <LL_RCC_HSI_SetCalibTrimming>
 8006670:	e013      	b.n	800669a <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006672:	f7ff fc3d 	bl	8005ef0 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006676:	f7fd fde1 	bl	800423c <HAL_GetTick>
 800667a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800667c:	e008      	b.n	8006690 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800667e:	f7fd fddd 	bl	800423c <HAL_GetTick>
 8006682:	4602      	mov	r2, r0
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	2b02      	cmp	r3, #2
 800668a:	d901      	bls.n	8006690 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e202      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006690:	f7ff fc3c 	bl	8005f0c <LL_RCC_HSI_IsReady>
 8006694:	4603      	mov	r3, r0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d1f1      	bne.n	800667e <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0308 	and.w	r3, r3, #8
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d06f      	beq.n	8006786 <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	699b      	ldr	r3, [r3, #24]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d057      	beq.n	800675e <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 80066ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066b6:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	69da      	ldr	r2, [r3, #28]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f003 0310 	and.w	r3, r3, #16
 80066c2:	429a      	cmp	r2, r3
 80066c4:	d036      	beq.n	8006734 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d006      	beq.n	80066de <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d101      	bne.n	80066de <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 80066da:	2301      	movs	r3, #1
 80066dc:	e1db      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f003 0301 	and.w	r3, r3, #1
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d018      	beq.n	800671a <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 80066e8:	f7ff fc56 	bl	8005f98 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80066ec:	f7fd fda6 	bl	800423c <HAL_GetTick>
 80066f0:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80066f2:	e00d      	b.n	8006710 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066f4:	f7fd fda2 	bl	800423c <HAL_GetTick>
 80066f8:	4602      	mov	r2, r0
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	1ad3      	subs	r3, r2, r3
 80066fe:	2b11      	cmp	r3, #17
 8006700:	d906      	bls.n	8006710 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 8006702:	2303      	movs	r3, #3
 8006704:	e1c7      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
 8006706:	bf00      	nop
 8006708:	20000000 	.word	0x20000000
 800670c:	20000004 	.word	0x20000004
          while (LL_RCC_LSI_IsReady() != 0U)
 8006710:	f7ff fc52 	bl	8005fb8 <LL_RCC_LSI_IsReady>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1ec      	bne.n	80066f4 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800671a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800671e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006722:	f023 0210 	bic.w	r2, r3, #16
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	69db      	ldr	r3, [r3, #28]
 800672a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800672e:	4313      	orrs	r3, r2
 8006730:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006734:	f7ff fc20 	bl	8005f78 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006738:	f7fd fd80 	bl	800423c <HAL_GetTick>
 800673c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800673e:	e008      	b.n	8006752 <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006740:	f7fd fd7c 	bl	800423c <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	2b11      	cmp	r3, #17
 800674c:	d901      	bls.n	8006752 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	e1a1      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 8006752:	f7ff fc31 	bl	8005fb8 <LL_RCC_LSI_IsReady>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	d0f1      	beq.n	8006740 <HAL_RCC_OscConfig+0x3d4>
 800675c:	e013      	b.n	8006786 <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800675e:	f7ff fc1b 	bl	8005f98 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006762:	f7fd fd6b 	bl	800423c <HAL_GetTick>
 8006766:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006768:	e008      	b.n	800677c <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800676a:	f7fd fd67 	bl	800423c <HAL_GetTick>
 800676e:	4602      	mov	r2, r0
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	2b11      	cmp	r3, #17
 8006776:	d901      	bls.n	800677c <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 8006778:	2303      	movs	r3, #3
 800677a:	e18c      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 800677c:	f7ff fc1c 	bl	8005fb8 <LL_RCC_LSI_IsReady>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d1f1      	bne.n	800676a <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0304 	and.w	r3, r3, #4
 800678e:	2b00      	cmp	r3, #0
 8006790:	f000 80d8 	beq.w	8006944 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006794:	f7ff fb32 	bl	8005dfc <LL_PWR_IsEnabledBkUpAccess>
 8006798:	4603      	mov	r3, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	d113      	bne.n	80067c6 <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800679e:	f7ff fa71 	bl	8005c84 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067a2:	f7fd fd4b 	bl	800423c <HAL_GetTick>
 80067a6:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80067a8:	e008      	b.n	80067bc <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067aa:	f7fd fd47 	bl	800423c <HAL_GetTick>
 80067ae:	4602      	mov	r2, r0
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d901      	bls.n	80067bc <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e16c      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80067bc:	f7ff fb1e 	bl	8005dfc <LL_PWR_IsEnabledBkUpAccess>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d0f1      	beq.n	80067aa <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d07b      	beq.n	80068c6 <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	2b85      	cmp	r3, #133	; 0x85
 80067d4:	d003      	beq.n	80067de <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	2b05      	cmp	r3, #5
 80067dc:	d109      	bne.n	80067f2 <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80067de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80067ea:	f043 0304 	orr.w	r3, r3, #4
 80067ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067f2:	f7fd fd23 	bl	800423c <HAL_GetTick>
 80067f6:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80067f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006800:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006804:	f043 0301 	orr.w	r3, r3, #1
 8006808:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800680c:	e00a      	b.n	8006824 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800680e:	f7fd fd15 	bl	800423c <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	f241 3288 	movw	r2, #5000	; 0x1388
 800681c:	4293      	cmp	r3, r2
 800681e:	d901      	bls.n	8006824 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e138      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006824:	f7ff fb97 	bl	8005f56 <LL_RCC_LSE_IsReady>
 8006828:	4603      	mov	r3, r0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d0ef      	beq.n	800680e <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	2b81      	cmp	r3, #129	; 0x81
 8006834:	d003      	beq.n	800683e <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	2b85      	cmp	r3, #133	; 0x85
 800683c:	d121      	bne.n	8006882 <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800683e:	f7fd fcfd 	bl	800423c <HAL_GetTick>
 8006842:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006844:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800684c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006854:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006858:	e00a      	b.n	8006870 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800685a:	f7fd fcef 	bl	800423c <HAL_GetTick>
 800685e:	4602      	mov	r2, r0
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	f241 3288 	movw	r2, #5000	; 0x1388
 8006868:	4293      	cmp	r3, r2
 800686a:	d901      	bls.n	8006870 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 800686c:	2303      	movs	r3, #3
 800686e:	e112      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006870:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006878:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800687c:	2b00      	cmp	r3, #0
 800687e:	d0ec      	beq.n	800685a <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006880:	e060      	b.n	8006944 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006882:	f7fd fcdb 	bl	800423c <HAL_GetTick>
 8006886:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006888:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800688c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006890:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006894:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006898:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800689c:	e00a      	b.n	80068b4 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800689e:	f7fd fccd 	bl	800423c <HAL_GetTick>
 80068a2:	4602      	mov	r2, r0
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	1ad3      	subs	r3, r2, r3
 80068a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d901      	bls.n	80068b4 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 80068b0:	2303      	movs	r3, #3
 80068b2:	e0f0      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80068b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1ec      	bne.n	800689e <HAL_RCC_OscConfig+0x532>
 80068c4:	e03e      	b.n	8006944 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068c6:	f7fd fcb9 	bl	800423c <HAL_GetTick>
 80068ca:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80068cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80068d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80068e0:	e00a      	b.n	80068f8 <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068e2:	f7fd fcab 	bl	800423c <HAL_GetTick>
 80068e6:	4602      	mov	r2, r0
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	1ad3      	subs	r3, r2, r3
 80068ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d901      	bls.n	80068f8 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 80068f4:	2303      	movs	r3, #3
 80068f6:	e0ce      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80068f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006900:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006904:	2b00      	cmp	r3, #0
 8006906:	d1ec      	bne.n	80068e2 <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006908:	f7fd fc98 	bl	800423c <HAL_GetTick>
 800690c:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800690e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006916:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800691a:	f023 0301 	bic.w	r3, r3, #1
 800691e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006922:	e00a      	b.n	800693a <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006924:	f7fd fc8a 	bl	800423c <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006932:	4293      	cmp	r3, r2
 8006934:	d901      	bls.n	800693a <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 8006936:	2303      	movs	r3, #3
 8006938:	e0ad      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 800693a:	f7ff fb0c 	bl	8005f56 <LL_RCC_LSE_IsReady>
 800693e:	4603      	mov	r3, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	d1ef      	bne.n	8006924 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006948:	2b00      	cmp	r3, #0
 800694a:	f000 80a3 	beq.w	8006a94 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	2b0c      	cmp	r3, #12
 8006952:	d076      	beq.n	8006a42 <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006958:	2b02      	cmp	r3, #2
 800695a:	d14b      	bne.n	80069f4 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800695c:	f7ff fc62 	bl	8006224 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006960:	f7fd fc6c 	bl	800423c <HAL_GetTick>
 8006964:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006966:	e008      	b.n	800697a <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006968:	f7fd fc68 	bl	800423c <HAL_GetTick>
 800696c:	4602      	mov	r2, r0
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	2b0a      	cmp	r3, #10
 8006974:	d901      	bls.n	800697a <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 8006976:	2303      	movs	r3, #3
 8006978:	e08d      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800697a:	f7ff fc61 	bl	8006240 <LL_RCC_PLL_IsReady>
 800697e:	4603      	mov	r3, r0
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1f1      	bne.n	8006968 <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006984:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006988:	68da      	ldr	r2, [r3, #12]
 800698a:	4b45      	ldr	r3, [pc, #276]	; (8006aa0 <HAL_RCC_OscConfig+0x734>)
 800698c:	4013      	ands	r3, r2
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006996:	4311      	orrs	r1, r2
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800699c:	0212      	lsls	r2, r2, #8
 800699e:	4311      	orrs	r1, r2
 80069a0:	687a      	ldr	r2, [r7, #4]
 80069a2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80069a4:	4311      	orrs	r1, r2
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80069aa:	4311      	orrs	r1, r2
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80069b0:	430a      	orrs	r2, r1
 80069b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80069b6:	4313      	orrs	r3, r2
 80069b8:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069ba:	f7ff fc25 	bl	8006208 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80069be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80069c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069cc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ce:	f7fd fc35 	bl	800423c <HAL_GetTick>
 80069d2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80069d4:	e008      	b.n	80069e8 <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069d6:	f7fd fc31 	bl	800423c <HAL_GetTick>
 80069da:	4602      	mov	r2, r0
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	2b0a      	cmp	r3, #10
 80069e2:	d901      	bls.n	80069e8 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 80069e4:	2303      	movs	r3, #3
 80069e6:	e056      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 80069e8:	f7ff fc2a 	bl	8006240 <LL_RCC_PLL_IsReady>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d0f1      	beq.n	80069d6 <HAL_RCC_OscConfig+0x66a>
 80069f2:	e04f      	b.n	8006a94 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069f4:	f7ff fc16 	bl	8006224 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80069f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006a02:	f023 0303 	bic.w	r3, r3, #3
 8006a06:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8006a08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a0c:	68db      	ldr	r3, [r3, #12]
 8006a0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006a12:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8006a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a1a:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a1c:	f7fd fc0e 	bl	800423c <HAL_GetTick>
 8006a20:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006a22:	e008      	b.n	8006a36 <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a24:	f7fd fc0a 	bl	800423c <HAL_GetTick>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	1ad3      	subs	r3, r2, r3
 8006a2e:	2b0a      	cmp	r3, #10
 8006a30:	d901      	bls.n	8006a36 <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 8006a32:	2303      	movs	r3, #3
 8006a34:	e02f      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006a36:	f7ff fc03 	bl	8006240 <LL_RCC_PLL_IsReady>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d1f1      	bne.n	8006a24 <HAL_RCC_OscConfig+0x6b8>
 8006a40:	e028      	b.n	8006a94 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d101      	bne.n	8006a4e <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e023      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006a4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	f003 0203 	and.w	r2, r3, #3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d115      	bne.n	8006a90 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d10e      	bne.n	8006a90 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a7c:	021b      	lsls	r3, r3, #8
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d106      	bne.n	8006a90 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d001      	beq.n	8006a94 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	e000      	b.n	8006a96 <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3720      	adds	r7, #32
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	11c1808c 	.word	0x11c1808c

08006aa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d101      	bne.n	8006ab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e12c      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ab8:	4b98      	ldr	r3, [pc, #608]	; (8006d1c <HAL_RCC_ClockConfig+0x278>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f003 0307 	and.w	r3, r3, #7
 8006ac0:	683a      	ldr	r2, [r7, #0]
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d91b      	bls.n	8006afe <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ac6:	4b95      	ldr	r3, [pc, #596]	; (8006d1c <HAL_RCC_ClockConfig+0x278>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f023 0207 	bic.w	r2, r3, #7
 8006ace:	4993      	ldr	r1, [pc, #588]	; (8006d1c <HAL_RCC_ClockConfig+0x278>)
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ad6:	f7fd fbb1 	bl	800423c <HAL_GetTick>
 8006ada:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006adc:	e008      	b.n	8006af0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006ade:	f7fd fbad 	bl	800423c <HAL_GetTick>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	1ad3      	subs	r3, r2, r3
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d901      	bls.n	8006af0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006aec:	2303      	movs	r3, #3
 8006aee:	e110      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006af0:	4b8a      	ldr	r3, [pc, #552]	; (8006d1c <HAL_RCC_ClockConfig+0x278>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0307 	and.w	r3, r3, #7
 8006af8:	683a      	ldr	r2, [r7, #0]
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d1ef      	bne.n	8006ade <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 0302 	and.w	r3, r3, #2
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d016      	beq.n	8006b38 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f7ff fae8 	bl	80060e4 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006b14:	f7fd fb92 	bl	800423c <HAL_GetTick>
 8006b18:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006b1a:	e008      	b.n	8006b2e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b1c:	f7fd fb8e 	bl	800423c <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d901      	bls.n	8006b2e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e0f1      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006b2e:	f7ff fbc5 	bl	80062bc <LL_RCC_IsActiveFlag_HPRE>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d0f1      	beq.n	8006b1c <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0320 	and.w	r3, r3, #32
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d016      	beq.n	8006b72 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	695b      	ldr	r3, [r3, #20]
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f7ff fade 	bl	800610a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006b4e:	f7fd fb75 	bl	800423c <HAL_GetTick>
 8006b52:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006b54:	e008      	b.n	8006b68 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b56:	f7fd fb71 	bl	800423c <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d901      	bls.n	8006b68 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e0d4      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006b68:	f7ff fbb9 	bl	80062de <LL_RCC_IsActiveFlag_C2HPRE>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d0f1      	beq.n	8006b56 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d016      	beq.n	8006bac <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	699b      	ldr	r3, [r3, #24]
 8006b82:	4618      	mov	r0, r3
 8006b84:	f7ff fad6 	bl	8006134 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006b88:	f7fd fb58 	bl	800423c <HAL_GetTick>
 8006b8c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006b8e:	e008      	b.n	8006ba2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b90:	f7fd fb54 	bl	800423c <HAL_GetTick>
 8006b94:	4602      	mov	r2, r0
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	d901      	bls.n	8006ba2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	e0b7      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006ba2:	f7ff fbae 	bl	8006302 <LL_RCC_IsActiveFlag_SHDHPRE>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d0f1      	beq.n	8006b90 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0304 	and.w	r3, r3, #4
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d016      	beq.n	8006be6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	68db      	ldr	r3, [r3, #12]
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f7ff facf 	bl	8006160 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006bc2:	f7fd fb3b 	bl	800423c <HAL_GetTick>
 8006bc6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006bc8:	e008      	b.n	8006bdc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006bca:	f7fd fb37 	bl	800423c <HAL_GetTick>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	1ad3      	subs	r3, r2, r3
 8006bd4:	2b02      	cmp	r3, #2
 8006bd6:	d901      	bls.n	8006bdc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e09a      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006bdc:	f7ff fba3 	bl	8006326 <LL_RCC_IsActiveFlag_PPRE1>
 8006be0:	4603      	mov	r3, r0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d0f1      	beq.n	8006bca <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 0308 	and.w	r3, r3, #8
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d017      	beq.n	8006c22 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	691b      	ldr	r3, [r3, #16]
 8006bf6:	00db      	lsls	r3, r3, #3
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f7ff fac4 	bl	8006186 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006bfe:	f7fd fb1d 	bl	800423c <HAL_GetTick>
 8006c02:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006c04:	e008      	b.n	8006c18 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006c06:	f7fd fb19 	bl	800423c <HAL_GetTick>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	2b02      	cmp	r3, #2
 8006c12:	d901      	bls.n	8006c18 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8006c14:	2303      	movs	r3, #3
 8006c16:	e07c      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006c18:	f7ff fb96 	bl	8006348 <LL_RCC_IsActiveFlag_PPRE2>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d0f1      	beq.n	8006c06 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d043      	beq.n	8006cb6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	2b02      	cmp	r3, #2
 8006c34:	d106      	bne.n	8006c44 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006c36:	f7ff f93c 	bl	8005eb2 <LL_RCC_HSE_IsReady>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d11e      	bne.n	8006c7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	e066      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	2b03      	cmp	r3, #3
 8006c4a:	d106      	bne.n	8006c5a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006c4c:	f7ff faf8 	bl	8006240 <LL_RCC_PLL_IsReady>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d113      	bne.n	8006c7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	e05b      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d106      	bne.n	8006c70 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006c62:	f7ff f9d6 	bl	8006012 <LL_RCC_MSI_IsReady>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d108      	bne.n	8006c7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	e050      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006c70:	f7ff f94c 	bl	8005f0c <LL_RCC_HSI_IsReady>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d101      	bne.n	8006c7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e049      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	4618      	mov	r0, r3
 8006c84:	f7ff fa10 	bl	80060a8 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c88:	f7fd fad8 	bl	800423c <HAL_GetTick>
 8006c8c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c8e:	e00a      	b.n	8006ca6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c90:	f7fd fad4 	bl	800423c <HAL_GetTick>
 8006c94:	4602      	mov	r2, r0
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	1ad3      	subs	r3, r2, r3
 8006c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d901      	bls.n	8006ca6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	e035      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ca6:	f7ff fa12 	bl	80060ce <LL_RCC_GetSysClkSource>
 8006caa:	4602      	mov	r2, r0
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d1ec      	bne.n	8006c90 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006cb6:	4b19      	ldr	r3, [pc, #100]	; (8006d1c <HAL_RCC_ClockConfig+0x278>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f003 0307 	and.w	r3, r3, #7
 8006cbe:	683a      	ldr	r2, [r7, #0]
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d21b      	bcs.n	8006cfc <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cc4:	4b15      	ldr	r3, [pc, #84]	; (8006d1c <HAL_RCC_ClockConfig+0x278>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f023 0207 	bic.w	r2, r3, #7
 8006ccc:	4913      	ldr	r1, [pc, #76]	; (8006d1c <HAL_RCC_ClockConfig+0x278>)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cd4:	f7fd fab2 	bl	800423c <HAL_GetTick>
 8006cd8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cda:	e008      	b.n	8006cee <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006cdc:	f7fd faae 	bl	800423c <HAL_GetTick>
 8006ce0:	4602      	mov	r2, r0
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	1ad3      	subs	r3, r2, r3
 8006ce6:	2b02      	cmp	r3, #2
 8006ce8:	d901      	bls.n	8006cee <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8006cea:	2303      	movs	r3, #3
 8006cec:	e011      	b.n	8006d12 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cee:	4b0b      	ldr	r3, [pc, #44]	; (8006d1c <HAL_RCC_ClockConfig+0x278>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 0307 	and.w	r3, r3, #7
 8006cf6:	683a      	ldr	r2, [r7, #0]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d1ef      	bne.n	8006cdc <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006cfc:	f000 f8b4 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 8006d00:	4603      	mov	r3, r0
 8006d02:	4a07      	ldr	r2, [pc, #28]	; (8006d20 <HAL_RCC_ClockConfig+0x27c>)
 8006d04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006d06:	4b07      	ldr	r3, [pc, #28]	; (8006d24 <HAL_RCC_ClockConfig+0x280>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7fd fa8c 	bl	8004228 <HAL_InitTick>
 8006d10:	4603      	mov	r3, r0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3710      	adds	r7, #16
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	58004000 	.word	0x58004000
 8006d20:	20000000 	.word	0x20000000
 8006d24:	20000004 	.word	0x20000004

08006d28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d28:	b590      	push	{r4, r7, lr}
 8006d2a:	b087      	sub	sp, #28
 8006d2c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006d32:	2300      	movs	r3, #0
 8006d34:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d36:	f7ff f9ca 	bl	80060ce <LL_RCC_GetSysClkSource>
 8006d3a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d3c:	f7ff fab3 	bl	80062a6 <LL_RCC_PLL_GetMainSource>
 8006d40:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d005      	beq.n	8006d54 <HAL_RCC_GetSysClockFreq+0x2c>
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	2b0c      	cmp	r3, #12
 8006d4c:	d139      	bne.n	8006dc2 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d136      	bne.n	8006dc2 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006d54:	f7ff f96d 	bl	8006032 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d115      	bne.n	8006d8a <HAL_RCC_GetSysClockFreq+0x62>
 8006d5e:	f7ff f968 	bl	8006032 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d106      	bne.n	8006d76 <HAL_RCC_GetSysClockFreq+0x4e>
 8006d68:	f7ff f973 	bl	8006052 <LL_RCC_MSI_GetRange>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	0a1b      	lsrs	r3, r3, #8
 8006d70:	f003 030f 	and.w	r3, r3, #15
 8006d74:	e005      	b.n	8006d82 <HAL_RCC_GetSysClockFreq+0x5a>
 8006d76:	f7ff f977 	bl	8006068 <LL_RCC_MSI_GetRangeAfterStandby>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	0a1b      	lsrs	r3, r3, #8
 8006d7e:	f003 030f 	and.w	r3, r3, #15
 8006d82:	4a36      	ldr	r2, [pc, #216]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x134>)
 8006d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d88:	e014      	b.n	8006db4 <HAL_RCC_GetSysClockFreq+0x8c>
 8006d8a:	f7ff f952 	bl	8006032 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d106      	bne.n	8006da2 <HAL_RCC_GetSysClockFreq+0x7a>
 8006d94:	f7ff f95d 	bl	8006052 <LL_RCC_MSI_GetRange>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	091b      	lsrs	r3, r3, #4
 8006d9c:	f003 030f 	and.w	r3, r3, #15
 8006da0:	e005      	b.n	8006dae <HAL_RCC_GetSysClockFreq+0x86>
 8006da2:	f7ff f961 	bl	8006068 <LL_RCC_MSI_GetRangeAfterStandby>
 8006da6:	4603      	mov	r3, r0
 8006da8:	091b      	lsrs	r3, r3, #4
 8006daa:	f003 030f 	and.w	r3, r3, #15
 8006dae:	4a2b      	ldr	r2, [pc, #172]	; (8006e5c <HAL_RCC_GetSysClockFreq+0x134>)
 8006db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006db4:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d115      	bne.n	8006de8 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006dc0:	e012      	b.n	8006de8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	2b04      	cmp	r3, #4
 8006dc6:	d102      	bne.n	8006dce <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006dc8:	4b25      	ldr	r3, [pc, #148]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x138>)
 8006dca:	617b      	str	r3, [r7, #20]
 8006dcc:	e00c      	b.n	8006de8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	2b08      	cmp	r3, #8
 8006dd2:	d109      	bne.n	8006de8 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006dd4:	f7ff f840 	bl	8005e58 <LL_RCC_HSE_IsEnabledDiv2>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d102      	bne.n	8006de4 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006dde:	4b20      	ldr	r3, [pc, #128]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x138>)
 8006de0:	617b      	str	r3, [r7, #20]
 8006de2:	e001      	b.n	8006de8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006de4:	4b1f      	ldr	r3, [pc, #124]	; (8006e64 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006de6:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006de8:	f7ff f971 	bl	80060ce <LL_RCC_GetSysClkSource>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b0c      	cmp	r3, #12
 8006df0:	d12f      	bne.n	8006e52 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006df2:	f7ff fa58 	bl	80062a6 <LL_RCC_PLL_GetMainSource>
 8006df6:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d003      	beq.n	8006e06 <HAL_RCC_GetSysClockFreq+0xde>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2b03      	cmp	r3, #3
 8006e02:	d003      	beq.n	8006e0c <HAL_RCC_GetSysClockFreq+0xe4>
 8006e04:	e00d      	b.n	8006e22 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006e06:	4b16      	ldr	r3, [pc, #88]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x138>)
 8006e08:	60fb      	str	r3, [r7, #12]
        break;
 8006e0a:	e00d      	b.n	8006e28 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006e0c:	f7ff f824 	bl	8005e58 <LL_RCC_HSE_IsEnabledDiv2>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d102      	bne.n	8006e1c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006e16:	4b12      	ldr	r3, [pc, #72]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x138>)
 8006e18:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006e1a:	e005      	b.n	8006e28 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006e1c:	4b11      	ldr	r3, [pc, #68]	; (8006e64 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006e1e:	60fb      	str	r3, [r7, #12]
        break;
 8006e20:	e002      	b.n	8006e28 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	60fb      	str	r3, [r7, #12]
        break;
 8006e26:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006e28:	f7ff fa1b 	bl	8006262 <LL_RCC_PLL_GetN>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	fb03 f402 	mul.w	r4, r3, r2
 8006e34:	f7ff fa2c 	bl	8006290 <LL_RCC_PLL_GetDivider>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	091b      	lsrs	r3, r3, #4
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	fbb4 f4f3 	udiv	r4, r4, r3
 8006e42:	f7ff fa1a 	bl	800627a <LL_RCC_PLL_GetR>
 8006e46:	4603      	mov	r3, r0
 8006e48:	0f5b      	lsrs	r3, r3, #29
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	fbb4 f3f3 	udiv	r3, r4, r3
 8006e50:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006e52:	697b      	ldr	r3, [r7, #20]
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	371c      	adds	r7, #28
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd90      	pop	{r4, r7, pc}
 8006e5c:	0801076c 	.word	0x0801076c
 8006e60:	00f42400 	.word	0x00f42400
 8006e64:	01e84800 	.word	0x01e84800

08006e68 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e68:	b598      	push	{r3, r4, r7, lr}
 8006e6a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006e6c:	f7ff ff5c 	bl	8006d28 <HAL_RCC_GetSysClockFreq>
 8006e70:	4604      	mov	r4, r0
 8006e72:	f7ff f99b 	bl	80061ac <LL_RCC_GetAHBPrescaler>
 8006e76:	4603      	mov	r3, r0
 8006e78:	091b      	lsrs	r3, r3, #4
 8006e7a:	f003 030f 	and.w	r3, r3, #15
 8006e7e:	4a03      	ldr	r2, [pc, #12]	; (8006e8c <HAL_RCC_GetHCLKFreq+0x24>)
 8006e80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e84:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	bd98      	pop	{r3, r4, r7, pc}
 8006e8c:	0801070c 	.word	0x0801070c

08006e90 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e90:	b598      	push	{r3, r4, r7, lr}
 8006e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006e94:	f7ff ffe8 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 8006e98:	4604      	mov	r4, r0
 8006e9a:	f7ff f99f 	bl	80061dc <LL_RCC_GetAPB1Prescaler>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	0a1b      	lsrs	r3, r3, #8
 8006ea2:	4a03      	ldr	r2, [pc, #12]	; (8006eb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006ea4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ea8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	bd98      	pop	{r3, r4, r7, pc}
 8006eb0:	0801074c 	.word	0x0801074c

08006eb4 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006eb4:	b598      	push	{r3, r4, r7, lr}
 8006eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006eb8:	f7ff ffd6 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 8006ebc:	4604      	mov	r4, r0
 8006ebe:	f7ff f998 	bl	80061f2 <LL_RCC_GetAPB2Prescaler>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	0adb      	lsrs	r3, r3, #11
 8006ec6:	4a03      	ldr	r2, [pc, #12]	; (8006ed4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ec8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ecc:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	bd98      	pop	{r3, r4, r7, pc}
 8006ed4:	0801074c 	.word	0x0801074c

08006ed8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006ed8:	b590      	push	{r4, r7, lr}
 8006eda:	b085      	sub	sp, #20
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	091b      	lsrs	r3, r3, #4
 8006ee4:	f003 030f 	and.w	r3, r3, #15
 8006ee8:	4a10      	ldr	r2, [pc, #64]	; (8006f2c <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006eea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006eee:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006ef0:	f7ff f967 	bl	80061c2 <LL_RCC_GetAHB3Prescaler>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	091b      	lsrs	r3, r3, #4
 8006ef8:	f003 030f 	and.w	r3, r3, #15
 8006efc:	4a0c      	ldr	r2, [pc, #48]	; (8006f30 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f08:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	4a09      	ldr	r2, [pc, #36]	; (8006f34 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f12:	0c9c      	lsrs	r4, r3, #18
 8006f14:	f7fe fef8 	bl	8005d08 <HAL_PWREx_GetVoltageRange>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	4619      	mov	r1, r3
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	f000 f80b 	bl	8006f38 <RCC_SetFlashLatency>
 8006f22:	4603      	mov	r3, r0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3714      	adds	r7, #20
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd90      	pop	{r4, r7, pc}
 8006f2c:	0801076c 	.word	0x0801076c
 8006f30:	0801070c 	.word	0x0801070c
 8006f34:	431bde83 	.word	0x431bde83

08006f38 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b08e      	sub	sp, #56	; 0x38
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006f42:	4a3a      	ldr	r2, [pc, #232]	; (800702c <RCC_SetFlashLatency+0xf4>)
 8006f44:	f107 0320 	add.w	r3, r7, #32
 8006f48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006f4c:	6018      	str	r0, [r3, #0]
 8006f4e:	3304      	adds	r3, #4
 8006f50:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006f52:	4a37      	ldr	r2, [pc, #220]	; (8007030 <RCC_SetFlashLatency+0xf8>)
 8006f54:	f107 0318 	add.w	r3, r7, #24
 8006f58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006f5c:	6018      	str	r0, [r3, #0]
 8006f5e:	3304      	adds	r3, #4
 8006f60:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006f62:	4a34      	ldr	r2, [pc, #208]	; (8007034 <RCC_SetFlashLatency+0xfc>)
 8006f64:	f107 030c 	add.w	r3, r7, #12
 8006f68:	ca07      	ldmia	r2, {r0, r1, r2}
 8006f6a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006f6e:	2300      	movs	r3, #0
 8006f70:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f78:	d11b      	bne.n	8006fb2 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	633b      	str	r3, [r7, #48]	; 0x30
 8006f7e:	e014      	b.n	8006faa <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f82:	005b      	lsls	r3, r3, #1
 8006f84:	3338      	adds	r3, #56	; 0x38
 8006f86:	443b      	add	r3, r7
 8006f88:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d807      	bhi.n	8006fa4 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	3338      	adds	r3, #56	; 0x38
 8006f9a:	443b      	add	r3, r7
 8006f9c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006fa0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006fa2:	e021      	b.n	8006fe8 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa6:	3301      	adds	r3, #1
 8006fa8:	633b      	str	r3, [r7, #48]	; 0x30
 8006faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fac:	2b02      	cmp	r3, #2
 8006fae:	d9e7      	bls.n	8006f80 <RCC_SetFlashLatency+0x48>
 8006fb0:	e01a      	b.n	8006fe8 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fb6:	e014      	b.n	8006fe2 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fba:	005b      	lsls	r3, r3, #1
 8006fbc:	3338      	adds	r3, #56	; 0x38
 8006fbe:	443b      	add	r3, r7
 8006fc0:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d807      	bhi.n	8006fdc <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	3338      	adds	r3, #56	; 0x38
 8006fd2:	443b      	add	r3, r7
 8006fd4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006fd8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006fda:	e005      	b.n	8006fe8 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fde:	3301      	adds	r3, #1
 8006fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fe4:	2b02      	cmp	r3, #2
 8006fe6:	d9e7      	bls.n	8006fb8 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006fe8:	4b13      	ldr	r3, [pc, #76]	; (8007038 <RCC_SetFlashLatency+0x100>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f023 0207 	bic.w	r2, r3, #7
 8006ff0:	4911      	ldr	r1, [pc, #68]	; (8007038 <RCC_SetFlashLatency+0x100>)
 8006ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006ff8:	f7fd f920 	bl	800423c <HAL_GetTick>
 8006ffc:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006ffe:	e008      	b.n	8007012 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007000:	f7fd f91c 	bl	800423c <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	2b02      	cmp	r3, #2
 800700c:	d901      	bls.n	8007012 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 800700e:	2303      	movs	r3, #3
 8007010:	e007      	b.n	8007022 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8007012:	4b09      	ldr	r3, [pc, #36]	; (8007038 <RCC_SetFlashLatency+0x100>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f003 0307 	and.w	r3, r3, #7
 800701a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800701c:	429a      	cmp	r2, r3
 800701e:	d1ef      	bne.n	8007000 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8007020:	2300      	movs	r3, #0
}
 8007022:	4618      	mov	r0, r3
 8007024:	3738      	adds	r7, #56	; 0x38
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}
 800702a:	bf00      	nop
 800702c:	0800ff34 	.word	0x0800ff34
 8007030:	0800ff3c 	.word	0x0800ff3c
 8007034:	0800ff44 	.word	0x0800ff44
 8007038:	58004000 	.word	0x58004000

0800703c <LL_RCC_LSE_IsReady>:
{
 800703c:	b480      	push	{r7}
 800703e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8007040:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007048:	f003 0302 	and.w	r3, r3, #2
 800704c:	2b02      	cmp	r3, #2
 800704e:	d101      	bne.n	8007054 <LL_RCC_LSE_IsReady+0x18>
 8007050:	2301      	movs	r3, #1
 8007052:	e000      	b.n	8007056 <LL_RCC_LSE_IsReady+0x1a>
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	46bd      	mov	sp, r7
 800705a:	bc80      	pop	{r7}
 800705c:	4770      	bx	lr

0800705e <LL_RCC_SetUSARTClockSource>:
{
 800705e:	b480      	push	{r7}
 8007060:	b083      	sub	sp, #12
 8007062:	af00      	add	r7, sp, #0
 8007064:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8007066:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800706a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	0c1b      	lsrs	r3, r3, #16
 8007072:	43db      	mvns	r3, r3
 8007074:	401a      	ands	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	b29b      	uxth	r3, r3
 800707a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800707e:	4313      	orrs	r3, r2
 8007080:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	bc80      	pop	{r7}
 800708c:	4770      	bx	lr

0800708e <LL_RCC_SetI2SClockSource>:
{
 800708e:	b480      	push	{r7}
 8007090:	b083      	sub	sp, #12
 8007092:	af00      	add	r7, sp, #0
 8007094:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8007096:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800709a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800709e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80070a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4313      	orrs	r3, r2
 80070aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80070ae:	bf00      	nop
 80070b0:	370c      	adds	r7, #12
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bc80      	pop	{r7}
 80070b6:	4770      	bx	lr

080070b8 <LL_RCC_SetLPUARTClockSource>:
{
 80070b8:	b480      	push	{r7}
 80070ba:	b083      	sub	sp, #12
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80070c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070c8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80070cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80070d8:	bf00      	nop
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	bc80      	pop	{r7}
 80070e0:	4770      	bx	lr

080070e2 <LL_RCC_SetI2CClockSource>:
{
 80070e2:	b480      	push	{r7}
 80070e4:	b083      	sub	sp, #12
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80070ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	091b      	lsrs	r3, r3, #4
 80070f6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80070fa:	43db      	mvns	r3, r3
 80070fc:	401a      	ands	r2, r3
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	011b      	lsls	r3, r3, #4
 8007102:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8007106:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800710a:	4313      	orrs	r3, r2
 800710c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007110:	bf00      	nop
 8007112:	370c      	adds	r7, #12
 8007114:	46bd      	mov	sp, r7
 8007116:	bc80      	pop	{r7}
 8007118:	4770      	bx	lr

0800711a <LL_RCC_SetLPTIMClockSource>:
{
 800711a:	b480      	push	{r7}
 800711c:	b083      	sub	sp, #12
 800711e:	af00      	add	r7, sp, #0
 8007120:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8007122:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007126:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	0c1b      	lsrs	r3, r3, #16
 800712e:	041b      	lsls	r3, r3, #16
 8007130:	43db      	mvns	r3, r3
 8007132:	401a      	ands	r2, r3
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	041b      	lsls	r3, r3, #16
 8007138:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800713c:	4313      	orrs	r3, r2
 800713e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007142:	bf00      	nop
 8007144:	370c      	adds	r7, #12
 8007146:	46bd      	mov	sp, r7
 8007148:	bc80      	pop	{r7}
 800714a:	4770      	bx	lr

0800714c <LL_RCC_SetRNGClockSource>:
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8007154:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800715c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8007160:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4313      	orrs	r3, r2
 8007168:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800716c:	bf00      	nop
 800716e:	370c      	adds	r7, #12
 8007170:	46bd      	mov	sp, r7
 8007172:	bc80      	pop	{r7}
 8007174:	4770      	bx	lr

08007176 <LL_RCC_SetADCClockSource>:
{
 8007176:	b480      	push	{r7}
 8007178:	b083      	sub	sp, #12
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800717e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007182:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007186:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800718a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	4313      	orrs	r3, r2
 8007192:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007196:	bf00      	nop
 8007198:	370c      	adds	r7, #12
 800719a:	46bd      	mov	sp, r7
 800719c:	bc80      	pop	{r7}
 800719e:	4770      	bx	lr

080071a0 <LL_RCC_SetRTCClockSource>:
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80071a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80071b4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80071c0:	bf00      	nop
 80071c2:	370c      	adds	r7, #12
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bc80      	pop	{r7}
 80071c8:	4770      	bx	lr

080071ca <LL_RCC_GetRTCClockSource>:
{
 80071ca:	b480      	push	{r7}
 80071cc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80071ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80071da:	4618      	mov	r0, r3
 80071dc:	46bd      	mov	sp, r7
 80071de:	bc80      	pop	{r7}
 80071e0:	4770      	bx	lr

080071e2 <LL_RCC_ForceBackupDomainReset>:
{
 80071e2:	b480      	push	{r7}
 80071e4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80071e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80071f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80071fa:	bf00      	nop
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bc80      	pop	{r7}
 8007200:	4770      	bx	lr

08007202 <LL_RCC_ReleaseBackupDomainReset>:
{
 8007202:	b480      	push	{r7}
 8007204:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007206:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800720a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800720e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007212:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007216:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800721a:	bf00      	nop
 800721c:	46bd      	mov	sp, r7
 800721e:	bc80      	pop	{r7}
 8007220:	4770      	bx	lr
	...

08007224 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800722c:	2300      	movs	r3, #0
 800722e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8007230:	2300      	movs	r3, #0
 8007232:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8007234:	2300      	movs	r3, #0
 8007236:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007240:	2b00      	cmp	r3, #0
 8007242:	d058      	beq.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8007244:	f7fe fd1e 	bl	8005c84 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007248:	f7fc fff8 	bl	800423c <HAL_GetTick>
 800724c:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800724e:	e009      	b.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007250:	f7fc fff4 	bl	800423c <HAL_GetTick>
 8007254:	4602      	mov	r2, r0
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	1ad3      	subs	r3, r2, r3
 800725a:	2b02      	cmp	r3, #2
 800725c:	d902      	bls.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800725e:	2303      	movs	r3, #3
 8007260:	74fb      	strb	r3, [r7, #19]
        break;
 8007262:	e006      	b.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8007264:	4b7b      	ldr	r3, [pc, #492]	; (8007454 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800726c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007270:	d1ee      	bne.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8007272:	7cfb      	ldrb	r3, [r7, #19]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d13c      	bne.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8007278:	f7ff ffa7 	bl	80071ca <LL_RCC_GetRTCClockSource>
 800727c:	4602      	mov	r2, r0
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007282:	429a      	cmp	r2, r3
 8007284:	d00f      	beq.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007286:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800728a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800728e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007292:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007294:	f7ff ffa5 	bl	80071e2 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007298:	f7ff ffb3 	bl	8007202 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800729c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	f003 0302 	and.w	r3, r3, #2
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d014      	beq.n	80072da <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072b0:	f7fc ffc4 	bl	800423c <HAL_GetTick>
 80072b4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80072b6:	e00b      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072b8:	f7fc ffc0 	bl	800423c <HAL_GetTick>
 80072bc:	4602      	mov	r2, r0
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	1ad3      	subs	r3, r2, r3
 80072c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d902      	bls.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80072ca:	2303      	movs	r3, #3
 80072cc:	74fb      	strb	r3, [r7, #19]
            break;
 80072ce:	e004      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80072d0:	f7ff feb4 	bl	800703c <LL_RCC_LSE_IsReady>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d1ee      	bne.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80072da:	7cfb      	ldrb	r3, [r7, #19]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d105      	bne.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072e4:	4618      	mov	r0, r3
 80072e6:	f7ff ff5b 	bl	80071a0 <LL_RCC_SetRTCClockSource>
 80072ea:	e004      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80072ec:	7cfb      	ldrb	r3, [r7, #19]
 80072ee:	74bb      	strb	r3, [r7, #18]
 80072f0:	e001      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072f2:	7cfb      	ldrb	r3, [r7, #19]
 80072f4:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0301 	and.w	r3, r3, #1
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d004      	beq.n	800730c <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	4618      	mov	r0, r3
 8007308:	f7ff fea9 	bl	800705e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f003 0302 	and.w	r3, r3, #2
 8007314:	2b00      	cmp	r3, #0
 8007316:	d004      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	4618      	mov	r0, r3
 800731e:	f7ff fe9e 	bl	800705e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f003 0320 	and.w	r3, r3, #32
 800732a:	2b00      	cmp	r3, #0
 800732c:	d004      	beq.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	691b      	ldr	r3, [r3, #16]
 8007332:	4618      	mov	r0, r3
 8007334:	f7ff fec0 	bl	80070b8 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007340:	2b00      	cmp	r3, #0
 8007342:	d004      	beq.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6a1b      	ldr	r3, [r3, #32]
 8007348:	4618      	mov	r0, r3
 800734a:	f7ff fee6 	bl	800711a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007356:	2b00      	cmp	r3, #0
 8007358:	d004      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735e:	4618      	mov	r0, r3
 8007360:	f7ff fedb 	bl	800711a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800736c:	2b00      	cmp	r3, #0
 800736e:	d004      	beq.n	800737a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007374:	4618      	mov	r0, r3
 8007376:	f7ff fed0 	bl	800711a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007382:	2b00      	cmp	r3, #0
 8007384:	d004      	beq.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	695b      	ldr	r3, [r3, #20]
 800738a:	4618      	mov	r0, r3
 800738c:	f7ff fea9 	bl	80070e2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007398:	2b00      	cmp	r3, #0
 800739a:	d004      	beq.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	699b      	ldr	r3, [r3, #24]
 80073a0:	4618      	mov	r0, r3
 80073a2:	f7ff fe9e 	bl	80070e2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d004      	beq.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	69db      	ldr	r3, [r3, #28]
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7ff fe93 	bl	80070e2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f003 0310 	and.w	r3, r3, #16
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d011      	beq.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	4618      	mov	r0, r3
 80073ce:	f7ff fe5e 	bl	800708e <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073da:	d107      	bne.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80073dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073e0:	68db      	ldr	r3, [r3, #12]
 80073e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80073e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80073ea:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d010      	beq.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073fc:	4618      	mov	r0, r3
 80073fe:	f7ff fea5 	bl	800714c <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007406:	2b00      	cmp	r3, #0
 8007408:	d107      	bne.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800740a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007414:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007418:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007422:	2b00      	cmp	r3, #0
 8007424:	d011      	beq.n	800744a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800742a:	4618      	mov	r0, r3
 800742c:	f7ff fea3 	bl	8007176 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007434:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007438:	d107      	bne.n	800744a <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800743a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007448:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800744a:	7cbb      	ldrb	r3, [r7, #18]
}
 800744c:	4618      	mov	r0, r3
 800744e:	3718      	adds	r7, #24
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}
 8007454:	58000400 	.word	0x58000400

08007458 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007460:	2301      	movs	r3, #1
 8007462:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d068      	beq.n	800753c <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8007470:	b2db      	uxtb	r3, r3
 8007472:	2b00      	cmp	r3, #0
 8007474:	d106      	bne.n	8007484 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f7fc fcc4 	bl	8003e0c <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2202      	movs	r2, #2
 8007488:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800748c:	4b2e      	ldr	r3, [pc, #184]	; (8007548 <HAL_RTC_Init+0xf0>)
 800748e:	22ca      	movs	r2, #202	; 0xca
 8007490:	625a      	str	r2, [r3, #36]	; 0x24
 8007492:	4b2d      	ldr	r3, [pc, #180]	; (8007548 <HAL_RTC_Init+0xf0>)
 8007494:	2253      	movs	r2, #83	; 0x53
 8007496:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f000 f9fb 	bl	8007894 <RTC_EnterInitMode>
 800749e:	4603      	mov	r3, r0
 80074a0:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 80074a2:	7bfb      	ldrb	r3, [r7, #15]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d13f      	bne.n	8007528 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80074a8:	4b27      	ldr	r3, [pc, #156]	; (8007548 <HAL_RTC_Init+0xf0>)
 80074aa:	699b      	ldr	r3, [r3, #24]
 80074ac:	4a26      	ldr	r2, [pc, #152]	; (8007548 <HAL_RTC_Init+0xf0>)
 80074ae:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 80074b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074b6:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80074b8:	4b23      	ldr	r3, [pc, #140]	; (8007548 <HAL_RTC_Init+0xf0>)
 80074ba:	699a      	ldr	r2, [r3, #24]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6859      	ldr	r1, [r3, #4]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	691b      	ldr	r3, [r3, #16]
 80074c4:	4319      	orrs	r1, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	699b      	ldr	r3, [r3, #24]
 80074ca:	430b      	orrs	r3, r1
 80074cc:	491e      	ldr	r1, [pc, #120]	; (8007548 <HAL_RTC_Init+0xf0>)
 80074ce:	4313      	orrs	r3, r2
 80074d0:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	68da      	ldr	r2, [r3, #12]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	041b      	lsls	r3, r3, #16
 80074dc:	491a      	ldr	r1, [pc, #104]	; (8007548 <HAL_RTC_Init+0xf0>)
 80074de:	4313      	orrs	r3, r2
 80074e0:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80074e2:	4b19      	ldr	r3, [pc, #100]	; (8007548 <HAL_RTC_Init+0xf0>)
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f2:	430b      	orrs	r3, r1
 80074f4:	4914      	ldr	r1, [pc, #80]	; (8007548 <HAL_RTC_Init+0xf0>)
 80074f6:	4313      	orrs	r3, r2
 80074f8:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 f9fe 	bl	80078fc <RTC_ExitInitMode>
 8007500:	4603      	mov	r3, r0
 8007502:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8007504:	7bfb      	ldrb	r3, [r7, #15]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d10e      	bne.n	8007528 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 800750a:	4b0f      	ldr	r3, [pc, #60]	; (8007548 <HAL_RTC_Init+0xf0>)
 800750c:	699b      	ldr	r3, [r3, #24]
 800750e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a19      	ldr	r1, [r3, #32]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	69db      	ldr	r3, [r3, #28]
 800751a:	4319      	orrs	r1, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	695b      	ldr	r3, [r3, #20]
 8007520:	430b      	orrs	r3, r1
 8007522:	4909      	ldr	r1, [pc, #36]	; (8007548 <HAL_RTC_Init+0xf0>)
 8007524:	4313      	orrs	r3, r2
 8007526:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007528:	4b07      	ldr	r3, [pc, #28]	; (8007548 <HAL_RTC_Init+0xf0>)
 800752a:	22ff      	movs	r2, #255	; 0xff
 800752c:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800752e:	7bfb      	ldrb	r3, [r7, #15]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d103      	bne.n	800753c <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800753c:	7bfb      	ldrb	r3, [r7, #15]
}
 800753e:	4618      	mov	r0, r3
 8007540:	3710      	adds	r7, #16
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
 8007546:	bf00      	nop
 8007548:	40002800 	.word	0x40002800

0800754c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800754c:	b590      	push	{r4, r7, lr}
 800754e:	b087      	sub	sp, #28
 8007550:	af00      	add	r7, sp, #0
 8007552:	60f8      	str	r0, [r7, #12]
 8007554:	60b9      	str	r1, [r7, #8]
 8007556:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8007558:	2300      	movs	r3, #0
 800755a:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007562:	2b01      	cmp	r3, #1
 8007564:	d101      	bne.n	800756a <HAL_RTC_SetAlarm_IT+0x1e>
 8007566:	2302      	movs	r3, #2
 8007568:	e0e5      	b.n	8007736 <HAL_RTC_SetAlarm_IT+0x1ea>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2201      	movs	r2, #1
 800756e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2202      	movs	r2, #2
 8007576:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800757a:	4b71      	ldr	r3, [pc, #452]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007582:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800758a:	d05c      	beq.n	8007646 <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d136      	bne.n	8007600 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007592:	4b6b      	ldr	r3, [pc, #428]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007594:	699b      	ldr	r3, [r3, #24]
 8007596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800759a:	2b00      	cmp	r3, #0
 800759c:	d102      	bne.n	80075a4 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	2200      	movs	r2, #0
 80075a2:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	4618      	mov	r0, r3
 80075aa:	f000 f9e5 	bl	8007978 <RTC_ByteToBcd2>
 80075ae:	4603      	mov	r3, r0
 80075b0:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	785b      	ldrb	r3, [r3, #1]
 80075b6:	4618      	mov	r0, r3
 80075b8:	f000 f9de 	bl	8007978 <RTC_ByteToBcd2>
 80075bc:	4603      	mov	r3, r0
 80075be:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80075c0:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	789b      	ldrb	r3, [r3, #2]
 80075c6:	4618      	mov	r0, r3
 80075c8:	f000 f9d6 	bl	8007978 <RTC_ByteToBcd2>
 80075cc:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80075ce:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	78db      	ldrb	r3, [r3, #3]
 80075d6:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80075d8:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80075e2:	4618      	mov	r0, r3
 80075e4:	f000 f9c8 	bl	8007978 <RTC_ByteToBcd2>
 80075e8:	4603      	mov	r3, r0
 80075ea:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80075ec:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80075f4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80075fa:	4313      	orrs	r3, r2
 80075fc:	617b      	str	r3, [r7, #20]
 80075fe:	e022      	b.n	8007646 <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007600:	4b4f      	ldr	r3, [pc, #316]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007602:	699b      	ldr	r3, [r3, #24]
 8007604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007608:	2b00      	cmp	r3, #0
 800760a:	d102      	bne.n	8007612 <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	2200      	movs	r2, #0
 8007610:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	781b      	ldrb	r3, [r3, #0]
 8007616:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	785b      	ldrb	r3, [r3, #1]
 800761c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800761e:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007620:	68ba      	ldr	r2, [r7, #8]
 8007622:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007624:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	78db      	ldrb	r3, [r3, #3]
 800762a:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800762c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007634:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007636:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800763c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007642:	4313      	orrs	r3, r2
 8007644:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007646:	4b3e      	ldr	r3, [pc, #248]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007648:	22ca      	movs	r2, #202	; 0xca
 800764a:	625a      	str	r2, [r3, #36]	; 0x24
 800764c:	4b3c      	ldr	r3, [pc, #240]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800764e:	2253      	movs	r2, #83	; 0x53
 8007650:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007656:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800765a:	d12c      	bne.n	80076b6 <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800765c:	4b38      	ldr	r3, [pc, #224]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800765e:	699b      	ldr	r3, [r3, #24]
 8007660:	4a37      	ldr	r2, [pc, #220]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007662:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007666:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007668:	4b35      	ldr	r3, [pc, #212]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800766a:	2201      	movs	r2, #1
 800766c:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007674:	d107      	bne.n	8007686 <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	699a      	ldr	r2, [r3, #24]
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	69db      	ldr	r3, [r3, #28]
 800767e:	4930      	ldr	r1, [pc, #192]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007680:	4313      	orrs	r3, r2
 8007682:	644b      	str	r3, [r1, #68]	; 0x44
 8007684:	e006      	b.n	8007694 <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8007686:	4a2e      	ldr	r2, [pc, #184]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800768c:	4a2c      	ldr	r2, [pc, #176]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	699b      	ldr	r3, [r3, #24]
 8007692:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8007694:	4a2a      	ldr	r2, [pc, #168]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076a0:	f043 0201 	orr.w	r2, r3, #1
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80076a8:	4b25      	ldr	r3, [pc, #148]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80076aa:	699b      	ldr	r3, [r3, #24]
 80076ac:	4a24      	ldr	r2, [pc, #144]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80076ae:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 80076b2:	6193      	str	r3, [r2, #24]
 80076b4:	e02b      	b.n	800770e <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80076b6:	4b22      	ldr	r3, [pc, #136]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	4a21      	ldr	r2, [pc, #132]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80076bc:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80076c0:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80076c2:	4b1f      	ldr	r3, [pc, #124]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80076c4:	2202      	movs	r2, #2
 80076c6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076ce:	d107      	bne.n	80076e0 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	699a      	ldr	r2, [r3, #24]
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	69db      	ldr	r3, [r3, #28]
 80076d8:	4919      	ldr	r1, [pc, #100]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80076da:	4313      	orrs	r3, r2
 80076dc:	64cb      	str	r3, [r1, #76]	; 0x4c
 80076de:	e006      	b.n	80076ee <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80076e0:	4a17      	ldr	r2, [pc, #92]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80076e6:	4a16      	ldr	r2, [pc, #88]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	699b      	ldr	r3, [r3, #24]
 80076ec:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80076ee:	4a14      	ldr	r2, [pc, #80]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076fa:	f043 0202 	orr.w	r2, r3, #2
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007702:	4b0f      	ldr	r3, [pc, #60]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	4a0e      	ldr	r2, [pc, #56]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007708:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 800770c:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800770e:	4b0d      	ldr	r3, [pc, #52]	; (8007744 <HAL_RTC_SetAlarm_IT+0x1f8>)
 8007710:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007714:	4a0b      	ldr	r2, [pc, #44]	; (8007744 <HAL_RTC_SetAlarm_IT+0x1f8>)
 8007716:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800771a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800771e:	4b08      	ldr	r3, [pc, #32]	; (8007740 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007720:	22ff      	movs	r2, #255	; 0xff
 8007722:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2200      	movs	r2, #0
 8007730:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	371c      	adds	r7, #28
 800773a:	46bd      	mov	sp, r7
 800773c:	bd90      	pop	{r4, r7, pc}
 800773e:	bf00      	nop
 8007740:	40002800 	.word	0x40002800
 8007744:	58000800 	.word	0x58000800

08007748 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007758:	2b01      	cmp	r3, #1
 800775a:	d101      	bne.n	8007760 <HAL_RTC_DeactivateAlarm+0x18>
 800775c:	2302      	movs	r3, #2
 800775e:	e042      	b.n	80077e6 <HAL_RTC_DeactivateAlarm+0x9e>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2202      	movs	r2, #2
 800776c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007770:	4b1f      	ldr	r3, [pc, #124]	; (80077f0 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007772:	22ca      	movs	r2, #202	; 0xca
 8007774:	625a      	str	r2, [r3, #36]	; 0x24
 8007776:	4b1e      	ldr	r3, [pc, #120]	; (80077f0 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007778:	2253      	movs	r2, #83	; 0x53
 800777a:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007782:	d112      	bne.n	80077aa <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8007784:	4b1a      	ldr	r3, [pc, #104]	; (80077f0 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007788:	4a19      	ldr	r2, [pc, #100]	; (80077f0 <HAL_RTC_DeactivateAlarm+0xa8>)
 800778a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800778e:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007790:	4b17      	ldr	r3, [pc, #92]	; (80077f0 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007792:	699b      	ldr	r3, [r3, #24]
 8007794:	4a16      	ldr	r2, [pc, #88]	; (80077f0 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007796:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800779a:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a0:	f023 0201 	bic.w	r2, r3, #1
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	631a      	str	r2, [r3, #48]	; 0x30
 80077a8:	e011      	b.n	80077ce <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80077aa:	4b11      	ldr	r3, [pc, #68]	; (80077f0 <HAL_RTC_DeactivateAlarm+0xa8>)
 80077ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077ae:	4a10      	ldr	r2, [pc, #64]	; (80077f0 <HAL_RTC_DeactivateAlarm+0xa8>)
 80077b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80077b4:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80077b6:	4b0e      	ldr	r3, [pc, #56]	; (80077f0 <HAL_RTC_DeactivateAlarm+0xa8>)
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	4a0d      	ldr	r2, [pc, #52]	; (80077f0 <HAL_RTC_DeactivateAlarm+0xa8>)
 80077bc:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80077c0:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077c6:	f023 0202 	bic.w	r2, r3, #2
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077ce:	4b08      	ldr	r3, [pc, #32]	; (80077f0 <HAL_RTC_DeactivateAlarm+0xa8>)
 80077d0:	22ff      	movs	r2, #255	; 0xff
 80077d2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2201      	movs	r2, #1
 80077d8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80077e4:	2300      	movs	r3, #0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	370c      	adds	r7, #12
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bc80      	pop	{r7}
 80077ee:	4770      	bx	lr
 80077f0:	40002800 	.word	0x40002800

080077f4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80077fc:	4b11      	ldr	r3, [pc, #68]	; (8007844 <HAL_RTC_AlarmIRQHandler+0x50>)
 80077fe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007804:	4013      	ands	r3, r2
 8007806:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f003 0301 	and.w	r3, r3, #1
 800780e:	2b00      	cmp	r3, #0
 8007810:	d005      	beq.n	800781e <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007812:	4b0c      	ldr	r3, [pc, #48]	; (8007844 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007814:	2201      	movs	r2, #1
 8007816:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f7fc fe9c 	bl	8004556 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	f003 0302 	and.w	r3, r3, #2
 8007824:	2b00      	cmp	r3, #0
 8007826:	d005      	beq.n	8007834 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007828:	4b06      	ldr	r3, [pc, #24]	; (8007844 <HAL_RTC_AlarmIRQHandler+0x50>)
 800782a:	2202      	movs	r2, #2
 800782c:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 f94a 	bl	8007ac8 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800783c:	bf00      	nop
 800783e:	3710      	adds	r7, #16
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}
 8007844:	40002800 	.word	0x40002800

08007848 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b084      	sub	sp, #16
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 8007850:	4b0f      	ldr	r3, [pc, #60]	; (8007890 <HAL_RTC_WaitForSynchro+0x48>)
 8007852:	68db      	ldr	r3, [r3, #12]
 8007854:	4a0e      	ldr	r2, [pc, #56]	; (8007890 <HAL_RTC_WaitForSynchro+0x48>)
 8007856:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 800785a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800785c:	f7fc fcee 	bl	800423c <HAL_GetTick>
 8007860:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007862:	e009      	b.n	8007878 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007864:	f7fc fcea 	bl	800423c <HAL_GetTick>
 8007868:	4602      	mov	r2, r0
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	1ad3      	subs	r3, r2, r3
 800786e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007872:	d901      	bls.n	8007878 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	e006      	b.n	8007886 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007878:	4b05      	ldr	r3, [pc, #20]	; (8007890 <HAL_RTC_WaitForSynchro+0x48>)
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	f003 0320 	and.w	r3, r3, #32
 8007880:	2b00      	cmp	r3, #0
 8007882:	d0ef      	beq.n	8007864 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007884:	2300      	movs	r3, #0
}
 8007886:	4618      	mov	r0, r3
 8007888:	3710      	adds	r7, #16
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	40002800 	.word	0x40002800

08007894 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800789c:	2300      	movs	r3, #0
 800789e:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80078a0:	4b15      	ldr	r3, [pc, #84]	; (80078f8 <RTC_EnterInitMode+0x64>)
 80078a2:	68db      	ldr	r3, [r3, #12]
 80078a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d120      	bne.n	80078ee <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80078ac:	4b12      	ldr	r3, [pc, #72]	; (80078f8 <RTC_EnterInitMode+0x64>)
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	4a11      	ldr	r2, [pc, #68]	; (80078f8 <RTC_EnterInitMode+0x64>)
 80078b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078b6:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80078b8:	f7fc fcc0 	bl	800423c <HAL_GetTick>
 80078bc:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80078be:	e00d      	b.n	80078dc <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80078c0:	f7fc fcbc 	bl	800423c <HAL_GetTick>
 80078c4:	4602      	mov	r2, r0
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	1ad3      	subs	r3, r2, r3
 80078ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80078ce:	d905      	bls.n	80078dc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80078d0:	2303      	movs	r3, #3
 80078d2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2203      	movs	r2, #3
 80078d8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80078dc:	4b06      	ldr	r3, [pc, #24]	; (80078f8 <RTC_EnterInitMode+0x64>)
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d102      	bne.n	80078ee <RTC_EnterInitMode+0x5a>
 80078e8:	7bfb      	ldrb	r3, [r7, #15]
 80078ea:	2b03      	cmp	r3, #3
 80078ec:	d1e8      	bne.n	80078c0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80078ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3710      	adds	r7, #16
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}
 80078f8:	40002800 	.word	0x40002800

080078fc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007904:	2300      	movs	r3, #0
 8007906:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007908:	4b1a      	ldr	r3, [pc, #104]	; (8007974 <RTC_ExitInitMode+0x78>)
 800790a:	68db      	ldr	r3, [r3, #12]
 800790c:	4a19      	ldr	r2, [pc, #100]	; (8007974 <RTC_ExitInitMode+0x78>)
 800790e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007912:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007914:	4b17      	ldr	r3, [pc, #92]	; (8007974 <RTC_ExitInitMode+0x78>)
 8007916:	699b      	ldr	r3, [r3, #24]
 8007918:	f003 0320 	and.w	r3, r3, #32
 800791c:	2b00      	cmp	r3, #0
 800791e:	d10c      	bne.n	800793a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f7ff ff91 	bl	8007848 <HAL_RTC_WaitForSynchro>
 8007926:	4603      	mov	r3, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	d01e      	beq.n	800796a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2203      	movs	r2, #3
 8007930:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8007934:	2303      	movs	r3, #3
 8007936:	73fb      	strb	r3, [r7, #15]
 8007938:	e017      	b.n	800796a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800793a:	4b0e      	ldr	r3, [pc, #56]	; (8007974 <RTC_ExitInitMode+0x78>)
 800793c:	699b      	ldr	r3, [r3, #24]
 800793e:	4a0d      	ldr	r2, [pc, #52]	; (8007974 <RTC_ExitInitMode+0x78>)
 8007940:	f023 0320 	bic.w	r3, r3, #32
 8007944:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f7ff ff7e 	bl	8007848 <HAL_RTC_WaitForSynchro>
 800794c:	4603      	mov	r3, r0
 800794e:	2b00      	cmp	r3, #0
 8007950:	d005      	beq.n	800795e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2203      	movs	r2, #3
 8007956:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800795a:	2303      	movs	r3, #3
 800795c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800795e:	4b05      	ldr	r3, [pc, #20]	; (8007974 <RTC_ExitInitMode+0x78>)
 8007960:	699b      	ldr	r3, [r3, #24]
 8007962:	4a04      	ldr	r2, [pc, #16]	; (8007974 <RTC_ExitInitMode+0x78>)
 8007964:	f043 0320 	orr.w	r3, r3, #32
 8007968:	6193      	str	r3, [r2, #24]
  }

  return status;
 800796a:	7bfb      	ldrb	r3, [r7, #15]
}
 800796c:	4618      	mov	r0, r3
 800796e:	3710      	adds	r7, #16
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}
 8007974:	40002800 	.word	0x40002800

08007978 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007978:	b480      	push	{r7}
 800797a:	b085      	sub	sp, #20
 800797c:	af00      	add	r7, sp, #0
 800797e:	4603      	mov	r3, r0
 8007980:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8007986:	79fb      	ldrb	r3, [r7, #7]
 8007988:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800798a:	e005      	b.n	8007998 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	3301      	adds	r3, #1
 8007990:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007992:	7afb      	ldrb	r3, [r7, #11]
 8007994:	3b0a      	subs	r3, #10
 8007996:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007998:	7afb      	ldrb	r3, [r7, #11]
 800799a:	2b09      	cmp	r3, #9
 800799c:	d8f6      	bhi.n	800798c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	011b      	lsls	r3, r3, #4
 80079a4:	b2da      	uxtb	r2, r3
 80079a6:	7afb      	ldrb	r3, [r7, #11]
 80079a8:	4313      	orrs	r3, r2
 80079aa:	b2db      	uxtb	r3, r3
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3714      	adds	r7, #20
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bc80      	pop	{r7}
 80079b4:	4770      	bx	lr
	...

080079b8 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d101      	bne.n	80079ce <HAL_RTCEx_EnableBypassShadow+0x16>
 80079ca:	2302      	movs	r3, #2
 80079cc:	e01f      	b.n	8007a0e <HAL_RTCEx_EnableBypassShadow+0x56>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2201      	movs	r2, #1
 80079d2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2202      	movs	r2, #2
 80079da:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80079de:	4b0e      	ldr	r3, [pc, #56]	; (8007a18 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80079e0:	22ca      	movs	r2, #202	; 0xca
 80079e2:	625a      	str	r2, [r3, #36]	; 0x24
 80079e4:	4b0c      	ldr	r3, [pc, #48]	; (8007a18 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80079e6:	2253      	movs	r2, #83	; 0x53
 80079e8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80079ea:	4b0b      	ldr	r3, [pc, #44]	; (8007a18 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80079ec:	699b      	ldr	r3, [r3, #24]
 80079ee:	4a0a      	ldr	r2, [pc, #40]	; (8007a18 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80079f0:	f043 0320 	orr.w	r3, r3, #32
 80079f4:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079f6:	4b08      	ldr	r3, [pc, #32]	; (8007a18 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80079f8:	22ff      	movs	r2, #255	; 0xff
 80079fa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2201      	movs	r2, #1
 8007a00:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2200      	movs	r2, #0
 8007a08:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007a0c:	2300      	movs	r3, #0
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	370c      	adds	r7, #12
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bc80      	pop	{r7}
 8007a16:	4770      	bx	lr
 8007a18:	40002800 	.word	0x40002800

08007a1c <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d101      	bne.n	8007a32 <HAL_RTCEx_SetSSRU_IT+0x16>
 8007a2e:	2302      	movs	r3, #2
 8007a30:	e027      	b.n	8007a82 <HAL_RTCEx_SetSSRU_IT+0x66>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2201      	movs	r2, #1
 8007a36:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2202      	movs	r2, #2
 8007a3e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007a42:	4b12      	ldr	r3, [pc, #72]	; (8007a8c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007a44:	22ca      	movs	r2, #202	; 0xca
 8007a46:	625a      	str	r2, [r3, #36]	; 0x24
 8007a48:	4b10      	ldr	r3, [pc, #64]	; (8007a8c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007a4a:	2253      	movs	r2, #83	; 0x53
 8007a4c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8007a4e:	4b0f      	ldr	r3, [pc, #60]	; (8007a8c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	4a0e      	ldr	r2, [pc, #56]	; (8007a8c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007a54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a58:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8007a5a:	4b0d      	ldr	r3, [pc, #52]	; (8007a90 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007a5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a60:	4a0b      	ldr	r2, [pc, #44]	; (8007a90 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007a62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007a66:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a6a:	4b08      	ldr	r3, [pc, #32]	; (8007a8c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007a6c:	22ff      	movs	r2, #255	; 0xff
 8007a6e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007a80:	2300      	movs	r3, #0
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	370c      	adds	r7, #12
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bc80      	pop	{r7}
 8007a8a:	4770      	bx	lr
 8007a8c:	40002800 	.word	0x40002800
 8007a90:	58000800 	.word	0x58000800

08007a94 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b082      	sub	sp, #8
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007a9c:	4b09      	ldr	r3, [pc, #36]	; (8007ac4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d005      	beq.n	8007ab4 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007aa8:	4b06      	ldr	r3, [pc, #24]	; (8007ac4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007aaa:	2240      	movs	r2, #64	; 0x40
 8007aac:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f7fc fd5b 	bl	800456a <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8007abc:	bf00      	nop
 8007abe:	3708      	adds	r7, #8
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}
 8007ac4:	40002800 	.word	0x40002800

08007ac8 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b083      	sub	sp, #12
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007ad0:	bf00      	nop
 8007ad2:	370c      	adds	r7, #12
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bc80      	pop	{r7}
 8007ad8:	4770      	bx	lr
	...

08007adc <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b087      	sub	sp, #28
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	60f8      	str	r0, [r7, #12]
 8007ae4:	60b9      	str	r1, [r7, #8]
 8007ae6:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007ae8:	4b07      	ldr	r3, [pc, #28]	; (8007b08 <HAL_RTCEx_BKUPWrite+0x2c>)
 8007aea:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	697a      	ldr	r2, [r7, #20]
 8007af2:	4413      	add	r3, r2
 8007af4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	687a      	ldr	r2, [r7, #4]
 8007afa:	601a      	str	r2, [r3, #0]
}
 8007afc:	bf00      	nop
 8007afe:	371c      	adds	r7, #28
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bc80      	pop	{r7}
 8007b04:	4770      	bx	lr
 8007b06:	bf00      	nop
 8007b08:	4000b100 	.word	0x4000b100

08007b0c <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b085      	sub	sp, #20
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
 8007b14:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007b16:	4b07      	ldr	r3, [pc, #28]	; (8007b34 <HAL_RTCEx_BKUPRead+0x28>)
 8007b18:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	009b      	lsls	r3, r3, #2
 8007b1e:	68fa      	ldr	r2, [r7, #12]
 8007b20:	4413      	add	r3, r2
 8007b22:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3714      	adds	r7, #20
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bc80      	pop	{r7}
 8007b30:	4770      	bx	lr
 8007b32:	bf00      	nop
 8007b34:	4000b100 	.word	0x4000b100

08007b38 <LL_PWR_SetRadioBusyTrigger>:
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8007b40:	4b06      	ldr	r3, [pc, #24]	; (8007b5c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007b48:	4904      	ldr	r1, [pc, #16]	; (8007b5c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	608b      	str	r3, [r1, #8]
}
 8007b50:	bf00      	nop
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bc80      	pop	{r7}
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	58000400 	.word	0x58000400

08007b60 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8007b60:	b480      	push	{r7}
 8007b62:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007b64:	4b05      	ldr	r3, [pc, #20]	; (8007b7c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b6a:	4a04      	ldr	r2, [pc, #16]	; (8007b7c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007b6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007b74:	bf00      	nop
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bc80      	pop	{r7}
 8007b7a:	4770      	bx	lr
 8007b7c:	58000400 	.word	0x58000400

08007b80 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007b80:	b480      	push	{r7}
 8007b82:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007b84:	4b05      	ldr	r3, [pc, #20]	; (8007b9c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b8a:	4a04      	ldr	r2, [pc, #16]	; (8007b9c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007b8c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007b90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007b94:	bf00      	nop
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bc80      	pop	{r7}
 8007b9a:	4770      	bx	lr
 8007b9c:	58000400 	.word	0x58000400

08007ba0 <LL_PWR_ClearFlag_RFBUSY>:
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007ba4:	4b03      	ldr	r3, [pc, #12]	; (8007bb4 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8007ba6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007baa:	619a      	str	r2, [r3, #24]
}
 8007bac:	bf00      	nop
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bc80      	pop	{r7}
 8007bb2:	4770      	bx	lr
 8007bb4:	58000400 	.word	0x58000400

08007bb8 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8007bb8:	b480      	push	{r7}
 8007bba:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007bbc:	4b06      	ldr	r3, [pc, #24]	; (8007bd8 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8007bbe:	695b      	ldr	r3, [r3, #20]
 8007bc0:	f003 0302 	and.w	r3, r3, #2
 8007bc4:	2b02      	cmp	r3, #2
 8007bc6:	d101      	bne.n	8007bcc <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e000      	b.n	8007bce <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bc80      	pop	{r7}
 8007bd4:	4770      	bx	lr
 8007bd6:	bf00      	nop
 8007bd8:	58000400 	.word	0x58000400

08007bdc <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8007bdc:	b480      	push	{r7}
 8007bde:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8007be0:	4b06      	ldr	r3, [pc, #24]	; (8007bfc <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8007be2:	695b      	ldr	r3, [r3, #20]
 8007be4:	f003 0304 	and.w	r3, r3, #4
 8007be8:	2b04      	cmp	r3, #4
 8007bea:	d101      	bne.n	8007bf0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007bec:	2301      	movs	r3, #1
 8007bee:	e000      	b.n	8007bf2 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bc80      	pop	{r7}
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	58000400 	.word	0x58000400

08007c00 <LL_RCC_RF_DisableReset>:
{
 8007c00:	b480      	push	{r7}
 8007c02:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8007c04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007c08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007c0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007c10:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007c14:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8007c18:	bf00      	nop
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bc80      	pop	{r7}
 8007c1e:	4770      	bx	lr

08007c20 <LL_RCC_IsRFUnderReset>:
{
 8007c20:	b480      	push	{r7}
 8007c22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8007c24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007c28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007c2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c34:	d101      	bne.n	8007c3a <LL_RCC_IsRFUnderReset+0x1a>
 8007c36:	2301      	movs	r3, #1
 8007c38:	e000      	b.n	8007c3c <LL_RCC_IsRFUnderReset+0x1c>
 8007c3a:	2300      	movs	r3, #0
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bc80      	pop	{r7}
 8007c42:	4770      	bx	lr

08007c44 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007c4c:	4b06      	ldr	r3, [pc, #24]	; (8007c68 <LL_EXTI_EnableIT_32_63+0x24>)
 8007c4e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007c52:	4905      	ldr	r1, [pc, #20]	; (8007c68 <LL_EXTI_EnableIT_32_63+0x24>)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	4313      	orrs	r3, r2
 8007c58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8007c5c:	bf00      	nop
 8007c5e:	370c      	adds	r7, #12
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bc80      	pop	{r7}
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop
 8007c68:	58000800 	.word	0x58000800

08007c6c <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b084      	sub	sp, #16
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d103      	bne.n	8007c82 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	73fb      	strb	r3, [r7, #15]
    return status;
 8007c7e:	7bfb      	ldrb	r3, [r7, #15]
 8007c80:	e04b      	b.n	8007d1a <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8007c82:	2300      	movs	r3, #0
 8007c84:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	799b      	ldrb	r3, [r3, #6]
 8007c8a:	b2db      	uxtb	r3, r3
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d105      	bne.n	8007c9c <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f7fc f9bc 	bl	8004014 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2202      	movs	r2, #2
 8007ca0:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8007ca2:	f7ff ffad 	bl	8007c00 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007ca6:	4b1f      	ldr	r3, [pc, #124]	; (8007d24 <HAL_SUBGHZ_Init+0xb8>)
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	4613      	mov	r3, r2
 8007cac:	00db      	lsls	r3, r3, #3
 8007cae:	1a9b      	subs	r3, r3, r2
 8007cb0:	009b      	lsls	r3, r3, #2
 8007cb2:	0cdb      	lsrs	r3, r3, #19
 8007cb4:	2264      	movs	r2, #100	; 0x64
 8007cb6:	fb02 f303 	mul.w	r3, r2, r3
 8007cba:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d105      	bne.n	8007cce <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	609a      	str	r2, [r3, #8]
      break;
 8007ccc:	e007      	b.n	8007cde <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8007cd4:	f7ff ffa4 	bl	8007c20 <LL_RCC_IsRFUnderReset>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d1ee      	bne.n	8007cbc <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8007cde:	f7ff ff3f 	bl	8007b60 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8007ce2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007ce6:	f7ff ffad 	bl	8007c44 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007cea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007cee:	f7ff ff23 	bl	8007b38 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8007cf2:	f7ff ff55 	bl	8007ba0 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8007cf6:	7bfb      	ldrb	r3, [r7, #15]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d10a      	bne.n	8007d12 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4618      	mov	r0, r3
 8007d02:	f000 faad 	bl	8008260 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2201      	movs	r2, #1
 8007d0a:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2201      	movs	r2, #1
 8007d16:	719a      	strb	r2, [r3, #6]

  return status;
 8007d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3710      	adds	r7, #16
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	bf00      	nop
 8007d24:	20000000 	.word	0x20000000

08007d28 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b086      	sub	sp, #24
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	607a      	str	r2, [r7, #4]
 8007d32:	461a      	mov	r2, r3
 8007d34:	460b      	mov	r3, r1
 8007d36:	817b      	strh	r3, [r7, #10]
 8007d38:	4613      	mov	r3, r2
 8007d3a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	799b      	ldrb	r3, [r3, #6]
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d14a      	bne.n	8007ddc <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	795b      	ldrb	r3, [r3, #5]
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d101      	bne.n	8007d52 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007d4e:	2302      	movs	r3, #2
 8007d50:	e045      	b.n	8007dde <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2201      	movs	r2, #1
 8007d56:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2202      	movs	r2, #2
 8007d5c:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007d5e:	68f8      	ldr	r0, [r7, #12]
 8007d60:	f000 fb4c 	bl	80083fc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007d64:	f7ff ff0c 	bl	8007b80 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007d68:	210d      	movs	r1, #13
 8007d6a:	68f8      	ldr	r0, [r7, #12]
 8007d6c:	f000 fa98 	bl	80082a0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007d70:	897b      	ldrh	r3, [r7, #10]
 8007d72:	0a1b      	lsrs	r3, r3, #8
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	4619      	mov	r1, r3
 8007d7a:	68f8      	ldr	r0, [r7, #12]
 8007d7c:	f000 fa90 	bl	80082a0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007d80:	897b      	ldrh	r3, [r7, #10]
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	4619      	mov	r1, r3
 8007d86:	68f8      	ldr	r0, [r7, #12]
 8007d88:	f000 fa8a 	bl	80082a0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	82bb      	strh	r3, [r7, #20]
 8007d90:	e00a      	b.n	8007da8 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007d92:	8abb      	ldrh	r3, [r7, #20]
 8007d94:	687a      	ldr	r2, [r7, #4]
 8007d96:	4413      	add	r3, r2
 8007d98:	781b      	ldrb	r3, [r3, #0]
 8007d9a:	4619      	mov	r1, r3
 8007d9c:	68f8      	ldr	r0, [r7, #12]
 8007d9e:	f000 fa7f 	bl	80082a0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007da2:	8abb      	ldrh	r3, [r7, #20]
 8007da4:	3301      	adds	r3, #1
 8007da6:	82bb      	strh	r3, [r7, #20]
 8007da8:	8aba      	ldrh	r2, [r7, #20]
 8007daa:	893b      	ldrh	r3, [r7, #8]
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d3f0      	bcc.n	8007d92 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007db0:	f7ff fed6 	bl	8007b60 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007db4:	68f8      	ldr	r0, [r7, #12]
 8007db6:	f000 fb39 	bl	800842c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d002      	beq.n	8007dc8 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	75fb      	strb	r3, [r7, #23]
 8007dc6:	e001      	b.n	8007dcc <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	715a      	strb	r2, [r3, #5]

    return status;
 8007dd8:	7dfb      	ldrb	r3, [r7, #23]
 8007dda:	e000      	b.n	8007dde <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007ddc:	2302      	movs	r3, #2
  }
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3718      	adds	r7, #24
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}

08007de6 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007de6:	b580      	push	{r7, lr}
 8007de8:	b088      	sub	sp, #32
 8007dea:	af00      	add	r7, sp, #0
 8007dec:	60f8      	str	r0, [r7, #12]
 8007dee:	607a      	str	r2, [r7, #4]
 8007df0:	461a      	mov	r2, r3
 8007df2:	460b      	mov	r3, r1
 8007df4:	817b      	strh	r3, [r7, #10]
 8007df6:	4613      	mov	r3, r2
 8007df8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	799b      	ldrb	r3, [r3, #6]
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d14a      	bne.n	8007e9e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	795b      	ldrb	r3, [r3, #5]
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d101      	bne.n	8007e14 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007e10:	2302      	movs	r3, #2
 8007e12:	e045      	b.n	8007ea0 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2201      	movs	r2, #1
 8007e18:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007e1a:	68f8      	ldr	r0, [r7, #12]
 8007e1c:	f000 faee 	bl	80083fc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007e20:	f7ff feae 	bl	8007b80 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007e24:	211d      	movs	r1, #29
 8007e26:	68f8      	ldr	r0, [r7, #12]
 8007e28:	f000 fa3a 	bl	80082a0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007e2c:	897b      	ldrh	r3, [r7, #10]
 8007e2e:	0a1b      	lsrs	r3, r3, #8
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	4619      	mov	r1, r3
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f000 fa32 	bl	80082a0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007e3c:	897b      	ldrh	r3, [r7, #10]
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	4619      	mov	r1, r3
 8007e42:	68f8      	ldr	r0, [r7, #12]
 8007e44:	f000 fa2c 	bl	80082a0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007e48:	2100      	movs	r1, #0
 8007e4a:	68f8      	ldr	r0, [r7, #12]
 8007e4c:	f000 fa28 	bl	80082a0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007e50:	2300      	movs	r3, #0
 8007e52:	82fb      	strh	r3, [r7, #22]
 8007e54:	e009      	b.n	8007e6a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007e56:	69b9      	ldr	r1, [r7, #24]
 8007e58:	68f8      	ldr	r0, [r7, #12]
 8007e5a:	f000 fa77 	bl	800834c <SUBGHZSPI_Receive>
      pData++;
 8007e5e:	69bb      	ldr	r3, [r7, #24]
 8007e60:	3301      	adds	r3, #1
 8007e62:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007e64:	8afb      	ldrh	r3, [r7, #22]
 8007e66:	3301      	adds	r3, #1
 8007e68:	82fb      	strh	r3, [r7, #22]
 8007e6a:	8afa      	ldrh	r2, [r7, #22]
 8007e6c:	893b      	ldrh	r3, [r7, #8]
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d3f1      	bcc.n	8007e56 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007e72:	f7ff fe75 	bl	8007b60 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	f000 fad8 	bl	800842c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	689b      	ldr	r3, [r3, #8]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d002      	beq.n	8007e8a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	77fb      	strb	r3, [r7, #31]
 8007e88:	e001      	b.n	8007e8e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2201      	movs	r2, #1
 8007e92:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2200      	movs	r2, #0
 8007e98:	715a      	strb	r2, [r3, #5]

    return status;
 8007e9a:	7ffb      	ldrb	r3, [r7, #31]
 8007e9c:	e000      	b.n	8007ea0 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007e9e:	2302      	movs	r3, #2
  }
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3720      	adds	r7, #32
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	607a      	str	r2, [r7, #4]
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	460b      	mov	r3, r1
 8007eb6:	72fb      	strb	r3, [r7, #11]
 8007eb8:	4613      	mov	r3, r2
 8007eba:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	799b      	ldrb	r3, [r3, #6]
 8007ec0:	b2db      	uxtb	r3, r3
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d14a      	bne.n	8007f5c <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	795b      	ldrb	r3, [r3, #5]
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d101      	bne.n	8007ed2 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007ece:	2302      	movs	r3, #2
 8007ed0:	e045      	b.n	8007f5e <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007ed8:	68f8      	ldr	r0, [r7, #12]
 8007eda:	f000 fa8f 	bl	80083fc <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007ede:	7afb      	ldrb	r3, [r7, #11]
 8007ee0:	2b84      	cmp	r3, #132	; 0x84
 8007ee2:	d002      	beq.n	8007eea <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007ee4:	7afb      	ldrb	r3, [r7, #11]
 8007ee6:	2b94      	cmp	r3, #148	; 0x94
 8007ee8:	d103      	bne.n	8007ef2 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2201      	movs	r2, #1
 8007eee:	711a      	strb	r2, [r3, #4]
 8007ef0:	e002      	b.n	8007ef8 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007ef8:	f7ff fe42 	bl	8007b80 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007efc:	7afb      	ldrb	r3, [r7, #11]
 8007efe:	4619      	mov	r1, r3
 8007f00:	68f8      	ldr	r0, [r7, #12]
 8007f02:	f000 f9cd 	bl	80082a0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007f06:	2300      	movs	r3, #0
 8007f08:	82bb      	strh	r3, [r7, #20]
 8007f0a:	e00a      	b.n	8007f22 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007f0c:	8abb      	ldrh	r3, [r7, #20]
 8007f0e:	687a      	ldr	r2, [r7, #4]
 8007f10:	4413      	add	r3, r2
 8007f12:	781b      	ldrb	r3, [r3, #0]
 8007f14:	4619      	mov	r1, r3
 8007f16:	68f8      	ldr	r0, [r7, #12]
 8007f18:	f000 f9c2 	bl	80082a0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007f1c:	8abb      	ldrh	r3, [r7, #20]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	82bb      	strh	r3, [r7, #20]
 8007f22:	8aba      	ldrh	r2, [r7, #20]
 8007f24:	893b      	ldrh	r3, [r7, #8]
 8007f26:	429a      	cmp	r2, r3
 8007f28:	d3f0      	bcc.n	8007f0c <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007f2a:	f7ff fe19 	bl	8007b60 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007f2e:	7afb      	ldrb	r3, [r7, #11]
 8007f30:	2b84      	cmp	r3, #132	; 0x84
 8007f32:	d002      	beq.n	8007f3a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007f34:	68f8      	ldr	r0, [r7, #12]
 8007f36:	f000 fa79 	bl	800842c <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d002      	beq.n	8007f48 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	75fb      	strb	r3, [r7, #23]
 8007f46:	e001      	b.n	8007f4c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2200      	movs	r2, #0
 8007f56:	715a      	strb	r2, [r3, #5]

    return status;
 8007f58:	7dfb      	ldrb	r3, [r7, #23]
 8007f5a:	e000      	b.n	8007f5e <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007f5c:	2302      	movs	r3, #2
  }
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3718      	adds	r7, #24
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}

08007f66 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007f66:	b580      	push	{r7, lr}
 8007f68:	b088      	sub	sp, #32
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	60f8      	str	r0, [r7, #12]
 8007f6e:	607a      	str	r2, [r7, #4]
 8007f70:	461a      	mov	r2, r3
 8007f72:	460b      	mov	r3, r1
 8007f74:	72fb      	strb	r3, [r7, #11]
 8007f76:	4613      	mov	r3, r2
 8007f78:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	799b      	ldrb	r3, [r3, #6]
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d13d      	bne.n	8008004 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	795b      	ldrb	r3, [r3, #5]
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d101      	bne.n	8007f94 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007f90:	2302      	movs	r3, #2
 8007f92:	e038      	b.n	8008006 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2201      	movs	r2, #1
 8007f98:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f000 fa2e 	bl	80083fc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007fa0:	f7ff fdee 	bl	8007b80 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007fa4:	7afb      	ldrb	r3, [r7, #11]
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	68f8      	ldr	r0, [r7, #12]
 8007faa:	f000 f979 	bl	80082a0 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007fae:	2100      	movs	r1, #0
 8007fb0:	68f8      	ldr	r0, [r7, #12]
 8007fb2:	f000 f975 	bl	80082a0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	82fb      	strh	r3, [r7, #22]
 8007fba:	e009      	b.n	8007fd0 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007fbc:	69b9      	ldr	r1, [r7, #24]
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	f000 f9c4 	bl	800834c <SUBGHZSPI_Receive>
      pData++;
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007fca:	8afb      	ldrh	r3, [r7, #22]
 8007fcc:	3301      	adds	r3, #1
 8007fce:	82fb      	strh	r3, [r7, #22]
 8007fd0:	8afa      	ldrh	r2, [r7, #22]
 8007fd2:	893b      	ldrh	r3, [r7, #8]
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d3f1      	bcc.n	8007fbc <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007fd8:	f7ff fdc2 	bl	8007b60 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007fdc:	68f8      	ldr	r0, [r7, #12]
 8007fde:	f000 fa25 	bl	800842c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d002      	beq.n	8007ff0 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	77fb      	strb	r3, [r7, #31]
 8007fee:	e001      	b.n	8007ff4 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	715a      	strb	r2, [r3, #5]

    return status;
 8008000:	7ffb      	ldrb	r3, [r7, #31]
 8008002:	e000      	b.n	8008006 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008004:	2302      	movs	r3, #2
  }
}
 8008006:	4618      	mov	r0, r3
 8008008:	3720      	adds	r7, #32
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}

0800800e <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800800e:	b580      	push	{r7, lr}
 8008010:	b086      	sub	sp, #24
 8008012:	af00      	add	r7, sp, #0
 8008014:	60f8      	str	r0, [r7, #12]
 8008016:	607a      	str	r2, [r7, #4]
 8008018:	461a      	mov	r2, r3
 800801a:	460b      	mov	r3, r1
 800801c:	72fb      	strb	r3, [r7, #11]
 800801e:	4613      	mov	r3, r2
 8008020:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	799b      	ldrb	r3, [r3, #6]
 8008026:	b2db      	uxtb	r3, r3
 8008028:	2b01      	cmp	r3, #1
 800802a:	d13e      	bne.n	80080aa <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	795b      	ldrb	r3, [r3, #5]
 8008030:	2b01      	cmp	r3, #1
 8008032:	d101      	bne.n	8008038 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8008034:	2302      	movs	r3, #2
 8008036:	e039      	b.n	80080ac <HAL_SUBGHZ_WriteBuffer+0x9e>
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2201      	movs	r2, #1
 800803c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800803e:	68f8      	ldr	r0, [r7, #12]
 8008040:	f000 f9dc 	bl	80083fc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008044:	f7ff fd9c 	bl	8007b80 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8008048:	210e      	movs	r1, #14
 800804a:	68f8      	ldr	r0, [r7, #12]
 800804c:	f000 f928 	bl	80082a0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8008050:	7afb      	ldrb	r3, [r7, #11]
 8008052:	4619      	mov	r1, r3
 8008054:	68f8      	ldr	r0, [r7, #12]
 8008056:	f000 f923 	bl	80082a0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800805a:	2300      	movs	r3, #0
 800805c:	82bb      	strh	r3, [r7, #20]
 800805e:	e00a      	b.n	8008076 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8008060:	8abb      	ldrh	r3, [r7, #20]
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	4413      	add	r3, r2
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	4619      	mov	r1, r3
 800806a:	68f8      	ldr	r0, [r7, #12]
 800806c:	f000 f918 	bl	80082a0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8008070:	8abb      	ldrh	r3, [r7, #20]
 8008072:	3301      	adds	r3, #1
 8008074:	82bb      	strh	r3, [r7, #20]
 8008076:	8aba      	ldrh	r2, [r7, #20]
 8008078:	893b      	ldrh	r3, [r7, #8]
 800807a:	429a      	cmp	r2, r3
 800807c:	d3f0      	bcc.n	8008060 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800807e:	f7ff fd6f 	bl	8007b60 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008082:	68f8      	ldr	r0, [r7, #12]
 8008084:	f000 f9d2 	bl	800842c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d002      	beq.n	8008096 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8008090:	2301      	movs	r3, #1
 8008092:	75fb      	strb	r3, [r7, #23]
 8008094:	e001      	b.n	800809a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8008096:	2300      	movs	r3, #0
 8008098:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2201      	movs	r2, #1
 800809e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2200      	movs	r2, #0
 80080a4:	715a      	strb	r2, [r3, #5]

    return status;
 80080a6:	7dfb      	ldrb	r3, [r7, #23]
 80080a8:	e000      	b.n	80080ac <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80080aa:	2302      	movs	r3, #2
  }
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3718      	adds	r7, #24
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b088      	sub	sp, #32
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	607a      	str	r2, [r7, #4]
 80080be:	461a      	mov	r2, r3
 80080c0:	460b      	mov	r3, r1
 80080c2:	72fb      	strb	r3, [r7, #11]
 80080c4:	4613      	mov	r3, r2
 80080c6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	799b      	ldrb	r3, [r3, #6]
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d141      	bne.n	800815a <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	795b      	ldrb	r3, [r3, #5]
 80080da:	2b01      	cmp	r3, #1
 80080dc:	d101      	bne.n	80080e2 <HAL_SUBGHZ_ReadBuffer+0x2e>
 80080de:	2302      	movs	r3, #2
 80080e0:	e03c      	b.n	800815c <HAL_SUBGHZ_ReadBuffer+0xa8>
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2201      	movs	r2, #1
 80080e6:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80080e8:	68f8      	ldr	r0, [r7, #12]
 80080ea:	f000 f987 	bl	80083fc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80080ee:	f7ff fd47 	bl	8007b80 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80080f2:	211e      	movs	r1, #30
 80080f4:	68f8      	ldr	r0, [r7, #12]
 80080f6:	f000 f8d3 	bl	80082a0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80080fa:	7afb      	ldrb	r3, [r7, #11]
 80080fc:	4619      	mov	r1, r3
 80080fe:	68f8      	ldr	r0, [r7, #12]
 8008100:	f000 f8ce 	bl	80082a0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8008104:	2100      	movs	r1, #0
 8008106:	68f8      	ldr	r0, [r7, #12]
 8008108:	f000 f8ca 	bl	80082a0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800810c:	2300      	movs	r3, #0
 800810e:	82fb      	strh	r3, [r7, #22]
 8008110:	e009      	b.n	8008126 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8008112:	69b9      	ldr	r1, [r7, #24]
 8008114:	68f8      	ldr	r0, [r7, #12]
 8008116:	f000 f919 	bl	800834c <SUBGHZSPI_Receive>
      pData++;
 800811a:	69bb      	ldr	r3, [r7, #24]
 800811c:	3301      	adds	r3, #1
 800811e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8008120:	8afb      	ldrh	r3, [r7, #22]
 8008122:	3301      	adds	r3, #1
 8008124:	82fb      	strh	r3, [r7, #22]
 8008126:	8afa      	ldrh	r2, [r7, #22]
 8008128:	893b      	ldrh	r3, [r7, #8]
 800812a:	429a      	cmp	r2, r3
 800812c:	d3f1      	bcc.n	8008112 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800812e:	f7ff fd17 	bl	8007b60 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008132:	68f8      	ldr	r0, [r7, #12]
 8008134:	f000 f97a 	bl	800842c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d002      	beq.n	8008146 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8008140:	2301      	movs	r3, #1
 8008142:	77fb      	strb	r3, [r7, #31]
 8008144:	e001      	b.n	800814a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8008146:	2300      	movs	r3, #0
 8008148:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2201      	movs	r2, #1
 800814e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2200      	movs	r2, #0
 8008154:	715a      	strb	r2, [r3, #5]

    return status;
 8008156:	7ffb      	ldrb	r3, [r7, #31]
 8008158:	e000      	b.n	800815c <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800815a:	2302      	movs	r3, #2
  }
}
 800815c:	4618      	mov	r0, r3
 800815e:	3720      	adds	r7, #32
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}

08008164 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 800816c:	2300      	movs	r3, #0
 800816e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 8008170:	f107 020c 	add.w	r2, r7, #12
 8008174:	2302      	movs	r3, #2
 8008176:	2112      	movs	r1, #18
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f7ff fef4 	bl	8007f66 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 800817e:	7b3b      	ldrb	r3, [r7, #12]
 8008180:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 8008182:	89fb      	ldrh	r3, [r7, #14]
 8008184:	021b      	lsls	r3, r3, #8
 8008186:	b21a      	sxth	r2, r3
 8008188:	7b7b      	ldrb	r3, [r7, #13]
 800818a:	b21b      	sxth	r3, r3
 800818c:	4313      	orrs	r3, r2
 800818e:	b21b      	sxth	r3, r3
 8008190:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8008192:	89fb      	ldrh	r3, [r7, #14]
 8008194:	f003 0301 	and.w	r3, r3, #1
 8008198:	2b00      	cmp	r3, #0
 800819a:	d002      	beq.n	80081a2 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f004 fe3b 	bl	800ce18 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 80081a2:	89fb      	ldrh	r3, [r7, #14]
 80081a4:	085b      	lsrs	r3, r3, #1
 80081a6:	f003 0301 	and.w	r3, r3, #1
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d002      	beq.n	80081b4 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f004 fe40 	bl	800ce34 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80081b4:	89fb      	ldrh	r3, [r7, #14]
 80081b6:	089b      	lsrs	r3, r3, #2
 80081b8:	f003 0301 	and.w	r3, r3, #1
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d002      	beq.n	80081c6 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f004 fe8f 	bl	800cee4 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80081c6:	89fb      	ldrh	r3, [r7, #14]
 80081c8:	08db      	lsrs	r3, r3, #3
 80081ca:	f003 0301 	and.w	r3, r3, #1
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d002      	beq.n	80081d8 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f004 fe94 	bl	800cf00 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80081d8:	89fb      	ldrh	r3, [r7, #14]
 80081da:	091b      	lsrs	r3, r3, #4
 80081dc:	f003 0301 	and.w	r3, r3, #1
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d002      	beq.n	80081ea <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f004 fe99 	bl	800cf1c <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80081ea:	89fb      	ldrh	r3, [r7, #14]
 80081ec:	095b      	lsrs	r3, r3, #5
 80081ee:	f003 0301 	and.w	r3, r3, #1
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d002      	beq.n	80081fc <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f004 fe66 	bl	800cec8 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80081fc:	89fb      	ldrh	r3, [r7, #14]
 80081fe:	099b      	lsrs	r3, r3, #6
 8008200:	f003 0301 	and.w	r3, r3, #1
 8008204:	2b00      	cmp	r3, #0
 8008206:	d002      	beq.n	800820e <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f004 fe21 	bl	800ce50 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800820e:	89fb      	ldrh	r3, [r7, #14]
 8008210:	09db      	lsrs	r3, r3, #7
 8008212:	f003 0301 	and.w	r3, r3, #1
 8008216:	2b00      	cmp	r3, #0
 8008218:	d00e      	beq.n	8008238 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800821a:	89fb      	ldrh	r3, [r7, #14]
 800821c:	0a1b      	lsrs	r3, r3, #8
 800821e:	f003 0301 	and.w	r3, r3, #1
 8008222:	2b00      	cmp	r3, #0
 8008224:	d004      	beq.n	8008230 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8008226:	2101      	movs	r1, #1
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f004 fe1f 	bl	800ce6c <HAL_SUBGHZ_CADStatusCallback>
 800822e:	e003      	b.n	8008238 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8008230:	2100      	movs	r1, #0
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f004 fe1a 	bl	800ce6c <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8008238:	89fb      	ldrh	r3, [r7, #14]
 800823a:	0a5b      	lsrs	r3, r3, #9
 800823c:	f003 0301 	and.w	r3, r3, #1
 8008240:	2b00      	cmp	r3, #0
 8008242:	d002      	beq.n	800824a <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f004 fe2f 	bl	800cea8 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 800824a:	f107 020c 	add.w	r2, r7, #12
 800824e:	2302      	movs	r3, #2
 8008250:	2102      	movs	r1, #2
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f7ff fe28 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 8008258:	bf00      	nop
 800825a:	3710      	adds	r7, #16
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8008260:	b480      	push	{r7}
 8008262:	b083      	sub	sp, #12
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008268:	4b0c      	ldr	r3, [pc, #48]	; (800829c <SUBGHZSPI_Init+0x3c>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a0b      	ldr	r2, [pc, #44]	; (800829c <SUBGHZSPI_Init+0x3c>)
 800826e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008272:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8008274:	4a09      	ldr	r2, [pc, #36]	; (800829c <SUBGHZSPI_Init+0x3c>)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 800827c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800827e:	4b07      	ldr	r3, [pc, #28]	; (800829c <SUBGHZSPI_Init+0x3c>)
 8008280:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8008284:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008286:	4b05      	ldr	r3, [pc, #20]	; (800829c <SUBGHZSPI_Init+0x3c>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a04      	ldr	r2, [pc, #16]	; (800829c <SUBGHZSPI_Init+0x3c>)
 800828c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008290:	6013      	str	r3, [r2, #0]
}
 8008292:	bf00      	nop
 8008294:	370c      	adds	r7, #12
 8008296:	46bd      	mov	sp, r7
 8008298:	bc80      	pop	{r7}
 800829a:	4770      	bx	lr
 800829c:	58010000 	.word	0x58010000

080082a0 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b087      	sub	sp, #28
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	460b      	mov	r3, r1
 80082aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80082ac:	2300      	movs	r3, #0
 80082ae:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80082b0:	4b23      	ldr	r3, [pc, #140]	; (8008340 <SUBGHZSPI_Transmit+0xa0>)
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	4613      	mov	r3, r2
 80082b6:	00db      	lsls	r3, r3, #3
 80082b8:	1a9b      	subs	r3, r3, r2
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	0cdb      	lsrs	r3, r3, #19
 80082be:	2264      	movs	r2, #100	; 0x64
 80082c0:	fb02 f303 	mul.w	r3, r2, r3
 80082c4:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d105      	bne.n	80082d8 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80082cc:	2301      	movs	r3, #1
 80082ce:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2201      	movs	r2, #1
 80082d4:	609a      	str	r2, [r3, #8]
      break;
 80082d6:	e008      	b.n	80082ea <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	3b01      	subs	r3, #1
 80082dc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80082de:	4b19      	ldr	r3, [pc, #100]	; (8008344 <SUBGHZSPI_Transmit+0xa4>)
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	f003 0302 	and.w	r3, r3, #2
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	d1ed      	bne.n	80082c6 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80082ea:	4b17      	ldr	r3, [pc, #92]	; (8008348 <SUBGHZSPI_Transmit+0xa8>)
 80082ec:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	78fa      	ldrb	r2, [r7, #3]
 80082f2:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80082f4:	4b12      	ldr	r3, [pc, #72]	; (8008340 <SUBGHZSPI_Transmit+0xa0>)
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	4613      	mov	r3, r2
 80082fa:	00db      	lsls	r3, r3, #3
 80082fc:	1a9b      	subs	r3, r3, r2
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	0cdb      	lsrs	r3, r3, #19
 8008302:	2264      	movs	r2, #100	; 0x64
 8008304:	fb02 f303 	mul.w	r3, r2, r3
 8008308:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d105      	bne.n	800831c <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8008310:	2301      	movs	r3, #1
 8008312:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2201      	movs	r2, #1
 8008318:	609a      	str	r2, [r3, #8]
      break;
 800831a:	e008      	b.n	800832e <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	3b01      	subs	r3, #1
 8008320:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008322:	4b08      	ldr	r3, [pc, #32]	; (8008344 <SUBGHZSPI_Transmit+0xa4>)
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	f003 0301 	and.w	r3, r3, #1
 800832a:	2b01      	cmp	r3, #1
 800832c:	d1ed      	bne.n	800830a <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800832e:	4b05      	ldr	r3, [pc, #20]	; (8008344 <SUBGHZSPI_Transmit+0xa4>)
 8008330:	68db      	ldr	r3, [r3, #12]

  return status;
 8008332:	7dfb      	ldrb	r3, [r7, #23]
}
 8008334:	4618      	mov	r0, r3
 8008336:	371c      	adds	r7, #28
 8008338:	46bd      	mov	sp, r7
 800833a:	bc80      	pop	{r7}
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	20000000 	.word	0x20000000
 8008344:	58010000 	.word	0x58010000
 8008348:	5801000c 	.word	0x5801000c

0800834c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800834c:	b480      	push	{r7}
 800834e:	b087      	sub	sp, #28
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
 8008354:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008356:	2300      	movs	r3, #0
 8008358:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800835a:	4b25      	ldr	r3, [pc, #148]	; (80083f0 <SUBGHZSPI_Receive+0xa4>)
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	4613      	mov	r3, r2
 8008360:	00db      	lsls	r3, r3, #3
 8008362:	1a9b      	subs	r3, r3, r2
 8008364:	009b      	lsls	r3, r3, #2
 8008366:	0cdb      	lsrs	r3, r3, #19
 8008368:	2264      	movs	r2, #100	; 0x64
 800836a:	fb02 f303 	mul.w	r3, r2, r3
 800836e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d105      	bne.n	8008382 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8008376:	2301      	movs	r3, #1
 8008378:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2201      	movs	r2, #1
 800837e:	609a      	str	r2, [r3, #8]
      break;
 8008380:	e008      	b.n	8008394 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	3b01      	subs	r3, #1
 8008386:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008388:	4b1a      	ldr	r3, [pc, #104]	; (80083f4 <SUBGHZSPI_Receive+0xa8>)
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	f003 0302 	and.w	r3, r3, #2
 8008390:	2b02      	cmp	r3, #2
 8008392:	d1ed      	bne.n	8008370 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8008394:	4b18      	ldr	r3, [pc, #96]	; (80083f8 <SUBGHZSPI_Receive+0xac>)
 8008396:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	22ff      	movs	r2, #255	; 0xff
 800839c:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800839e:	4b14      	ldr	r3, [pc, #80]	; (80083f0 <SUBGHZSPI_Receive+0xa4>)
 80083a0:	681a      	ldr	r2, [r3, #0]
 80083a2:	4613      	mov	r3, r2
 80083a4:	00db      	lsls	r3, r3, #3
 80083a6:	1a9b      	subs	r3, r3, r2
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	0cdb      	lsrs	r3, r3, #19
 80083ac:	2264      	movs	r2, #100	; 0x64
 80083ae:	fb02 f303 	mul.w	r3, r2, r3
 80083b2:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d105      	bne.n	80083c6 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2201      	movs	r2, #1
 80083c2:	609a      	str	r2, [r3, #8]
      break;
 80083c4:	e008      	b.n	80083d8 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	3b01      	subs	r3, #1
 80083ca:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80083cc:	4b09      	ldr	r3, [pc, #36]	; (80083f4 <SUBGHZSPI_Receive+0xa8>)
 80083ce:	689b      	ldr	r3, [r3, #8]
 80083d0:	f003 0301 	and.w	r3, r3, #1
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d1ed      	bne.n	80083b4 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80083d8:	4b06      	ldr	r3, [pc, #24]	; (80083f4 <SUBGHZSPI_Receive+0xa8>)
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	b2da      	uxtb	r2, r3
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	701a      	strb	r2, [r3, #0]

  return status;
 80083e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	371c      	adds	r7, #28
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bc80      	pop	{r7}
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop
 80083f0:	20000000 	.word	0x20000000
 80083f4:	58010000 	.word	0x58010000
 80083f8:	5801000c 	.word	0x5801000c

080083fc <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b082      	sub	sp, #8
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	791b      	ldrb	r3, [r3, #4]
 8008408:	2b01      	cmp	r3, #1
 800840a:	d106      	bne.n	800841a <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800840c:	f7ff fbb8 	bl	8007b80 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 8008410:	2001      	movs	r0, #1
 8008412:	f7fb ff1a 	bl	800424a <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008416:	f7ff fba3 	bl	8007b60 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 f806 	bl	800842c <SUBGHZ_WaitOnBusy>
 8008420:	4603      	mov	r3, r0
}
 8008422:	4618      	mov	r0, r3
 8008424:	3708      	adds	r7, #8
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}
	...

0800842c <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b086      	sub	sp, #24
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8008434:	2300      	movs	r3, #0
 8008436:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8008438:	4b12      	ldr	r3, [pc, #72]	; (8008484 <SUBGHZ_WaitOnBusy+0x58>)
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	4613      	mov	r3, r2
 800843e:	005b      	lsls	r3, r3, #1
 8008440:	4413      	add	r3, r2
 8008442:	00db      	lsls	r3, r3, #3
 8008444:	0d1b      	lsrs	r3, r3, #20
 8008446:	2264      	movs	r2, #100	; 0x64
 8008448:	fb02 f303 	mul.w	r3, r2, r3
 800844c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800844e:	f7ff fbc5 	bl	8007bdc <LL_PWR_IsActiveFlag_RFBUSYMS>
 8008452:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d105      	bne.n	8008466 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800845a:	2301      	movs	r3, #1
 800845c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2202      	movs	r2, #2
 8008462:	609a      	str	r2, [r3, #8]
      break;
 8008464:	e009      	b.n	800847a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	3b01      	subs	r3, #1
 800846a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800846c:	f7ff fba4 	bl	8007bb8 <LL_PWR_IsActiveFlag_RFBUSYS>
 8008470:	4602      	mov	r2, r0
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	4013      	ands	r3, r2
 8008476:	2b01      	cmp	r3, #1
 8008478:	d0e9      	beq.n	800844e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800847a:	7dfb      	ldrb	r3, [r7, #23]
}
 800847c:	4618      	mov	r0, r3
 800847e:	3718      	adds	r7, #24
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}
 8008484:	20000000 	.word	0x20000000

08008488 <LL_RCC_GetUSARTClockSource>:
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8008490:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008494:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	401a      	ands	r2, r3
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	041b      	lsls	r3, r3, #16
 80084a0:	4313      	orrs	r3, r2
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	370c      	adds	r7, #12
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bc80      	pop	{r7}
 80084aa:	4770      	bx	lr

080084ac <LL_RCC_GetLPUARTClockSource>:
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80084b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80084b8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	4013      	ands	r3, r2
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	370c      	adds	r7, #12
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bc80      	pop	{r7}
 80084c8:	4770      	bx	lr

080084ca <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80084ca:	b580      	push	{r7, lr}
 80084cc:	b082      	sub	sp, #8
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d101      	bne.n	80084dc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084d8:	2301      	movs	r3, #1
 80084da:	e042      	b.n	8008562 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d106      	bne.n	80084f4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f7fc f982 	bl	80047f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2224      	movs	r2, #36	; 0x24
 80084f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	681a      	ldr	r2, [r3, #0]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f022 0201 	bic.w	r2, r2, #1
 800850a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f000 fb2d 	bl	8008b6c <UART_SetConfig>
 8008512:	4603      	mov	r3, r0
 8008514:	2b01      	cmp	r3, #1
 8008516:	d101      	bne.n	800851c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008518:	2301      	movs	r3, #1
 800851a:	e022      	b.n	8008562 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008520:	2b00      	cmp	r3, #0
 8008522:	d002      	beq.n	800852a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 fd95 	bl	8009054 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	685a      	ldr	r2, [r3, #4]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008538:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	689a      	ldr	r2, [r3, #8]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008548:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f042 0201 	orr.w	r2, r2, #1
 8008558:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 fe1b 	bl	8009196 <UART_CheckIdleState>
 8008560:	4603      	mov	r3, r0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3708      	adds	r7, #8
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}

0800856a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800856a:	b580      	push	{r7, lr}
 800856c:	b084      	sub	sp, #16
 800856e:	af00      	add	r7, sp, #0
 8008570:	60f8      	str	r0, [r7, #12]
 8008572:	60b9      	str	r1, [r7, #8]
 8008574:	4613      	mov	r3, r2
 8008576:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800857e:	2b20      	cmp	r3, #32
 8008580:	d11d      	bne.n	80085be <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d002      	beq.n	800858e <HAL_UART_Receive_IT+0x24>
 8008588:	88fb      	ldrh	r3, [r7, #6]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d101      	bne.n	8008592 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800858e:	2301      	movs	r3, #1
 8008590:	e016      	b.n	80085c0 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008598:	2b01      	cmp	r3, #1
 800859a:	d101      	bne.n	80085a0 <HAL_UART_Receive_IT+0x36>
 800859c:	2302      	movs	r3, #2
 800859e:	e00f      	b.n	80085c0 <HAL_UART_Receive_IT+0x56>
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2200      	movs	r2, #0
 80085ac:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 80085ae:	88fb      	ldrh	r3, [r7, #6]
 80085b0:	461a      	mov	r2, r3
 80085b2:	68b9      	ldr	r1, [r7, #8]
 80085b4:	68f8      	ldr	r0, [r7, #12]
 80085b6:	f000 feb9 	bl	800932c <UART_Start_Receive_IT>
 80085ba:	4603      	mov	r3, r0
 80085bc:	e000      	b.n	80085c0 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 80085be:	2302      	movs	r3, #2
  }
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3710      	adds	r7, #16
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}

080085c8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	60f8      	str	r0, [r7, #12]
 80085d0:	60b9      	str	r1, [r7, #8]
 80085d2:	4613      	mov	r3, r2
 80085d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085dc:	2b20      	cmp	r3, #32
 80085de:	d168      	bne.n	80086b2 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d002      	beq.n	80085ec <HAL_UART_Transmit_DMA+0x24>
 80085e6:	88fb      	ldrh	r3, [r7, #6]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d101      	bne.n	80085f0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80085ec:	2301      	movs	r3, #1
 80085ee:	e061      	b.n	80086b4 <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d101      	bne.n	80085fe <HAL_UART_Transmit_DMA+0x36>
 80085fa:	2302      	movs	r3, #2
 80085fc:	e05a      	b.n	80086b4 <HAL_UART_Transmit_DMA+0xec>
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2201      	movs	r2, #1
 8008602:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	68ba      	ldr	r2, [r7, #8]
 800860a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	88fa      	ldrh	r2, [r7, #6]
 8008610:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	88fa      	ldrh	r2, [r7, #6]
 8008618:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2221      	movs	r2, #33	; 0x21
 8008628:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008630:	2b00      	cmp	r3, #0
 8008632:	d02c      	beq.n	800868e <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008638:	4a20      	ldr	r2, [pc, #128]	; (80086bc <HAL_UART_Transmit_DMA+0xf4>)
 800863a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008640:	4a1f      	ldr	r2, [pc, #124]	; (80086c0 <HAL_UART_Transmit_DMA+0xf8>)
 8008642:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008648:	4a1e      	ldr	r2, [pc, #120]	; (80086c4 <HAL_UART_Transmit_DMA+0xfc>)
 800864a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008650:	2200      	movs	r2, #0
 8008652:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800865c:	4619      	mov	r1, r3
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	3328      	adds	r3, #40	; 0x28
 8008664:	461a      	mov	r2, r3
 8008666:	88fb      	ldrh	r3, [r7, #6]
 8008668:	f7fc fe04 	bl	8005274 <HAL_DMA_Start_IT>
 800866c:	4603      	mov	r3, r0
 800866e:	2b00      	cmp	r3, #0
 8008670:	d00d      	beq.n	800868e <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2210      	movs	r2, #16
 8008676:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2200      	movs	r2, #0
 800867e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2220      	movs	r2, #32
 8008686:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800868a:	2301      	movs	r3, #1
 800868c:	e012      	b.n	80086b4 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	2240      	movs	r2, #64	; 0x40
 8008694:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2200      	movs	r2, #0
 800869a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	689a      	ldr	r2, [r3, #8]
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80086ac:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80086ae:	2300      	movs	r3, #0
 80086b0:	e000      	b.n	80086b4 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 80086b2:	2302      	movs	r3, #2
  }
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3710      	adds	r7, #16
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}
 80086bc:	08009541 	.word	0x08009541
 80086c0:	08009595 	.word	0x08009595
 80086c4:	080095b1 	.word	0x080095b1

080086c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b088      	sub	sp, #32
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	69db      	ldr	r3, [r3, #28]
 80086d6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	689b      	ldr	r3, [r3, #8]
 80086e6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80086e8:	69fa      	ldr	r2, [r7, #28]
 80086ea:	f640 030f 	movw	r3, #2063	; 0x80f
 80086ee:	4013      	ands	r3, r2
 80086f0:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d118      	bne.n	800872a <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	f003 0320 	and.w	r3, r3, #32
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d013      	beq.n	800872a <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008702:	69bb      	ldr	r3, [r7, #24]
 8008704:	f003 0320 	and.w	r3, r3, #32
 8008708:	2b00      	cmp	r3, #0
 800870a:	d104      	bne.n	8008716 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008712:	2b00      	cmp	r3, #0
 8008714:	d009      	beq.n	800872a <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800871a:	2b00      	cmp	r3, #0
 800871c:	f000 81fb 	beq.w	8008b16 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	4798      	blx	r3
      }
      return;
 8008728:	e1f5      	b.n	8008b16 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	2b00      	cmp	r3, #0
 800872e:	f000 80ef 	beq.w	8008910 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008732:	697a      	ldr	r2, [r7, #20]
 8008734:	4b73      	ldr	r3, [pc, #460]	; (8008904 <HAL_UART_IRQHandler+0x23c>)
 8008736:	4013      	ands	r3, r2
 8008738:	2b00      	cmp	r3, #0
 800873a:	d105      	bne.n	8008748 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800873c:	69ba      	ldr	r2, [r7, #24]
 800873e:	4b72      	ldr	r3, [pc, #456]	; (8008908 <HAL_UART_IRQHandler+0x240>)
 8008740:	4013      	ands	r3, r2
 8008742:	2b00      	cmp	r3, #0
 8008744:	f000 80e4 	beq.w	8008910 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008748:	69fb      	ldr	r3, [r7, #28]
 800874a:	f003 0301 	and.w	r3, r3, #1
 800874e:	2b00      	cmp	r3, #0
 8008750:	d010      	beq.n	8008774 <HAL_UART_IRQHandler+0xac>
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008758:	2b00      	cmp	r3, #0
 800875a:	d00b      	beq.n	8008774 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	2201      	movs	r2, #1
 8008762:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800876a:	f043 0201 	orr.w	r2, r3, #1
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	f003 0302 	and.w	r3, r3, #2
 800877a:	2b00      	cmp	r3, #0
 800877c:	d010      	beq.n	80087a0 <HAL_UART_IRQHandler+0xd8>
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	f003 0301 	and.w	r3, r3, #1
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00b      	beq.n	80087a0 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	2202      	movs	r2, #2
 800878e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008796:	f043 0204 	orr.w	r2, r3, #4
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	f003 0304 	and.w	r3, r3, #4
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d010      	beq.n	80087cc <HAL_UART_IRQHandler+0x104>
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	f003 0301 	and.w	r3, r3, #1
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d00b      	beq.n	80087cc <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	2204      	movs	r2, #4
 80087ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087c2:	f043 0202 	orr.w	r2, r3, #2
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80087cc:	69fb      	ldr	r3, [r7, #28]
 80087ce:	f003 0308 	and.w	r3, r3, #8
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d015      	beq.n	8008802 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80087d6:	69bb      	ldr	r3, [r7, #24]
 80087d8:	f003 0320 	and.w	r3, r3, #32
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d104      	bne.n	80087ea <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80087e0:	697a      	ldr	r2, [r7, #20]
 80087e2:	4b48      	ldr	r3, [pc, #288]	; (8008904 <HAL_UART_IRQHandler+0x23c>)
 80087e4:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00b      	beq.n	8008802 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	2208      	movs	r2, #8
 80087f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087f8:	f043 0208 	orr.w	r2, r3, #8
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008802:	69fb      	ldr	r3, [r7, #28]
 8008804:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008808:	2b00      	cmp	r3, #0
 800880a:	d011      	beq.n	8008830 <HAL_UART_IRQHandler+0x168>
 800880c:	69bb      	ldr	r3, [r7, #24]
 800880e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008812:	2b00      	cmp	r3, #0
 8008814:	d00c      	beq.n	8008830 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800881e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008826:	f043 0220 	orr.w	r2, r3, #32
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008836:	2b00      	cmp	r3, #0
 8008838:	f000 816f 	beq.w	8008b1a <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800883c:	69fb      	ldr	r3, [r7, #28]
 800883e:	f003 0320 	and.w	r3, r3, #32
 8008842:	2b00      	cmp	r3, #0
 8008844:	d011      	beq.n	800886a <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	f003 0320 	and.w	r3, r3, #32
 800884c:	2b00      	cmp	r3, #0
 800884e:	d104      	bne.n	800885a <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008856:	2b00      	cmp	r3, #0
 8008858:	d007      	beq.n	800886a <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800885e:	2b00      	cmp	r3, #0
 8008860:	d003      	beq.n	800886a <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008870:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	689b      	ldr	r3, [r3, #8]
 8008878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800887c:	2b40      	cmp	r3, #64	; 0x40
 800887e:	d004      	beq.n	800888a <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008886:	2b00      	cmp	r3, #0
 8008888:	d031      	beq.n	80088ee <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 fe27 	bl	80094de <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800889a:	2b40      	cmp	r3, #64	; 0x40
 800889c:	d123      	bne.n	80088e6 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	689a      	ldr	r2, [r3, #8]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088ac:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d013      	beq.n	80088de <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088ba:	4a14      	ldr	r2, [pc, #80]	; (800890c <HAL_UART_IRQHandler+0x244>)
 80088bc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088c2:	4618      	mov	r0, r3
 80088c4:	f7fc fdb2 	bl	800542c <HAL_DMA_Abort_IT>
 80088c8:	4603      	mov	r3, r0
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d017      	beq.n	80088fe <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088d4:	687a      	ldr	r2, [r7, #4]
 80088d6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80088d8:	4610      	mov	r0, r2
 80088da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088dc:	e00f      	b.n	80088fe <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 f92f 	bl	8008b42 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088e4:	e00b      	b.n	80088fe <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 f92b 	bl	8008b42 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088ec:	e007      	b.n	80088fe <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f000 f927 	bl	8008b42 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80088fc:	e10d      	b.n	8008b1a <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088fe:	bf00      	nop
    return;
 8008900:	e10b      	b.n	8008b1a <HAL_UART_IRQHandler+0x452>
 8008902:	bf00      	nop
 8008904:	10000001 	.word	0x10000001
 8008908:	04000120 	.word	0x04000120
 800890c:	08009631 	.word	0x08009631

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008914:	2b01      	cmp	r3, #1
 8008916:	f040 80ab 	bne.w	8008a70 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800891a:	69fb      	ldr	r3, [r7, #28]
 800891c:	f003 0310 	and.w	r3, r3, #16
 8008920:	2b00      	cmp	r3, #0
 8008922:	f000 80a5 	beq.w	8008a70 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	f003 0310 	and.w	r3, r3, #16
 800892c:	2b00      	cmp	r3, #0
 800892e:	f000 809f 	beq.w	8008a70 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2210      	movs	r2, #16
 8008938:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	689b      	ldr	r3, [r3, #8]
 8008940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008944:	2b40      	cmp	r3, #64	; 0x40
 8008946:	d155      	bne.n	80089f4 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8008952:	893b      	ldrh	r3, [r7, #8]
 8008954:	2b00      	cmp	r3, #0
 8008956:	f000 80e2 	beq.w	8008b1e <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008960:	893a      	ldrh	r2, [r7, #8]
 8008962:	429a      	cmp	r2, r3
 8008964:	f080 80db 	bcs.w	8008b1e <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	893a      	ldrh	r2, [r7, #8]
 800896c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f003 0320 	and.w	r3, r3, #32
 800897c:	2b00      	cmp	r3, #0
 800897e:	d12b      	bne.n	80089d8 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800898e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	689a      	ldr	r2, [r3, #8]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f022 0201 	bic.w	r2, r2, #1
 800899e:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	689a      	ldr	r2, [r3, #8]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089ae:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2220      	movs	r2, #32
 80089b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2200      	movs	r2, #0
 80089bc:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f022 0210 	bic.w	r2, r2, #16
 80089cc:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089d2:	4618      	mov	r0, r3
 80089d4:	f7fc fccc 	bl	8005370 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	4619      	mov	r1, r3
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f000 f8b1 	bl	8008b54 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80089f2:	e094      	b.n	8008b1e <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	1ad3      	subs	r3, r2, r3
 8008a04:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	f000 8087 	beq.w	8008b22 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 8008a14:	897b      	ldrh	r3, [r7, #10]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	f000 8083 	beq.w	8008b22 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	681a      	ldr	r2, [r3, #0]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008a2a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	6812      	ldr	r2, [r2, #0]
 8008a36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a3a:	f023 0301 	bic.w	r3, r3, #1
 8008a3e:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2220      	movs	r2, #32
 8008a44:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2200      	movs	r2, #0
 8008a52:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f022 0210 	bic.w	r2, r2, #16
 8008a62:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008a64:	897b      	ldrh	r3, [r7, #10]
 8008a66:	4619      	mov	r1, r3
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 f873 	bl	8008b54 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008a6e:	e058      	b.n	8008b22 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d00d      	beq.n	8008a96 <HAL_UART_IRQHandler+0x3ce>
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d008      	beq.n	8008a96 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008a8c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f001 f8da 	bl	8009c48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008a94:	e048      	b.n	8008b28 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008a96:	69fb      	ldr	r3, [r7, #28]
 8008a98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d012      	beq.n	8008ac6 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008aa0:	69bb      	ldr	r3, [r7, #24]
 8008aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d104      	bne.n	8008ab4 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d008      	beq.n	8008ac6 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d034      	beq.n	8008b26 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	4798      	blx	r3
    }
    return;
 8008ac4:	e02f      	b.n	8008b26 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d008      	beq.n	8008ae2 <HAL_UART_IRQHandler+0x41a>
 8008ad0:	69bb      	ldr	r3, [r7, #24]
 8008ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d003      	beq.n	8008ae2 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 fdbe 	bl	800965c <UART_EndTransmit_IT>
    return;
 8008ae0:	e022      	b.n	8008b28 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d008      	beq.n	8008afe <HAL_UART_IRQHandler+0x436>
 8008aec:	69bb      	ldr	r3, [r7, #24]
 8008aee:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d003      	beq.n	8008afe <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f001 f8b8 	bl	8009c6c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008afc:	e014      	b.n	8008b28 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008afe:	69fb      	ldr	r3, [r7, #28]
 8008b00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d00f      	beq.n	8008b28 <HAL_UART_IRQHandler+0x460>
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	da0c      	bge.n	8008b28 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f001 f8a3 	bl	8009c5a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008b14:	e008      	b.n	8008b28 <HAL_UART_IRQHandler+0x460>
      return;
 8008b16:	bf00      	nop
 8008b18:	e006      	b.n	8008b28 <HAL_UART_IRQHandler+0x460>
    return;
 8008b1a:	bf00      	nop
 8008b1c:	e004      	b.n	8008b28 <HAL_UART_IRQHandler+0x460>
      return;
 8008b1e:	bf00      	nop
 8008b20:	e002      	b.n	8008b28 <HAL_UART_IRQHandler+0x460>
      return;
 8008b22:	bf00      	nop
 8008b24:	e000      	b.n	8008b28 <HAL_UART_IRQHandler+0x460>
    return;
 8008b26:	bf00      	nop
  }
}
 8008b28:	3720      	adds	r7, #32
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}
 8008b2e:	bf00      	nop

08008b30 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008b30:	b480      	push	{r7}
 8008b32:	b083      	sub	sp, #12
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008b38:	bf00      	nop
 8008b3a:	370c      	adds	r7, #12
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bc80      	pop	{r7}
 8008b40:	4770      	bx	lr

08008b42 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b42:	b480      	push	{r7}
 8008b44:	b083      	sub	sp, #12
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008b4a:	bf00      	nop
 8008b4c:	370c      	adds	r7, #12
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bc80      	pop	{r7}
 8008b52:	4770      	bx	lr

08008b54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
 8008b5c:	460b      	mov	r3, r1
 8008b5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008b60:	bf00      	nop
 8008b62:	370c      	adds	r7, #12
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bc80      	pop	{r7}
 8008b68:	4770      	bx	lr
	...

08008b6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b70:	b08c      	sub	sp, #48	; 0x30
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008b76:	2300      	movs	r3, #0
 8008b78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	689a      	ldr	r2, [r3, #8]
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	691b      	ldr	r3, [r3, #16]
 8008b84:	431a      	orrs	r2, r3
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	695b      	ldr	r3, [r3, #20]
 8008b8a:	431a      	orrs	r2, r3
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	69db      	ldr	r3, [r3, #28]
 8008b90:	4313      	orrs	r3, r2
 8008b92:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	681a      	ldr	r2, [r3, #0]
 8008b9a:	4b94      	ldr	r3, [pc, #592]	; (8008dec <UART_SetConfig+0x280>)
 8008b9c:	4013      	ands	r3, r2
 8008b9e:	697a      	ldr	r2, [r7, #20]
 8008ba0:	6812      	ldr	r2, [r2, #0]
 8008ba2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ba4:	430b      	orrs	r3, r1
 8008ba6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	68da      	ldr	r2, [r3, #12]
 8008bb6:	697b      	ldr	r3, [r7, #20]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	430a      	orrs	r2, r1
 8008bbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	699b      	ldr	r3, [r3, #24]
 8008bc2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008bc4:	697b      	ldr	r3, [r7, #20]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	4a89      	ldr	r2, [pc, #548]	; (8008df0 <UART_SetConfig+0x284>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d004      	beq.n	8008bd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008bce:	697b      	ldr	r3, [r7, #20]
 8008bd0:	6a1b      	ldr	r3, [r3, #32]
 8008bd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	689b      	ldr	r3, [r3, #8]
 8008bde:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008be2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008be6:	697a      	ldr	r2, [r7, #20]
 8008be8:	6812      	ldr	r2, [r2, #0]
 8008bea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008bec:	430b      	orrs	r3, r1
 8008bee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bf6:	f023 010f 	bic.w	r1, r3, #15
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	430a      	orrs	r2, r1
 8008c04:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a7a      	ldr	r2, [pc, #488]	; (8008df4 <UART_SetConfig+0x288>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d127      	bne.n	8008c60 <UART_SetConfig+0xf4>
 8008c10:	2003      	movs	r0, #3
 8008c12:	f7ff fc39 	bl	8008488 <LL_RCC_GetUSARTClockSource>
 8008c16:	4603      	mov	r3, r0
 8008c18:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8008c1c:	2b03      	cmp	r3, #3
 8008c1e:	d81b      	bhi.n	8008c58 <UART_SetConfig+0xec>
 8008c20:	a201      	add	r2, pc, #4	; (adr r2, 8008c28 <UART_SetConfig+0xbc>)
 8008c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c26:	bf00      	nop
 8008c28:	08008c39 	.word	0x08008c39
 8008c2c:	08008c49 	.word	0x08008c49
 8008c30:	08008c41 	.word	0x08008c41
 8008c34:	08008c51 	.word	0x08008c51
 8008c38:	2301      	movs	r3, #1
 8008c3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c3e:	e080      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008c40:	2302      	movs	r3, #2
 8008c42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c46:	e07c      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008c48:	2304      	movs	r3, #4
 8008c4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c4e:	e078      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008c50:	2308      	movs	r3, #8
 8008c52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c56:	e074      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008c58:	2310      	movs	r3, #16
 8008c5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c5e:	e070      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4a64      	ldr	r2, [pc, #400]	; (8008df8 <UART_SetConfig+0x28c>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d138      	bne.n	8008cdc <UART_SetConfig+0x170>
 8008c6a:	200c      	movs	r0, #12
 8008c6c:	f7ff fc0c 	bl	8008488 <LL_RCC_GetUSARTClockSource>
 8008c70:	4603      	mov	r3, r0
 8008c72:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8008c76:	2b0c      	cmp	r3, #12
 8008c78:	d82c      	bhi.n	8008cd4 <UART_SetConfig+0x168>
 8008c7a:	a201      	add	r2, pc, #4	; (adr r2, 8008c80 <UART_SetConfig+0x114>)
 8008c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c80:	08008cb5 	.word	0x08008cb5
 8008c84:	08008cd5 	.word	0x08008cd5
 8008c88:	08008cd5 	.word	0x08008cd5
 8008c8c:	08008cd5 	.word	0x08008cd5
 8008c90:	08008cc5 	.word	0x08008cc5
 8008c94:	08008cd5 	.word	0x08008cd5
 8008c98:	08008cd5 	.word	0x08008cd5
 8008c9c:	08008cd5 	.word	0x08008cd5
 8008ca0:	08008cbd 	.word	0x08008cbd
 8008ca4:	08008cd5 	.word	0x08008cd5
 8008ca8:	08008cd5 	.word	0x08008cd5
 8008cac:	08008cd5 	.word	0x08008cd5
 8008cb0:	08008ccd 	.word	0x08008ccd
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cba:	e042      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008cbc:	2302      	movs	r3, #2
 8008cbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cc2:	e03e      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008cc4:	2304      	movs	r3, #4
 8008cc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cca:	e03a      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008ccc:	2308      	movs	r3, #8
 8008cce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cd2:	e036      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008cd4:	2310      	movs	r3, #16
 8008cd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cda:	e032      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a43      	ldr	r2, [pc, #268]	; (8008df0 <UART_SetConfig+0x284>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d12a      	bne.n	8008d3c <UART_SetConfig+0x1d0>
 8008ce6:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8008cea:	f7ff fbdf 	bl	80084ac <LL_RCC_GetLPUARTClockSource>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008cf4:	d01a      	beq.n	8008d2c <UART_SetConfig+0x1c0>
 8008cf6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008cfa:	d81b      	bhi.n	8008d34 <UART_SetConfig+0x1c8>
 8008cfc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d00:	d00c      	beq.n	8008d1c <UART_SetConfig+0x1b0>
 8008d02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d06:	d815      	bhi.n	8008d34 <UART_SetConfig+0x1c8>
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d003      	beq.n	8008d14 <UART_SetConfig+0x1a8>
 8008d0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d10:	d008      	beq.n	8008d24 <UART_SetConfig+0x1b8>
 8008d12:	e00f      	b.n	8008d34 <UART_SetConfig+0x1c8>
 8008d14:	2300      	movs	r3, #0
 8008d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d1a:	e012      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008d1c:	2302      	movs	r3, #2
 8008d1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d22:	e00e      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008d24:	2304      	movs	r3, #4
 8008d26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d2a:	e00a      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008d2c:	2308      	movs	r3, #8
 8008d2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d32:	e006      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008d34:	2310      	movs	r3, #16
 8008d36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d3a:	e002      	b.n	8008d42 <UART_SetConfig+0x1d6>
 8008d3c:	2310      	movs	r3, #16
 8008d3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a2a      	ldr	r2, [pc, #168]	; (8008df0 <UART_SetConfig+0x284>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	f040 80a4 	bne.w	8008e96 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d4e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008d52:	2b08      	cmp	r3, #8
 8008d54:	d823      	bhi.n	8008d9e <UART_SetConfig+0x232>
 8008d56:	a201      	add	r2, pc, #4	; (adr r2, 8008d5c <UART_SetConfig+0x1f0>)
 8008d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d5c:	08008d81 	.word	0x08008d81
 8008d60:	08008d9f 	.word	0x08008d9f
 8008d64:	08008d89 	.word	0x08008d89
 8008d68:	08008d9f 	.word	0x08008d9f
 8008d6c:	08008d8f 	.word	0x08008d8f
 8008d70:	08008d9f 	.word	0x08008d9f
 8008d74:	08008d9f 	.word	0x08008d9f
 8008d78:	08008d9f 	.word	0x08008d9f
 8008d7c:	08008d97 	.word	0x08008d97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d80:	f7fe f886 	bl	8006e90 <HAL_RCC_GetPCLK1Freq>
 8008d84:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d86:	e010      	b.n	8008daa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d88:	4b1c      	ldr	r3, [pc, #112]	; (8008dfc <UART_SetConfig+0x290>)
 8008d8a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d8c:	e00d      	b.n	8008daa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d8e:	f7fd ffcb 	bl	8006d28 <HAL_RCC_GetSysClockFreq>
 8008d92:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d94:	e009      	b.n	8008daa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d9a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d9c:	e005      	b.n	8008daa <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008da8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f000 8137 	beq.w	8009020 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db6:	4a12      	ldr	r2, [pc, #72]	; (8008e00 <UART_SetConfig+0x294>)
 8008db8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8008dc4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	685a      	ldr	r2, [r3, #4]
 8008dca:	4613      	mov	r3, r2
 8008dcc:	005b      	lsls	r3, r3, #1
 8008dce:	4413      	add	r3, r2
 8008dd0:	69ba      	ldr	r2, [r7, #24]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d305      	bcc.n	8008de2 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008ddc:	69ba      	ldr	r2, [r7, #24]
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d910      	bls.n	8008e04 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8008de2:	2301      	movs	r3, #1
 8008de4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008de8:	e11a      	b.n	8009020 <UART_SetConfig+0x4b4>
 8008dea:	bf00      	nop
 8008dec:	cfff69f3 	.word	0xcfff69f3
 8008df0:	40008000 	.word	0x40008000
 8008df4:	40013800 	.word	0x40013800
 8008df8:	40004400 	.word	0x40004400
 8008dfc:	00f42400 	.word	0x00f42400
 8008e00:	080107ac 	.word	0x080107ac
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e06:	2200      	movs	r2, #0
 8008e08:	60bb      	str	r3, [r7, #8]
 8008e0a:	60fa      	str	r2, [r7, #12]
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e10:	4a8e      	ldr	r2, [pc, #568]	; (800904c <UART_SetConfig+0x4e0>)
 8008e12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	2200      	movs	r2, #0
 8008e1a:	603b      	str	r3, [r7, #0]
 8008e1c:	607a      	str	r2, [r7, #4]
 8008e1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008e26:	f7f7 fa03 	bl	8000230 <__aeabi_uldivmod>
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	4610      	mov	r0, r2
 8008e30:	4619      	mov	r1, r3
 8008e32:	f04f 0200 	mov.w	r2, #0
 8008e36:	f04f 0300 	mov.w	r3, #0
 8008e3a:	020b      	lsls	r3, r1, #8
 8008e3c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008e40:	0202      	lsls	r2, r0, #8
 8008e42:	6979      	ldr	r1, [r7, #20]
 8008e44:	6849      	ldr	r1, [r1, #4]
 8008e46:	0849      	lsrs	r1, r1, #1
 8008e48:	2000      	movs	r0, #0
 8008e4a:	460c      	mov	r4, r1
 8008e4c:	4605      	mov	r5, r0
 8008e4e:	eb12 0804 	adds.w	r8, r2, r4
 8008e52:	eb43 0905 	adc.w	r9, r3, r5
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	469a      	mov	sl, r3
 8008e5e:	4693      	mov	fp, r2
 8008e60:	4652      	mov	r2, sl
 8008e62:	465b      	mov	r3, fp
 8008e64:	4640      	mov	r0, r8
 8008e66:	4649      	mov	r1, r9
 8008e68:	f7f7 f9e2 	bl	8000230 <__aeabi_uldivmod>
 8008e6c:	4602      	mov	r2, r0
 8008e6e:	460b      	mov	r3, r1
 8008e70:	4613      	mov	r3, r2
 8008e72:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008e74:	6a3b      	ldr	r3, [r7, #32]
 8008e76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e7a:	d308      	bcc.n	8008e8e <UART_SetConfig+0x322>
 8008e7c:	6a3b      	ldr	r3, [r7, #32]
 8008e7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e82:	d204      	bcs.n	8008e8e <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	6a3a      	ldr	r2, [r7, #32]
 8008e8a:	60da      	str	r2, [r3, #12]
 8008e8c:	e0c8      	b.n	8009020 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8008e8e:	2301      	movs	r3, #1
 8008e90:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008e94:	e0c4      	b.n	8009020 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	69db      	ldr	r3, [r3, #28]
 8008e9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e9e:	d168      	bne.n	8008f72 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8008ea0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008ea4:	2b08      	cmp	r3, #8
 8008ea6:	d828      	bhi.n	8008efa <UART_SetConfig+0x38e>
 8008ea8:	a201      	add	r2, pc, #4	; (adr r2, 8008eb0 <UART_SetConfig+0x344>)
 8008eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eae:	bf00      	nop
 8008eb0:	08008ed5 	.word	0x08008ed5
 8008eb4:	08008edd 	.word	0x08008edd
 8008eb8:	08008ee5 	.word	0x08008ee5
 8008ebc:	08008efb 	.word	0x08008efb
 8008ec0:	08008eeb 	.word	0x08008eeb
 8008ec4:	08008efb 	.word	0x08008efb
 8008ec8:	08008efb 	.word	0x08008efb
 8008ecc:	08008efb 	.word	0x08008efb
 8008ed0:	08008ef3 	.word	0x08008ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ed4:	f7fd ffdc 	bl	8006e90 <HAL_RCC_GetPCLK1Freq>
 8008ed8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008eda:	e014      	b.n	8008f06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008edc:	f7fd ffea 	bl	8006eb4 <HAL_RCC_GetPCLK2Freq>
 8008ee0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008ee2:	e010      	b.n	8008f06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ee4:	4b5a      	ldr	r3, [pc, #360]	; (8009050 <UART_SetConfig+0x4e4>)
 8008ee6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008ee8:	e00d      	b.n	8008f06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008eea:	f7fd ff1d 	bl	8006d28 <HAL_RCC_GetSysClockFreq>
 8008eee:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008ef0:	e009      	b.n	8008f06 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ef2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ef6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008ef8:	e005      	b.n	8008f06 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8008efa:	2300      	movs	r3, #0
 8008efc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
 8008f00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008f04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	f000 8089 	beq.w	8009020 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f12:	4a4e      	ldr	r2, [pc, #312]	; (800904c <UART_SetConfig+0x4e0>)
 8008f14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f18:	461a      	mov	r2, r3
 8008f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f20:	005a      	lsls	r2, r3, #1
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	685b      	ldr	r3, [r3, #4]
 8008f26:	085b      	lsrs	r3, r3, #1
 8008f28:	441a      	add	r2, r3
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f32:	b29b      	uxth	r3, r3
 8008f34:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f36:	6a3b      	ldr	r3, [r7, #32]
 8008f38:	2b0f      	cmp	r3, #15
 8008f3a:	d916      	bls.n	8008f6a <UART_SetConfig+0x3fe>
 8008f3c:	6a3b      	ldr	r3, [r7, #32]
 8008f3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f42:	d212      	bcs.n	8008f6a <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008f44:	6a3b      	ldr	r3, [r7, #32]
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	f023 030f 	bic.w	r3, r3, #15
 8008f4c:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008f4e:	6a3b      	ldr	r3, [r7, #32]
 8008f50:	085b      	lsrs	r3, r3, #1
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	f003 0307 	and.w	r3, r3, #7
 8008f58:	b29a      	uxth	r2, r3
 8008f5a:	8bfb      	ldrh	r3, [r7, #30]
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	8bfa      	ldrh	r2, [r7, #30]
 8008f66:	60da      	str	r2, [r3, #12]
 8008f68:	e05a      	b.n	8009020 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008f70:	e056      	b.n	8009020 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008f72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008f76:	2b08      	cmp	r3, #8
 8008f78:	d827      	bhi.n	8008fca <UART_SetConfig+0x45e>
 8008f7a:	a201      	add	r2, pc, #4	; (adr r2, 8008f80 <UART_SetConfig+0x414>)
 8008f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f80:	08008fa5 	.word	0x08008fa5
 8008f84:	08008fad 	.word	0x08008fad
 8008f88:	08008fb5 	.word	0x08008fb5
 8008f8c:	08008fcb 	.word	0x08008fcb
 8008f90:	08008fbb 	.word	0x08008fbb
 8008f94:	08008fcb 	.word	0x08008fcb
 8008f98:	08008fcb 	.word	0x08008fcb
 8008f9c:	08008fcb 	.word	0x08008fcb
 8008fa0:	08008fc3 	.word	0x08008fc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fa4:	f7fd ff74 	bl	8006e90 <HAL_RCC_GetPCLK1Freq>
 8008fa8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008faa:	e014      	b.n	8008fd6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fac:	f7fd ff82 	bl	8006eb4 <HAL_RCC_GetPCLK2Freq>
 8008fb0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008fb2:	e010      	b.n	8008fd6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008fb4:	4b26      	ldr	r3, [pc, #152]	; (8009050 <UART_SetConfig+0x4e4>)
 8008fb6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008fb8:	e00d      	b.n	8008fd6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008fba:	f7fd feb5 	bl	8006d28 <HAL_RCC_GetSysClockFreq>
 8008fbe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008fc0:	e009      	b.n	8008fd6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008fc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008fc6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008fc8:	e005      	b.n	8008fd6 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008fce:	2301      	movs	r3, #1
 8008fd0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008fd4:	bf00      	nop
    }

    if (pclk != 0U)
 8008fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d021      	beq.n	8009020 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fe0:	4a1a      	ldr	r2, [pc, #104]	; (800904c <UART_SetConfig+0x4e0>)
 8008fe2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008fe6:	461a      	mov	r2, r3
 8008fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fea:	fbb3 f2f2 	udiv	r2, r3, r2
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	085b      	lsrs	r3, r3, #1
 8008ff4:	441a      	add	r2, r3
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009002:	6a3b      	ldr	r3, [r7, #32]
 8009004:	2b0f      	cmp	r3, #15
 8009006:	d908      	bls.n	800901a <UART_SetConfig+0x4ae>
 8009008:	6a3b      	ldr	r3, [r7, #32]
 800900a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800900e:	d204      	bcs.n	800901a <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	6a3a      	ldr	r2, [r7, #32]
 8009016:	60da      	str	r2, [r3, #12]
 8009018:	e002      	b.n	8009020 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800901a:	2301      	movs	r3, #1
 800901c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	2201      	movs	r2, #1
 8009024:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	2201      	movs	r2, #1
 800902c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	2200      	movs	r2, #0
 8009034:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	2200      	movs	r2, #0
 800903a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800903c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8009040:	4618      	mov	r0, r3
 8009042:	3730      	adds	r7, #48	; 0x30
 8009044:	46bd      	mov	sp, r7
 8009046:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800904a:	bf00      	nop
 800904c:	080107ac 	.word	0x080107ac
 8009050:	00f42400 	.word	0x00f42400

08009054 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009060:	f003 0301 	and.w	r3, r3, #1
 8009064:	2b00      	cmp	r3, #0
 8009066:	d00a      	beq.n	800907e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	430a      	orrs	r2, r1
 800907c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009082:	f003 0302 	and.w	r3, r3, #2
 8009086:	2b00      	cmp	r3, #0
 8009088:	d00a      	beq.n	80090a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	430a      	orrs	r2, r1
 800909e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090a4:	f003 0304 	and.w	r3, r3, #4
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d00a      	beq.n	80090c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	430a      	orrs	r2, r1
 80090c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090c6:	f003 0308 	and.w	r3, r3, #8
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d00a      	beq.n	80090e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	430a      	orrs	r2, r1
 80090e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090e8:	f003 0310 	and.w	r3, r3, #16
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d00a      	beq.n	8009106 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	689b      	ldr	r3, [r3, #8]
 80090f6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	430a      	orrs	r2, r1
 8009104:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800910a:	f003 0320 	and.w	r3, r3, #32
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00a      	beq.n	8009128 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	430a      	orrs	r2, r1
 8009126:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800912c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009130:	2b00      	cmp	r3, #0
 8009132:	d01a      	beq.n	800916a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	430a      	orrs	r2, r1
 8009148:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800914e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009152:	d10a      	bne.n	800916a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	685b      	ldr	r3, [r3, #4]
 800915a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	430a      	orrs	r2, r1
 8009168:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800916e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009172:	2b00      	cmp	r3, #0
 8009174:	d00a      	beq.n	800918c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	430a      	orrs	r2, r1
 800918a:	605a      	str	r2, [r3, #4]
  }
}
 800918c:	bf00      	nop
 800918e:	370c      	adds	r7, #12
 8009190:	46bd      	mov	sp, r7
 8009192:	bc80      	pop	{r7}
 8009194:	4770      	bx	lr

08009196 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009196:	b580      	push	{r7, lr}
 8009198:	b086      	sub	sp, #24
 800919a:	af02      	add	r7, sp, #8
 800919c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80091a6:	f7fb f849 	bl	800423c <HAL_GetTick>
 80091aa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f003 0308 	and.w	r3, r3, #8
 80091b6:	2b08      	cmp	r3, #8
 80091b8:	d10e      	bne.n	80091d8 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091ba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80091be:	9300      	str	r3, [sp, #0]
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2200      	movs	r2, #0
 80091c4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f000 f82f 	bl	800922c <UART_WaitOnFlagUntilTimeout>
 80091ce:	4603      	mov	r3, r0
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d001      	beq.n	80091d8 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80091d4:	2303      	movs	r3, #3
 80091d6:	e025      	b.n	8009224 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f003 0304 	and.w	r3, r3, #4
 80091e2:	2b04      	cmp	r3, #4
 80091e4:	d10e      	bne.n	8009204 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091e6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80091ea:	9300      	str	r3, [sp, #0]
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	2200      	movs	r2, #0
 80091f0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f000 f819 	bl	800922c <UART_WaitOnFlagUntilTimeout>
 80091fa:	4603      	mov	r3, r0
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d001      	beq.n	8009204 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009200:	2303      	movs	r3, #3
 8009202:	e00f      	b.n	8009224 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2220      	movs	r2, #32
 8009208:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2220      	movs	r2, #32
 8009210:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2200      	movs	r2, #0
 800921e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009222:	2300      	movs	r3, #0
}
 8009224:	4618      	mov	r0, r3
 8009226:	3710      	adds	r7, #16
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b084      	sub	sp, #16
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	60b9      	str	r1, [r7, #8]
 8009236:	603b      	str	r3, [r7, #0]
 8009238:	4613      	mov	r3, r2
 800923a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800923c:	e062      	b.n	8009304 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800923e:	69bb      	ldr	r3, [r7, #24]
 8009240:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009244:	d05e      	beq.n	8009304 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009246:	f7fa fff9 	bl	800423c <HAL_GetTick>
 800924a:	4602      	mov	r2, r0
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	1ad3      	subs	r3, r2, r3
 8009250:	69ba      	ldr	r2, [r7, #24]
 8009252:	429a      	cmp	r2, r3
 8009254:	d302      	bcc.n	800925c <UART_WaitOnFlagUntilTimeout+0x30>
 8009256:	69bb      	ldr	r3, [r7, #24]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d11d      	bne.n	8009298 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681a      	ldr	r2, [r3, #0]
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800926a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	689a      	ldr	r2, [r3, #8]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f022 0201 	bic.w	r2, r2, #1
 800927a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2220      	movs	r2, #32
 8009280:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2220      	movs	r2, #32
 8009288:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2200      	movs	r2, #0
 8009290:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009294:	2303      	movs	r3, #3
 8009296:	e045      	b.n	8009324 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f003 0304 	and.w	r3, r3, #4
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d02e      	beq.n	8009304 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	69db      	ldr	r3, [r3, #28]
 80092ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80092b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092b4:	d126      	bne.n	8009304 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80092be:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	681a      	ldr	r2, [r3, #0]
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80092ce:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	689a      	ldr	r2, [r3, #8]
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f022 0201 	bic.w	r2, r2, #1
 80092de:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2220      	movs	r2, #32
 80092e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	2220      	movs	r2, #32
 80092ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	2220      	movs	r2, #32
 80092f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2200      	movs	r2, #0
 80092fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009300:	2303      	movs	r3, #3
 8009302:	e00f      	b.n	8009324 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	69da      	ldr	r2, [r3, #28]
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	4013      	ands	r3, r2
 800930e:	68ba      	ldr	r2, [r7, #8]
 8009310:	429a      	cmp	r2, r3
 8009312:	bf0c      	ite	eq
 8009314:	2301      	moveq	r3, #1
 8009316:	2300      	movne	r3, #0
 8009318:	b2db      	uxtb	r3, r3
 800931a:	461a      	mov	r2, r3
 800931c:	79fb      	ldrb	r3, [r7, #7]
 800931e:	429a      	cmp	r2, r3
 8009320:	d08d      	beq.n	800923e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009322:	2300      	movs	r3, #0
}
 8009324:	4618      	mov	r0, r3
 8009326:	3710      	adds	r7, #16
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}

0800932c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800932c:	b480      	push	{r7}
 800932e:	b085      	sub	sp, #20
 8009330:	af00      	add	r7, sp, #0
 8009332:	60f8      	str	r0, [r7, #12]
 8009334:	60b9      	str	r1, [r7, #8]
 8009336:	4613      	mov	r3, r2
 8009338:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	68ba      	ldr	r2, [r7, #8]
 800933e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	88fa      	ldrh	r2, [r7, #6]
 8009344:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	88fa      	ldrh	r2, [r7, #6]
 800934c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2200      	movs	r2, #0
 8009354:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	689b      	ldr	r3, [r3, #8]
 800935a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800935e:	d10e      	bne.n	800937e <UART_Start_Receive_IT+0x52>
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	691b      	ldr	r3, [r3, #16]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d105      	bne.n	8009374 <UART_Start_Receive_IT+0x48>
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800936e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009372:	e02d      	b.n	80093d0 <UART_Start_Receive_IT+0xa4>
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	22ff      	movs	r2, #255	; 0xff
 8009378:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800937c:	e028      	b.n	80093d0 <UART_Start_Receive_IT+0xa4>
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	689b      	ldr	r3, [r3, #8]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d10d      	bne.n	80093a2 <UART_Start_Receive_IT+0x76>
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	691b      	ldr	r3, [r3, #16]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d104      	bne.n	8009398 <UART_Start_Receive_IT+0x6c>
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	22ff      	movs	r2, #255	; 0xff
 8009392:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009396:	e01b      	b.n	80093d0 <UART_Start_Receive_IT+0xa4>
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	227f      	movs	r2, #127	; 0x7f
 800939c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80093a0:	e016      	b.n	80093d0 <UART_Start_Receive_IT+0xa4>
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80093aa:	d10d      	bne.n	80093c8 <UART_Start_Receive_IT+0x9c>
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	691b      	ldr	r3, [r3, #16]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d104      	bne.n	80093be <UART_Start_Receive_IT+0x92>
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	227f      	movs	r2, #127	; 0x7f
 80093b8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80093bc:	e008      	b.n	80093d0 <UART_Start_Receive_IT+0xa4>
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	223f      	movs	r2, #63	; 0x3f
 80093c2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80093c6:	e003      	b.n	80093d0 <UART_Start_Receive_IT+0xa4>
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2200      	movs	r2, #0
 80093cc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2200      	movs	r2, #0
 80093d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2222      	movs	r2, #34	; 0x22
 80093dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	689a      	ldr	r2, [r3, #8]
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f042 0201 	orr.w	r2, r2, #1
 80093ee:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093f8:	d12a      	bne.n	8009450 <UART_Start_Receive_IT+0x124>
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009400:	88fa      	ldrh	r2, [r7, #6]
 8009402:	429a      	cmp	r2, r3
 8009404:	d324      	bcc.n	8009450 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	689b      	ldr	r3, [r3, #8]
 800940a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800940e:	d107      	bne.n	8009420 <UART_Start_Receive_IT+0xf4>
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	691b      	ldr	r3, [r3, #16]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d103      	bne.n	8009420 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	4a1e      	ldr	r2, [pc, #120]	; (8009494 <UART_Start_Receive_IT+0x168>)
 800941c:	671a      	str	r2, [r3, #112]	; 0x70
 800941e:	e002      	b.n	8009426 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	4a1d      	ldr	r2, [pc, #116]	; (8009498 <UART_Start_Receive_IT+0x16c>)
 8009424:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	2200      	movs	r2, #0
 800942a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800943c:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	689a      	ldr	r2, [r3, #8]
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800944c:	609a      	str	r2, [r3, #8]
 800944e:	e01b      	b.n	8009488 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	689b      	ldr	r3, [r3, #8]
 8009454:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009458:	d107      	bne.n	800946a <UART_Start_Receive_IT+0x13e>
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	691b      	ldr	r3, [r3, #16]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d103      	bne.n	800946a <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	4a0d      	ldr	r2, [pc, #52]	; (800949c <UART_Start_Receive_IT+0x170>)
 8009466:	671a      	str	r2, [r3, #112]	; 0x70
 8009468:	e002      	b.n	8009470 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	4a0c      	ldr	r2, [pc, #48]	; (80094a0 <UART_Start_Receive_IT+0x174>)
 800946e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2200      	movs	r2, #0
 8009474:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8009486:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8009488:	2300      	movs	r3, #0
}
 800948a:	4618      	mov	r0, r3
 800948c:	3714      	adds	r7, #20
 800948e:	46bd      	mov	sp, r7
 8009490:	bc80      	pop	{r7}
 8009492:	4770      	bx	lr
 8009494:	08009a45 	.word	0x08009a45
 8009498:	08009841 	.word	0x08009841
 800949c:	08009769 	.word	0x08009769
 80094a0:	08009691 	.word	0x08009691

080094a4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	681a      	ldr	r2, [r3, #0]
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80094ba:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	689a      	ldr	r2, [r3, #8]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80094ca:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2220      	movs	r2, #32
 80094d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 80094d4:	bf00      	nop
 80094d6:	370c      	adds	r7, #12
 80094d8:	46bd      	mov	sp, r7
 80094da:	bc80      	pop	{r7}
 80094dc:	4770      	bx	lr

080094de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80094de:	b480      	push	{r7}
 80094e0:	b083      	sub	sp, #12
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	681a      	ldr	r2, [r3, #0]
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80094f4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	689b      	ldr	r3, [r3, #8]
 80094fc:	687a      	ldr	r2, [r7, #4]
 80094fe:	6812      	ldr	r2, [r2, #0]
 8009500:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009504:	f023 0301 	bic.w	r3, r3, #1
 8009508:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800950e:	2b01      	cmp	r3, #1
 8009510:	d107      	bne.n	8009522 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	681a      	ldr	r2, [r3, #0]
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f022 0210 	bic.w	r2, r2, #16
 8009520:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2220      	movs	r2, #32
 8009526:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2200      	movs	r2, #0
 800952e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	671a      	str	r2, [r3, #112]	; 0x70
}
 8009536:	bf00      	nop
 8009538:	370c      	adds	r7, #12
 800953a:	46bd      	mov	sp, r7
 800953c:	bc80      	pop	{r7}
 800953e:	4770      	bx	lr

08009540 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b084      	sub	sp, #16
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800954c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f003 0320 	and.w	r3, r3, #32
 8009558:	2b00      	cmp	r3, #0
 800955a:	d114      	bne.n	8009586 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2200      	movs	r2, #0
 8009560:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	689a      	ldr	r2, [r3, #8]
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009572:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009582:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009584:	e002      	b.n	800958c <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8009586:	68f8      	ldr	r0, [r7, #12]
 8009588:	f7fb fa96 	bl	8004ab8 <HAL_UART_TxCpltCallback>
}
 800958c:	bf00      	nop
 800958e:	3710      	adds	r7, #16
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095a0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80095a2:	68f8      	ldr	r0, [r7, #12]
 80095a4:	f7ff fac4 	bl	8008b30 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80095a8:	bf00      	nop
 80095aa:	3710      	adds	r7, #16
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b086      	sub	sp, #24
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095bc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80095be:	697b      	ldr	r3, [r7, #20]
 80095c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80095c4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80095c6:	697b      	ldr	r3, [r7, #20]
 80095c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095cc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	689b      	ldr	r3, [r3, #8]
 80095d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095d8:	2b80      	cmp	r3, #128	; 0x80
 80095da:	d109      	bne.n	80095f0 <UART_DMAError+0x40>
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	2b21      	cmp	r3, #33	; 0x21
 80095e0:	d106      	bne.n	80095f0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80095ea:	6978      	ldr	r0, [r7, #20]
 80095ec:	f7ff ff5a 	bl	80094a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095fa:	2b40      	cmp	r3, #64	; 0x40
 80095fc:	d109      	bne.n	8009612 <UART_DMAError+0x62>
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	2b22      	cmp	r3, #34	; 0x22
 8009602:	d106      	bne.n	8009612 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009604:	697b      	ldr	r3, [r7, #20]
 8009606:	2200      	movs	r2, #0
 8009608:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800960c:	6978      	ldr	r0, [r7, #20]
 800960e:	f7ff ff66 	bl	80094de <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009618:	f043 0210 	orr.w	r2, r3, #16
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009622:	6978      	ldr	r0, [r7, #20]
 8009624:	f7ff fa8d 	bl	8008b42 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009628:	bf00      	nop
 800962a:	3718      	adds	r7, #24
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b084      	sub	sp, #16
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800963c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2200      	movs	r2, #0
 8009642:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	2200      	movs	r2, #0
 800964a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800964e:	68f8      	ldr	r0, [r7, #12]
 8009650:	f7ff fa77 	bl	8008b42 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009654:	bf00      	nop
 8009656:	3710      	adds	r7, #16
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b082      	sub	sp, #8
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	681a      	ldr	r2, [r3, #0]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009672:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2220      	movs	r2, #32
 8009678:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2200      	movs	r2, #0
 8009680:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009682:	6878      	ldr	r0, [r7, #4]
 8009684:	f7fb fa18 	bl	8004ab8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009688:	bf00      	nop
 800968a:	3708      	adds	r7, #8
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800969e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096a6:	2b22      	cmp	r3, #34	; 0x22
 80096a8:	d152      	bne.n	8009750 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096b0:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80096b2:	89bb      	ldrh	r3, [r7, #12]
 80096b4:	b2d9      	uxtb	r1, r3
 80096b6:	89fb      	ldrh	r3, [r7, #14]
 80096b8:	b2da      	uxtb	r2, r3
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096be:	400a      	ands	r2, r1
 80096c0:	b2d2      	uxtb	r2, r2
 80096c2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096c8:	1c5a      	adds	r2, r3, #1
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80096d4:	b29b      	uxth	r3, r3
 80096d6:	3b01      	subs	r3, #1
 80096d8:	b29a      	uxth	r2, r3
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80096e6:	b29b      	uxth	r3, r3
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d139      	bne.n	8009760 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80096fa:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	689a      	ldr	r2, [r3, #8]
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f022 0201 	bic.w	r2, r2, #1
 800970a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2220      	movs	r2, #32
 8009710:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2200      	movs	r2, #0
 8009718:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800971e:	2b01      	cmp	r3, #1
 8009720:	d10f      	bne.n	8009742 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f022 0210 	bic.w	r2, r2, #16
 8009730:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009738:	4619      	mov	r1, r3
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f7ff fa0a 	bl	8008b54 <HAL_UARTEx_RxEventCallback>
 8009740:	e002      	b.n	8009748 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f7fb f9c6 	bl	8004ad4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2200      	movs	r2, #0
 800974c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800974e:	e007      	b.n	8009760 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	699a      	ldr	r2, [r3, #24]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f042 0208 	orr.w	r2, r2, #8
 800975e:	619a      	str	r2, [r3, #24]
}
 8009760:	bf00      	nop
 8009762:	3710      	adds	r7, #16
 8009764:	46bd      	mov	sp, r7
 8009766:	bd80      	pop	{r7, pc}

08009768 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b084      	sub	sp, #16
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009776:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800977e:	2b22      	cmp	r3, #34	; 0x22
 8009780:	d152      	bne.n	8009828 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009788:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800978e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8009790:	89ba      	ldrh	r2, [r7, #12]
 8009792:	89fb      	ldrh	r3, [r7, #14]
 8009794:	4013      	ands	r3, r2
 8009796:	b29a      	uxth	r2, r3
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097a0:	1c9a      	adds	r2, r3, #2
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80097ac:	b29b      	uxth	r3, r3
 80097ae:	3b01      	subs	r3, #1
 80097b0:	b29a      	uxth	r2, r3
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80097be:	b29b      	uxth	r3, r3
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d139      	bne.n	8009838 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	681a      	ldr	r2, [r3, #0]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80097d2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	689a      	ldr	r2, [r3, #8]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f022 0201 	bic.w	r2, r2, #1
 80097e2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2220      	movs	r2, #32
 80097e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2200      	movs	r2, #0
 80097f0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097f6:	2b01      	cmp	r3, #1
 80097f8:	d10f      	bne.n	800981a <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	681a      	ldr	r2, [r3, #0]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f022 0210 	bic.w	r2, r2, #16
 8009808:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009810:	4619      	mov	r1, r3
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f7ff f99e 	bl	8008b54 <HAL_UARTEx_RxEventCallback>
 8009818:	e002      	b.n	8009820 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f7fb f95a 	bl	8004ad4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2200      	movs	r2, #0
 8009824:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009826:	e007      	b.n	8009838 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	699a      	ldr	r2, [r3, #24]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f042 0208 	orr.w	r2, r2, #8
 8009836:	619a      	str	r2, [r3, #24]
}
 8009838:	bf00      	nop
 800983a:	3710      	adds	r7, #16
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b088      	sub	sp, #32
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800984e:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	69db      	ldr	r3, [r3, #28]
 8009856:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	689b      	ldr	r3, [r3, #8]
 8009866:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800986e:	2b22      	cmp	r3, #34	; 0x22
 8009870:	f040 80da 	bne.w	8009a28 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800987a:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800987c:	e0aa      	b.n	80099d4 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009884:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009886:	89bb      	ldrh	r3, [r7, #12]
 8009888:	b2d9      	uxtb	r1, r3
 800988a:	8b7b      	ldrh	r3, [r7, #26]
 800988c:	b2da      	uxtb	r2, r3
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009892:	400a      	ands	r2, r1
 8009894:	b2d2      	uxtb	r2, r2
 8009896:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800989c:	1c5a      	adds	r2, r3, #1
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80098a8:	b29b      	uxth	r3, r3
 80098aa:	3b01      	subs	r3, #1
 80098ac:	b29a      	uxth	r2, r3
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	69db      	ldr	r3, [r3, #28]
 80098ba:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80098bc:	69fb      	ldr	r3, [r7, #28]
 80098be:	f003 0307 	and.w	r3, r3, #7
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d04d      	beq.n	8009962 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80098c6:	69fb      	ldr	r3, [r7, #28]
 80098c8:	f003 0301 	and.w	r3, r3, #1
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d010      	beq.n	80098f2 <UART_RxISR_8BIT_FIFOEN+0xb2>
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00b      	beq.n	80098f2 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2201      	movs	r2, #1
 80098e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80098e8:	f043 0201 	orr.w	r2, r3, #1
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098f2:	69fb      	ldr	r3, [r7, #28]
 80098f4:	f003 0302 	and.w	r3, r3, #2
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d010      	beq.n	800991e <UART_RxISR_8BIT_FIFOEN+0xde>
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	f003 0301 	and.w	r3, r3, #1
 8009902:	2b00      	cmp	r3, #0
 8009904:	d00b      	beq.n	800991e <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	2202      	movs	r2, #2
 800990c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009914:	f043 0204 	orr.w	r2, r3, #4
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800991e:	69fb      	ldr	r3, [r7, #28]
 8009920:	f003 0304 	and.w	r3, r3, #4
 8009924:	2b00      	cmp	r3, #0
 8009926:	d010      	beq.n	800994a <UART_RxISR_8BIT_FIFOEN+0x10a>
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	f003 0301 	and.w	r3, r3, #1
 800992e:	2b00      	cmp	r3, #0
 8009930:	d00b      	beq.n	800994a <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	2204      	movs	r2, #4
 8009938:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009940:	f043 0202 	orr.w	r2, r3, #2
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009950:	2b00      	cmp	r3, #0
 8009952:	d006      	beq.n	8009962 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f7ff f8f4 	bl	8008b42 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009968:	b29b      	uxth	r3, r3
 800996a:	2b00      	cmp	r3, #0
 800996c:	d132      	bne.n	80099d4 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800997c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	689b      	ldr	r3, [r3, #8]
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	6812      	ldr	r2, [r2, #0]
 8009988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800998c:	f023 0301 	bic.w	r3, r3, #1
 8009990:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2220      	movs	r2, #32
 8009996:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2200      	movs	r2, #0
 800999e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d10f      	bne.n	80099c8 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681a      	ldr	r2, [r3, #0]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f022 0210 	bic.w	r2, r2, #16
 80099b6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80099be:	4619      	mov	r1, r3
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	f7ff f8c7 	bl	8008b54 <HAL_UARTEx_RxEventCallback>
 80099c6:	e002      	b.n	80099ce <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f7fb f883 	bl	8004ad4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2200      	movs	r2, #0
 80099d2:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80099d4:	89fb      	ldrh	r3, [r7, #14]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d005      	beq.n	80099e6 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 80099da:	69fb      	ldr	r3, [r7, #28]
 80099dc:	f003 0320 	and.w	r3, r3, #32
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	f47f af4c 	bne.w	800987e <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80099ec:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80099ee:	897b      	ldrh	r3, [r7, #10]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d021      	beq.n	8009a38 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80099fa:	897a      	ldrh	r2, [r7, #10]
 80099fc:	429a      	cmp	r2, r3
 80099fe:	d21b      	bcs.n	8009a38 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	689a      	ldr	r2, [r3, #8]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009a0e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	4a0b      	ldr	r2, [pc, #44]	; (8009a40 <UART_RxISR_8BIT_FIFOEN+0x200>)
 8009a14:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	681a      	ldr	r2, [r3, #0]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f042 0220 	orr.w	r2, r2, #32
 8009a24:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009a26:	e007      	b.n	8009a38 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	699a      	ldr	r2, [r3, #24]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f042 0208 	orr.w	r2, r2, #8
 8009a36:	619a      	str	r2, [r3, #24]
}
 8009a38:	bf00      	nop
 8009a3a:	3720      	adds	r7, #32
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}
 8009a40:	08009691 	.word	0x08009691

08009a44 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b08a      	sub	sp, #40	; 0x28
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009a52:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	69db      	ldr	r3, [r3, #28]
 8009a5a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	689b      	ldr	r3, [r3, #8]
 8009a6a:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a72:	2b22      	cmp	r3, #34	; 0x22
 8009a74:	f040 80da 	bne.w	8009c2c <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009a7e:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a80:	e0aa      	b.n	8009bd8 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a88:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a8e:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 8009a90:	8aba      	ldrh	r2, [r7, #20]
 8009a92:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009a94:	4013      	ands	r3, r2
 8009a96:	b29a      	uxth	r2, r3
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009aa0:	1c9a      	adds	r2, r3, #2
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	3b01      	subs	r3, #1
 8009ab0:	b29a      	uxth	r2, r3
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	69db      	ldr	r3, [r3, #28]
 8009abe:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac2:	f003 0307 	and.w	r3, r3, #7
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d04d      	beq.n	8009b66 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009acc:	f003 0301 	and.w	r3, r3, #1
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d010      	beq.n	8009af6 <UART_RxISR_16BIT_FIFOEN+0xb2>
 8009ad4:	69fb      	ldr	r3, [r7, #28]
 8009ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d00b      	beq.n	8009af6 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009aec:	f043 0201 	orr.w	r2, r3, #1
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af8:	f003 0302 	and.w	r3, r3, #2
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d010      	beq.n	8009b22 <UART_RxISR_16BIT_FIFOEN+0xde>
 8009b00:	69bb      	ldr	r3, [r7, #24]
 8009b02:	f003 0301 	and.w	r3, r3, #1
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d00b      	beq.n	8009b22 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	2202      	movs	r2, #2
 8009b10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b18:	f043 0204 	orr.w	r2, r3, #4
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b24:	f003 0304 	and.w	r3, r3, #4
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d010      	beq.n	8009b4e <UART_RxISR_16BIT_FIFOEN+0x10a>
 8009b2c:	69bb      	ldr	r3, [r7, #24]
 8009b2e:	f003 0301 	and.w	r3, r3, #1
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d00b      	beq.n	8009b4e <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	2204      	movs	r2, #4
 8009b3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b44:	f043 0202 	orr.w	r2, r3, #2
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d006      	beq.n	8009b66 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	f7fe fff2 	bl	8008b42 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2200      	movs	r2, #0
 8009b62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d132      	bne.n	8009bd8 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	681a      	ldr	r2, [r3, #0]
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009b80:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	689b      	ldr	r3, [r3, #8]
 8009b88:	687a      	ldr	r2, [r7, #4]
 8009b8a:	6812      	ldr	r2, [r2, #0]
 8009b8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b90:	f023 0301 	bic.w	r3, r3, #1
 8009b94:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2220      	movs	r2, #32
 8009b9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009ba8:	2b01      	cmp	r3, #1
 8009baa:	d10f      	bne.n	8009bcc <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	681a      	ldr	r2, [r3, #0]
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f022 0210 	bic.w	r2, r2, #16
 8009bba:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f7fe ffc5 	bl	8008b54 <HAL_UARTEx_RxEventCallback>
 8009bca:	e002      	b.n	8009bd2 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f7fa ff81 	bl	8004ad4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009bd8:	8afb      	ldrh	r3, [r7, #22]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d005      	beq.n	8009bea <UART_RxISR_16BIT_FIFOEN+0x1a6>
 8009bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be0:	f003 0320 	and.w	r3, r3, #32
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	f47f af4c 	bne.w	8009a82 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009bf0:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009bf2:	89fb      	ldrh	r3, [r7, #14]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d021      	beq.n	8009c3c <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009bfe:	89fa      	ldrh	r2, [r7, #14]
 8009c00:	429a      	cmp	r2, r3
 8009c02:	d21b      	bcs.n	8009c3c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	689a      	ldr	r2, [r3, #8]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009c12:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	4a0b      	ldr	r2, [pc, #44]	; (8009c44 <UART_RxISR_16BIT_FIFOEN+0x200>)
 8009c18:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	681a      	ldr	r2, [r3, #0]
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f042 0220 	orr.w	r2, r2, #32
 8009c28:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009c2a:	e007      	b.n	8009c3c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	699a      	ldr	r2, [r3, #24]
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f042 0208 	orr.w	r2, r2, #8
 8009c3a:	619a      	str	r2, [r3, #24]
}
 8009c3c:	bf00      	nop
 8009c3e:	3728      	adds	r7, #40	; 0x28
 8009c40:	46bd      	mov	sp, r7
 8009c42:	bd80      	pop	{r7, pc}
 8009c44:	08009769 	.word	0x08009769

08009c48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b083      	sub	sp, #12
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009c50:	bf00      	nop
 8009c52:	370c      	adds	r7, #12
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bc80      	pop	{r7}
 8009c58:	4770      	bx	lr

08009c5a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009c5a:	b480      	push	{r7}
 8009c5c:	b083      	sub	sp, #12
 8009c5e:	af00      	add	r7, sp, #0
 8009c60:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009c62:	bf00      	nop
 8009c64:	370c      	adds	r7, #12
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bc80      	pop	{r7}
 8009c6a:	4770      	bx	lr

08009c6c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b083      	sub	sp, #12
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009c74:	bf00      	nop
 8009c76:	370c      	adds	r7, #12
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bc80      	pop	{r7}
 8009c7c:	4770      	bx	lr

08009c7e <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8009c7e:	b580      	push	{r7, lr}
 8009c80:	b088      	sub	sp, #32
 8009c82:	af02      	add	r7, sp, #8
 8009c84:	60f8      	str	r0, [r7, #12]
 8009c86:	1d3b      	adds	r3, r7, #4
 8009c88:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009c96:	2b01      	cmp	r3, #1
 8009c98:	d101      	bne.n	8009c9e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8009c9a:	2302      	movs	r3, #2
 8009c9c:	e046      	b.n	8009d2c <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2224      	movs	r2, #36	; 0x24
 8009caa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	681a      	ldr	r2, [r3, #0]
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f022 0201 	bic.w	r2, r2, #1
 8009cbc:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8009cc8:	687a      	ldr	r2, [r7, #4]
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	430a      	orrs	r2, r1
 8009cd0:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d105      	bne.n	8009ce4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8009cd8:	1d3b      	adds	r3, r7, #4
 8009cda:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009cde:	68f8      	ldr	r0, [r7, #12]
 8009ce0:	f000 f900 	bl	8009ee4 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	681a      	ldr	r2, [r3, #0]
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f042 0201 	orr.w	r2, r2, #1
 8009cf2:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009cf4:	f7fa faa2 	bl	800423c <HAL_GetTick>
 8009cf8:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009cfa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009cfe:	9300      	str	r3, [sp, #0]
 8009d00:	693b      	ldr	r3, [r7, #16]
 8009d02:	2200      	movs	r2, #0
 8009d04:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009d08:	68f8      	ldr	r0, [r7, #12]
 8009d0a:	f7ff fa8f 	bl	800922c <UART_WaitOnFlagUntilTimeout>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d002      	beq.n	8009d1a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8009d14:	2303      	movs	r3, #3
 8009d16:	75fb      	strb	r3, [r7, #23]
 8009d18:	e003      	b.n	8009d22 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	2220      	movs	r2, #32
 8009d1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	2200      	movs	r2, #0
 8009d26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 8009d2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	3718      	adds	r7, #24
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}

08009d34 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b083      	sub	sp, #12
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009d42:	2b01      	cmp	r3, #1
 8009d44:	d101      	bne.n	8009d4a <HAL_UARTEx_EnableStopMode+0x16>
 8009d46:	2302      	movs	r3, #2
 8009d48:	e010      	b.n	8009d6c <HAL_UARTEx_EnableStopMode+0x38>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f042 0202 	orr.w	r2, r2, #2
 8009d60:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2200      	movs	r2, #0
 8009d66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009d6a:	2300      	movs	r3, #0
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	370c      	adds	r7, #12
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bc80      	pop	{r7}
 8009d74:	4770      	bx	lr

08009d76 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8009d76:	b580      	push	{r7, lr}
 8009d78:	b084      	sub	sp, #16
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009d84:	2b01      	cmp	r3, #1
 8009d86:	d101      	bne.n	8009d8c <HAL_UARTEx_EnableFifoMode+0x16>
 8009d88:	2302      	movs	r3, #2
 8009d8a:	e02b      	b.n	8009de4 <HAL_UARTEx_EnableFifoMode+0x6e>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2201      	movs	r2, #1
 8009d90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2224      	movs	r2, #36	; 0x24
 8009d98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	681a      	ldr	r2, [r3, #0]
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f022 0201 	bic.w	r2, r2, #1
 8009db2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009dba:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8009dc2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	68fa      	ldr	r2, [r7, #12]
 8009dca:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f000 f8ab 	bl	8009f28 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2220      	movs	r2, #32
 8009dd6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009de2:	2300      	movs	r3, #0
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3710      	adds	r7, #16
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b084      	sub	sp, #16
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
 8009df4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	d101      	bne.n	8009e04 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009e00:	2302      	movs	r3, #2
 8009e02:	e02d      	b.n	8009e60 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2201      	movs	r2, #1
 8009e08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2224      	movs	r2, #36	; 0x24
 8009e10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	681a      	ldr	r2, [r3, #0]
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f022 0201 	bic.w	r2, r2, #1
 8009e2a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	689b      	ldr	r3, [r3, #8]
 8009e32:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	683a      	ldr	r2, [r7, #0]
 8009e3c:	430a      	orrs	r2, r1
 8009e3e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f000 f871 	bl	8009f28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	68fa      	ldr	r2, [r7, #12]
 8009e4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2220      	movs	r2, #32
 8009e52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009e5e:	2300      	movs	r3, #0
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	3710      	adds	r7, #16
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}

08009e68 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b084      	sub	sp, #16
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d101      	bne.n	8009e80 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009e7c:	2302      	movs	r3, #2
 8009e7e:	e02d      	b.n	8009edc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2201      	movs	r2, #1
 8009e84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2224      	movs	r2, #36	; 0x24
 8009e8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	681a      	ldr	r2, [r3, #0]
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	f022 0201 	bic.w	r2, r2, #1
 8009ea6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	689b      	ldr	r3, [r3, #8]
 8009eae:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	683a      	ldr	r2, [r7, #0]
 8009eb8:	430a      	orrs	r2, r1
 8009eba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	f000 f833 	bl	8009f28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	68fa      	ldr	r2, [r7, #12]
 8009ec8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2220      	movs	r2, #32
 8009ece:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009eda:	2300      	movs	r3, #0
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3710      	adds	r7, #16
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b085      	sub	sp, #20
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	60f8      	str	r0, [r7, #12]
 8009eec:	1d3b      	adds	r3, r7, #4
 8009eee:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	f023 0210 	bic.w	r2, r3, #16
 8009efc:	893b      	ldrh	r3, [r7, #8]
 8009efe:	4619      	mov	r1, r3
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	430a      	orrs	r2, r1
 8009f06:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	685b      	ldr	r3, [r3, #4]
 8009f0e:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8009f12:	7abb      	ldrb	r3, [r7, #10]
 8009f14:	061a      	lsls	r2, r3, #24
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	430a      	orrs	r2, r1
 8009f1c:	605a      	str	r2, [r3, #4]
}
 8009f1e:	bf00      	nop
 8009f20:	3714      	adds	r7, #20
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bc80      	pop	{r7}
 8009f26:	4770      	bx	lr

08009f28 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b089      	sub	sp, #36	; 0x24
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009f30:	4a2c      	ldr	r2, [pc, #176]	; (8009fe4 <UARTEx_SetNbDataToProcess+0xbc>)
 8009f32:	f107 0314 	add.w	r3, r7, #20
 8009f36:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009f3a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009f3e:	4a2a      	ldr	r2, [pc, #168]	; (8009fe8 <UARTEx_SetNbDataToProcess+0xc0>)
 8009f40:	f107 030c 	add.w	r3, r7, #12
 8009f44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009f48:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d108      	bne.n	8009f66 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2201      	movs	r2, #1
 8009f58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2201      	movs	r2, #1
 8009f60:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009f64:	e039      	b.n	8009fda <UARTEx_SetNbDataToProcess+0xb2>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009f66:	2308      	movs	r3, #8
 8009f68:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009f6a:	2308      	movs	r3, #8
 8009f6c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	689b      	ldr	r3, [r3, #8]
 8009f74:	0e5b      	lsrs	r3, r3, #25
 8009f76:	b2db      	uxtb	r3, r3
 8009f78:	f003 0307 	and.w	r3, r3, #7
 8009f7c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	689b      	ldr	r3, [r3, #8]
 8009f84:	0f5b      	lsrs	r3, r3, #29
 8009f86:	b2db      	uxtb	r3, r3
 8009f88:	f003 0307 	and.w	r3, r3, #7
 8009f8c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009f8e:	7fbb      	ldrb	r3, [r7, #30]
 8009f90:	7f3a      	ldrb	r2, [r7, #28]
 8009f92:	3220      	adds	r2, #32
 8009f94:	443a      	add	r2, r7
 8009f96:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009f9a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009f9e:	7f3a      	ldrb	r2, [r7, #28]
 8009fa0:	3220      	adds	r2, #32
 8009fa2:	443a      	add	r2, r7
 8009fa4:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009fa8:	fb93 f3f2 	sdiv	r3, r3, r2
 8009fac:	b29a      	uxth	r2, r3
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009fb4:	7ffb      	ldrb	r3, [r7, #31]
 8009fb6:	7f7a      	ldrb	r2, [r7, #29]
 8009fb8:	3220      	adds	r2, #32
 8009fba:	443a      	add	r2, r7
 8009fbc:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009fc0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009fc4:	7f7a      	ldrb	r2, [r7, #29]
 8009fc6:	3220      	adds	r2, #32
 8009fc8:	443a      	add	r2, r7
 8009fca:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009fce:	fb93 f3f2 	sdiv	r3, r3, r2
 8009fd2:	b29a      	uxth	r2, r3
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009fda:	bf00      	nop
 8009fdc:	3724      	adds	r7, #36	; 0x24
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bc80      	pop	{r7}
 8009fe2:	4770      	bx	lr
 8009fe4:	0800ff50 	.word	0x0800ff50
 8009fe8:	0800ff58 	.word	0x0800ff58

08009fec <LL_AHB2_GRP1_EnableClock>:
{
 8009fec:	b480      	push	{r7}
 8009fee:	b085      	sub	sp, #20
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009ff4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009ff8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009ffa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	4313      	orrs	r3, r2
 800a002:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800a004:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a008:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	4013      	ands	r3, r2
 800a00e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800a010:	68fb      	ldr	r3, [r7, #12]
}
 800a012:	bf00      	nop
 800a014:	3714      	adds	r7, #20
 800a016:	46bd      	mov	sp, r7
 800a018:	bc80      	pop	{r7}
 800a01a:	4770      	bx	lr

0800a01c <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b088      	sub	sp, #32
 800a020:	af00      	add	r7, sp, #0
 800a022:	4603      	mov	r3, r0
 800a024:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800a026:	f107 030c 	add.w	r3, r7, #12
 800a02a:	2200      	movs	r2, #0
 800a02c:	601a      	str	r2, [r3, #0]
 800a02e:	605a      	str	r2, [r3, #4]
 800a030:	609a      	str	r2, [r3, #8]
 800a032:	60da      	str	r2, [r3, #12]
 800a034:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800a036:	2002      	movs	r0, #2
 800a038:	f7ff ffd8 	bl	8009fec <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN[Led];
 800a03c:	79fb      	ldrb	r3, [r7, #7]
 800a03e:	4a12      	ldr	r2, [pc, #72]	; (800a088 <BSP_LED_Init+0x6c>)
 800a040:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a044:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 800a046:	2301      	movs	r3, #1
 800a048:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800a04a:	2300      	movs	r3, #0
 800a04c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800a04e:	2302      	movs	r3, #2
 800a050:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800a052:	79fb      	ldrb	r3, [r7, #7]
 800a054:	4a0d      	ldr	r2, [pc, #52]	; (800a08c <BSP_LED_Init+0x70>)
 800a056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a05a:	f107 020c 	add.w	r2, r7, #12
 800a05e:	4611      	mov	r1, r2
 800a060:	4618      	mov	r0, r3
 800a062:	f7fb fbb3 	bl	80057cc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800a066:	79fb      	ldrb	r3, [r7, #7]
 800a068:	4a08      	ldr	r2, [pc, #32]	; (800a08c <BSP_LED_Init+0x70>)
 800a06a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a06e:	79fb      	ldrb	r3, [r7, #7]
 800a070:	4a05      	ldr	r2, [pc, #20]	; (800a088 <BSP_LED_Init+0x6c>)
 800a072:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a076:	2200      	movs	r2, #0
 800a078:	4619      	mov	r1, r3
 800a07a:	f7fb fdec 	bl	8005c56 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800a07e:	2300      	movs	r3, #0
}
 800a080:	4618      	mov	r0, r3
 800a082:	3720      	adds	r7, #32
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}
 800a088:	080107c4 	.word	0x080107c4
 800a08c:	2000000c 	.word	0x2000000c

0800a090 <BSP_LED_On>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b082      	sub	sp, #8
 800a094:	af00      	add	r7, sp, #0
 800a096:	4603      	mov	r3, r0
 800a098:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 800a09a:	79fb      	ldrb	r3, [r7, #7]
 800a09c:	4a07      	ldr	r2, [pc, #28]	; (800a0bc <BSP_LED_On+0x2c>)
 800a09e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a0a2:	79fb      	ldrb	r3, [r7, #7]
 800a0a4:	4a06      	ldr	r2, [pc, #24]	; (800a0c0 <BSP_LED_On+0x30>)
 800a0a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	4619      	mov	r1, r3
 800a0ae:	f7fb fdd2 	bl	8005c56 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800a0b2:	2300      	movs	r3, #0
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3708      	adds	r7, #8
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}
 800a0bc:	2000000c 	.word	0x2000000c
 800a0c0:	080107c4 	.word	0x080107c4

0800a0c4 <BSP_LED_Off>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b082      	sub	sp, #8
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 800a0ce:	79fb      	ldrb	r3, [r7, #7]
 800a0d0:	4a07      	ldr	r2, [pc, #28]	; (800a0f0 <BSP_LED_Off+0x2c>)
 800a0d2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a0d6:	79fb      	ldrb	r3, [r7, #7]
 800a0d8:	4a06      	ldr	r2, [pc, #24]	; (800a0f4 <BSP_LED_Off+0x30>)
 800a0da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a0de:	2200      	movs	r2, #0
 800a0e0:	4619      	mov	r1, r3
 800a0e2:	f7fb fdb8 	bl	8005c56 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800a0e6:	2300      	movs	r3, #0
}
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	3708      	adds	r7, #8
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	bd80      	pop	{r7, pc}
 800a0f0:	2000000c 	.word	0x2000000c
 800a0f4:	080107c4 	.word	0x080107c4

0800a0f8 <BSP_LED_GetState>:
  *            @arg LED2
  *            @arg LED3
  * @retval LED status
  */
int32_t BSP_LED_GetState(Led_TypeDef Led)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b082      	sub	sp, #8
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	4603      	mov	r3, r0
 800a100:	71fb      	strb	r3, [r7, #7]
  return (int32_t)HAL_GPIO_ReadPin(LED_PORT[Led], LED_PIN[Led]);
 800a102:	79fb      	ldrb	r3, [r7, #7]
 800a104:	4a07      	ldr	r2, [pc, #28]	; (800a124 <BSP_LED_GetState+0x2c>)
 800a106:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a10a:	79fb      	ldrb	r3, [r7, #7]
 800a10c:	4906      	ldr	r1, [pc, #24]	; (800a128 <BSP_LED_GetState+0x30>)
 800a10e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a112:	4619      	mov	r1, r3
 800a114:	4610      	mov	r0, r2
 800a116:	f7fb fd87 	bl	8005c28 <HAL_GPIO_ReadPin>
 800a11a:	4603      	mov	r3, r0
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3708      	adds	r7, #8
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}
 800a124:	2000000c 	.word	0x2000000c
 800a128:	080107c4 	.word	0x080107c4

0800a12c <LL_AHB2_GRP1_EnableClock>:
{
 800a12c:	b480      	push	{r7}
 800a12e:	b085      	sub	sp, #20
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800a134:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a138:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a13a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	4313      	orrs	r3, r2
 800a142:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800a144:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a148:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	4013      	ands	r3, r2
 800a14e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800a150:	68fb      	ldr	r3, [r7, #12]
}
 800a152:	bf00      	nop
 800a154:	3714      	adds	r7, #20
 800a156:	46bd      	mov	sp, r7
 800a158:	bc80      	pop	{r7}
 800a15a:	4770      	bx	lr

0800a15c <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b086      	sub	sp, #24
 800a160:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800a162:	1d3b      	adds	r3, r7, #4
 800a164:	2200      	movs	r2, #0
 800a166:	601a      	str	r2, [r3, #0]
 800a168:	605a      	str	r2, [r3, #4]
 800a16a:	609a      	str	r2, [r3, #8]
 800a16c:	60da      	str	r2, [r3, #12]
 800a16e:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 800a170:	2004      	movs	r0, #4
 800a172:	f7ff ffdb 	bl	800a12c <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800a176:	2310      	movs	r3, #16
 800a178:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800a17a:	2301      	movs	r3, #1
 800a17c:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800a17e:	2300      	movs	r3, #0
 800a180:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a182:	2303      	movs	r3, #3
 800a184:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800a186:	1d3b      	adds	r3, r7, #4
 800a188:	4619      	mov	r1, r3
 800a18a:	4812      	ldr	r0, [pc, #72]	; (800a1d4 <BSP_RADIO_Init+0x78>)
 800a18c:	f7fb fb1e 	bl	80057cc <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800a190:	2320      	movs	r3, #32
 800a192:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800a194:	1d3b      	adds	r3, r7, #4
 800a196:	4619      	mov	r1, r3
 800a198:	480e      	ldr	r0, [pc, #56]	; (800a1d4 <BSP_RADIO_Init+0x78>)
 800a19a:	f7fb fb17 	bl	80057cc <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 800a19e:	2308      	movs	r3, #8
 800a1a0:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800a1a2:	1d3b      	adds	r3, r7, #4
 800a1a4:	4619      	mov	r1, r3
 800a1a6:	480b      	ldr	r0, [pc, #44]	; (800a1d4 <BSP_RADIO_Init+0x78>)
 800a1a8:	f7fb fb10 	bl	80057cc <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	2120      	movs	r1, #32
 800a1b0:	4808      	ldr	r0, [pc, #32]	; (800a1d4 <BSP_RADIO_Init+0x78>)
 800a1b2:	f7fb fd50 	bl	8005c56 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	2110      	movs	r1, #16
 800a1ba:	4806      	ldr	r0, [pc, #24]	; (800a1d4 <BSP_RADIO_Init+0x78>)
 800a1bc:	f7fb fd4b 	bl	8005c56 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	2108      	movs	r1, #8
 800a1c4:	4803      	ldr	r0, [pc, #12]	; (800a1d4 <BSP_RADIO_Init+0x78>)
 800a1c6:	f7fb fd46 	bl	8005c56 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800a1ca:	2300      	movs	r3, #0
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	3718      	adds	r7, #24
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	bd80      	pop	{r7, pc}
 800a1d4:	48000800 	.word	0x48000800

0800a1d8 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b082      	sub	sp, #8
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	4603      	mov	r3, r0
 800a1e0:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 800a1e2:	79fb      	ldrb	r3, [r7, #7]
 800a1e4:	2b03      	cmp	r3, #3
 800a1e6:	d84b      	bhi.n	800a280 <BSP_RADIO_ConfigRFSwitch+0xa8>
 800a1e8:	a201      	add	r2, pc, #4	; (adr r2, 800a1f0 <BSP_RADIO_ConfigRFSwitch+0x18>)
 800a1ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ee:	bf00      	nop
 800a1f0:	0800a201 	.word	0x0800a201
 800a1f4:	0800a221 	.word	0x0800a221
 800a1f8:	0800a241 	.word	0x0800a241
 800a1fc:	0800a261 	.word	0x0800a261
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800a200:	2200      	movs	r2, #0
 800a202:	2108      	movs	r1, #8
 800a204:	4821      	ldr	r0, [pc, #132]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a206:	f7fb fd26 	bl	8005c56 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800a20a:	2200      	movs	r2, #0
 800a20c:	2110      	movs	r1, #16
 800a20e:	481f      	ldr	r0, [pc, #124]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a210:	f7fb fd21 	bl	8005c56 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800a214:	2200      	movs	r2, #0
 800a216:	2120      	movs	r1, #32
 800a218:	481c      	ldr	r0, [pc, #112]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a21a:	f7fb fd1c 	bl	8005c56 <HAL_GPIO_WritePin>
      break;      
 800a21e:	e030      	b.n	800a282 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800a220:	2201      	movs	r2, #1
 800a222:	2108      	movs	r1, #8
 800a224:	4819      	ldr	r0, [pc, #100]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a226:	f7fb fd16 	bl	8005c56 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 800a22a:	2201      	movs	r2, #1
 800a22c:	2110      	movs	r1, #16
 800a22e:	4817      	ldr	r0, [pc, #92]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a230:	f7fb fd11 	bl	8005c56 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800a234:	2200      	movs	r2, #0
 800a236:	2120      	movs	r1, #32
 800a238:	4814      	ldr	r0, [pc, #80]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a23a:	f7fb fd0c 	bl	8005c56 <HAL_GPIO_WritePin>
      break;
 800a23e:	e020      	b.n	800a282 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800a240:	2201      	movs	r2, #1
 800a242:	2108      	movs	r1, #8
 800a244:	4811      	ldr	r0, [pc, #68]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a246:	f7fb fd06 	bl	8005c56 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 800a24a:	2201      	movs	r2, #1
 800a24c:	2110      	movs	r1, #16
 800a24e:	480f      	ldr	r0, [pc, #60]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a250:	f7fb fd01 	bl	8005c56 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800a254:	2201      	movs	r2, #1
 800a256:	2120      	movs	r1, #32
 800a258:	480c      	ldr	r0, [pc, #48]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a25a:	f7fb fcfc 	bl	8005c56 <HAL_GPIO_WritePin>
      break;
 800a25e:	e010      	b.n	800a282 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800a260:	2201      	movs	r2, #1
 800a262:	2108      	movs	r1, #8
 800a264:	4809      	ldr	r0, [pc, #36]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a266:	f7fb fcf6 	bl	8005c56 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800a26a:	2200      	movs	r2, #0
 800a26c:	2110      	movs	r1, #16
 800a26e:	4807      	ldr	r0, [pc, #28]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a270:	f7fb fcf1 	bl	8005c56 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800a274:	2201      	movs	r2, #1
 800a276:	2120      	movs	r1, #32
 800a278:	4804      	ldr	r0, [pc, #16]	; (800a28c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a27a:	f7fb fcec 	bl	8005c56 <HAL_GPIO_WritePin>
      break;
 800a27e:	e000      	b.n	800a282 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 800a280:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 800a282:	2300      	movs	r3, #0
}
 800a284:	4618      	mov	r0, r3
 800a286:	3708      	adds	r7, #8
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}
 800a28c:	48000800 	.word	0x48000800

0800a290 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 800a290:	b480      	push	{r7}
 800a292:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 800a294:	2300      	movs	r3, #0
}
 800a296:	4618      	mov	r0, r3
 800a298:	46bd      	mov	sp, r7
 800a29a:	bc80      	pop	{r7}
 800a29c:	4770      	bx	lr

0800a29e <BSP_RADIO_GetWakeUpTime>:
/**
  * @brief  Get Radio Wake Time
  * @retval the wake upt time in ms
  */
int32_t BSP_RADIO_GetWakeUpTime(void)
{
 800a29e:	b480      	push	{r7}
 800a2a0:	af00      	add	r7, sp, #0
  return  RF_WAKEUP_TIME;
 800a2a2:	2303      	movs	r3, #3
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bc80      	pop	{r7}
 800a2aa:	4770      	bx	lr

0800a2ac <BSP_RADIO_IsTCXO>:
  * @brief  Get If TCXO is to be present on board
  * @note   never remove called by MW, 
  * @retval return 1 if present, 0 if not present
  */
int32_t BSP_RADIO_IsTCXO(void)  
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	af00      	add	r7, sp, #0
  return IS_TCXO_SUPPORTED;
 800a2b0:	2301      	movs	r3, #1
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bc80      	pop	{r7}
 800a2b8:	4770      	bx	lr

0800a2ba <BSP_RADIO_IsDCDC>:
  * @brief  Get If DCDC is to be present on board
  * @note   never remove called by MW, 
  * @retval return 1 if present, 0 if not present
  */
int32_t BSP_RADIO_IsDCDC(void)  
{
 800a2ba:	b480      	push	{r7}
 800a2bc:	af00      	add	r7, sp, #0
  return IS_DCDC_SUPPORTED;
 800a2be:	2301      	movs	r3, #1
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bc80      	pop	{r7}
 800a2c6:	4770      	bx	lr

0800a2c8 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b08a      	sub	sp, #40	; 0x28
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	60b9      	str	r1, [r7, #8]
 800a2d0:	607a      	str	r2, [r7, #4]
 800a2d2:	603b      	str	r3, [r7, #0]
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 800a2d8:	2300      	movs	r3, #0
 800a2da:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 800a2dc:	2300      	movs	r3, #0
 800a2de:	617b      	str	r3, [r7, #20]
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d001      	beq.n	800a2ee <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	bf14      	ite	ne
 800a2f4:	2301      	movne	r3, #1
 800a2f6:	2300      	moveq	r3, #0
 800a2f8:	b2da      	uxtb	r2, r3
 800a2fa:	4ba8      	ldr	r3, [pc, #672]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a2fc:	705a      	strb	r2, [r3, #1]

    switch( modem )
 800a2fe:	7bfb      	ldrb	r3, [r7, #15]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d003      	beq.n	800a30c <RadioSetRxGenericConfig+0x44>
 800a304:	2b01      	cmp	r3, #1
 800a306:	f000 80aa 	beq.w	800a45e <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 800a30a:	e15f      	b.n	800a5cc <RadioSetRxGenericConfig+0x304>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	68db      	ldr	r3, [r3, #12]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d003      	beq.n	800a31c <RadioSetRxGenericConfig+0x54>
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	691b      	ldr	r3, [r3, #16]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d102      	bne.n	800a322 <RadioSetRxGenericConfig+0x5a>
                return -1;
 800a31c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a320:	e155      	b.n	800a5ce <RadioSetRxGenericConfig+0x306>
            if ( config->fsk.SyncWordLength>8)
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	7d5b      	ldrb	r3, [r3, #21]
 800a326:	2b08      	cmp	r3, #8
 800a328:	d902      	bls.n	800a330 <RadioSetRxGenericConfig+0x68>
                return -1;
 800a32a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a32e:	e14e      	b.n	800a5ce <RadioSetRxGenericConfig+0x306>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800a330:	2300      	movs	r3, #0
 800a332:	623b      	str	r3, [r7, #32]
 800a334:	e00d      	b.n	800a352 <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	699a      	ldr	r2, [r3, #24]
 800a33a:	6a3b      	ldr	r3, [r7, #32]
 800a33c:	4413      	add	r3, r2
 800a33e:	7819      	ldrb	r1, [r3, #0]
 800a340:	f107 0214 	add.w	r2, r7, #20
 800a344:	6a3b      	ldr	r3, [r7, #32]
 800a346:	4413      	add	r3, r2
 800a348:	460a      	mov	r2, r1
 800a34a:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800a34c:	6a3b      	ldr	r3, [r7, #32]
 800a34e:	3301      	adds	r3, #1
 800a350:	623b      	str	r3, [r7, #32]
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	7d5b      	ldrb	r3, [r3, #21]
 800a356:	461a      	mov	r2, r3
 800a358:	6a3b      	ldr	r3, [r7, #32]
 800a35a:	4293      	cmp	r3, r2
 800a35c:	dbeb      	blt.n	800a336 <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800a364:	2b00      	cmp	r3, #0
 800a366:	d104      	bne.n	800a372 <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	69db      	ldr	r3, [r3, #28]
 800a36c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a370:	e002      	b.n	800a378 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 800a372:	23ff      	movs	r3, #255	; 0xff
 800a374:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	bf14      	ite	ne
 800a380:	2301      	movne	r3, #1
 800a382:	2300      	moveq	r3, #0
 800a384:	b2db      	uxtb	r3, r3
 800a386:	4618      	mov	r0, r3
 800a388:	f001 fff4 	bl	800c374 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800a38c:	4b83      	ldr	r3, [pc, #524]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a38e:	2200      	movs	r2, #0
 800a390:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	68db      	ldr	r3, [r3, #12]
 800a398:	4a80      	ldr	r2, [pc, #512]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a39a:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	791a      	ldrb	r2, [r3, #4]
 800a3a0:	4b7e      	ldr	r3, [pc, #504]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a3a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 800a3a6:	68bb      	ldr	r3, [r7, #8]
 800a3a8:	689b      	ldr	r3, [r3, #8]
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f000 fa7c 	bl	800a8a8 <RadioGetFskBandwidthRegValue>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	4b79      	ldr	r3, [pc, #484]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a3b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800a3ba:	4b78      	ldr	r3, [pc, #480]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a3bc:	2200      	movs	r2, #0
 800a3be:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	691b      	ldr	r3, [r3, #16]
 800a3c4:	b29b      	uxth	r3, r3
 800a3c6:	00db      	lsls	r3, r3, #3
 800a3c8:	b29a      	uxth	r2, r3
 800a3ca:	4b74      	ldr	r3, [pc, #464]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a3cc:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	7d1a      	ldrb	r2, [r3, #20]
 800a3d2:	4b72      	ldr	r3, [pc, #456]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a3d4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	7d5b      	ldrb	r3, [r3, #21]
 800a3da:	00db      	lsls	r3, r3, #3
 800a3dc:	b2da      	uxtb	r2, r3
 800a3de:	4b6f      	ldr	r3, [pc, #444]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a3e0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800a3e8:	4b6c      	ldr	r3, [pc, #432]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a3ea:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800a3f2:	4b6a      	ldr	r3, [pc, #424]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a3f4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800a3f6:	4a69      	ldr	r2, [pc, #420]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a3f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a3fc:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800a404:	4b65      	ldr	r3, [pc, #404]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a406:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800a40e:	4b63      	ldr	r3, [pc, #396]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a410:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800a412:	f001 f914 	bl	800b63e <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 800a416:	2000      	movs	r0, #0
 800a418:	f000 fadc 	bl	800a9d4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a41c:	4860      	ldr	r0, [pc, #384]	; (800a5a0 <RadioSetRxGenericConfig+0x2d8>)
 800a41e:	f002 f9f3 	bl	800c808 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a422:	4860      	ldr	r0, [pc, #384]	; (800a5a4 <RadioSetRxGenericConfig+0x2dc>)
 800a424:	f002 fac4 	bl	800c9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 800a428:	f107 0314 	add.w	r3, r7, #20
 800a42c:	4618      	mov	r0, r3
 800a42e:	f001 fdc4 	bl	800bfba <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	8c1b      	ldrh	r3, [r3, #32]
 800a436:	4618      	mov	r0, r3
 800a438:	f001 fe0e 	bl	800c058 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a440:	4618      	mov	r0, r3
 800a442:	f001 fde9 	bl	800c018 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800a44c:	fb03 f202 	mul.w	r2, r3, r2
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	68db      	ldr	r3, [r3, #12]
 800a454:	fbb2 f3f3 	udiv	r3, r2, r3
 800a458:	4a50      	ldr	r2, [pc, #320]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a45a:	6093      	str	r3, [r2, #8]
            break;
 800a45c:	e0b6      	b.n	800a5cc <RadioSetRxGenericConfig+0x304>
            if  (config->lora.PreambleLen== 0)
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800a462:	2b00      	cmp	r3, #0
 800a464:	d102      	bne.n	800a46c <RadioSetRxGenericConfig+0x1a4>
                return -1;
 800a466:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a46a:	e0b0      	b.n	800a5ce <RadioSetRxGenericConfig+0x306>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800a472:	2b01      	cmp	r3, #1
 800a474:	d104      	bne.n	800a480 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	69db      	ldr	r3, [r3, #28]
 800a47a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a47e:	e002      	b.n	800a486 <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 800a480:	23ff      	movs	r3, #255	; 0xff
 800a482:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	bf14      	ite	ne
 800a48e:	2301      	movne	r3, #1
 800a490:	2300      	moveq	r3, #0
 800a492:	b2db      	uxtb	r3, r3
 800a494:	4618      	mov	r0, r3
 800a496:	f001 ff6d 	bl	800c374 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	b2db      	uxtb	r3, r3
 800a49e:	4618      	mov	r0, r3
 800a4a0:	f001 ff7a 	bl	800c398 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800a4a4:	4b3d      	ldr	r3, [pc, #244]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800a4b2:	4b3a      	ldr	r3, [pc, #232]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a4b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 800a4be:	4b37      	ldr	r3, [pc, #220]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a4c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 800a4ca:	4b34      	ldr	r3, [pc, #208]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a4cc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800a4d6:	2b02      	cmp	r3, #2
 800a4d8:	d010      	beq.n	800a4fc <RadioSetRxGenericConfig+0x234>
 800a4da:	2b02      	cmp	r3, #2
 800a4dc:	dc22      	bgt.n	800a524 <RadioSetRxGenericConfig+0x25c>
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d002      	beq.n	800a4e8 <RadioSetRxGenericConfig+0x220>
 800a4e2:	2b01      	cmp	r3, #1
 800a4e4:	d005      	beq.n	800a4f2 <RadioSetRxGenericConfig+0x22a>
                break;
 800a4e6:	e01d      	b.n	800a524 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800a4e8:	4b2c      	ldr	r3, [pc, #176]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a4f0:	e019      	b.n	800a526 <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800a4f2:	4b2a      	ldr	r3, [pc, #168]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a4fa:	e014      	b.n	800a526 <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a502:	2b0b      	cmp	r3, #11
 800a504:	d004      	beq.n	800a510 <RadioSetRxGenericConfig+0x248>
 800a506:	68bb      	ldr	r3, [r7, #8]
 800a508:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a50c:	2b0c      	cmp	r3, #12
 800a50e:	d104      	bne.n	800a51a <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800a510:	4b22      	ldr	r3, [pc, #136]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a512:	2201      	movs	r2, #1
 800a514:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a518:	e005      	b.n	800a526 <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800a51a:	4b20      	ldr	r3, [pc, #128]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a51c:	2200      	movs	r2, #0
 800a51e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a522:	e000      	b.n	800a526 <RadioSetRxGenericConfig+0x25e>
                break;
 800a524:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800a526:	4b1d      	ldr	r3, [pc, #116]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a528:	2201      	movs	r2, #1
 800a52a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 800a530:	4b1a      	ldr	r3, [pc, #104]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a532:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 800a53a:	4b18      	ldr	r3, [pc, #96]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a53c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800a53e:	4a17      	ldr	r2, [pc, #92]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a540:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a544:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800a54c:	4b13      	ldr	r3, [pc, #76]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a54e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 800a552:	68bb      	ldr	r3, [r7, #8]
 800a554:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 800a558:	4b10      	ldr	r3, [pc, #64]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a55a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800a55e:	f001 f86e 	bl	800b63e <RadioStandby>
            RadioSetModem( MODEM_LORA );
 800a562:	2001      	movs	r0, #1
 800a564:	f000 fa36 	bl	800a9d4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a568:	480d      	ldr	r0, [pc, #52]	; (800a5a0 <RadioSetRxGenericConfig+0x2d8>)
 800a56a:	f002 f94d 	bl	800c808 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a56e:	480d      	ldr	r0, [pc, #52]	; (800a5a4 <RadioSetRxGenericConfig+0x2dc>)
 800a570:	f002 fa1e 	bl	800c9b0 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800a574:	4b09      	ldr	r3, [pc, #36]	; (800a59c <RadioSetRxGenericConfig+0x2d4>)
 800a576:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800a57a:	2b01      	cmp	r3, #1
 800a57c:	d114      	bne.n	800a5a8 <RadioSetRxGenericConfig+0x2e0>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 800a57e:	f240 7036 	movw	r0, #1846	; 0x736
 800a582:	f002 fb7d 	bl	800cc80 <SUBGRF_ReadRegister>
 800a586:	4603      	mov	r3, r0
 800a588:	f023 0304 	bic.w	r3, r3, #4
 800a58c:	b2db      	uxtb	r3, r3
 800a58e:	4619      	mov	r1, r3
 800a590:	f240 7036 	movw	r0, #1846	; 0x736
 800a594:	f002 fb60 	bl	800cc58 <SUBGRF_WriteRegister>
 800a598:	e013      	b.n	800a5c2 <RadioSetRxGenericConfig+0x2fa>
 800a59a:	bf00      	nop
 800a59c:	200008f4 	.word	0x200008f4
 800a5a0:	2000092c 	.word	0x2000092c
 800a5a4:	20000902 	.word	0x20000902
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 800a5a8:	f240 7036 	movw	r0, #1846	; 0x736
 800a5ac:	f002 fb68 	bl	800cc80 <SUBGRF_ReadRegister>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	f043 0304 	orr.w	r3, r3, #4
 800a5b6:	b2db      	uxtb	r3, r3
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	f240 7036 	movw	r0, #1846	; 0x736
 800a5be:	f002 fb4b 	bl	800cc58 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800a5c2:	4b05      	ldr	r3, [pc, #20]	; (800a5d8 <RadioSetRxGenericConfig+0x310>)
 800a5c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a5c8:	609a      	str	r2, [r3, #8]
            break;
 800a5ca:	bf00      	nop
    }
    return status;
 800a5cc:	69fb      	ldr	r3, [r7, #28]
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3728      	adds	r7, #40	; 0x28
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
 800a5d6:	bf00      	nop
 800a5d8:	200008f4 	.word	0x200008f4

0800a5dc <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b088      	sub	sp, #32
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	60b9      	str	r1, [r7, #8]
 800a5e4:	607b      	str	r3, [r7, #4]
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	73fb      	strb	r3, [r7, #15]
 800a5ea:	4613      	mov	r3, r2
 800a5ec:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	617b      	str	r3, [r7, #20]
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	61bb      	str	r3, [r7, #24]
    switch( modem )
 800a5f6:	7bfb      	ldrb	r3, [r7, #15]
 800a5f8:	2b02      	cmp	r3, #2
 800a5fa:	f000 811c 	beq.w	800a836 <RadioSetTxGenericConfig+0x25a>
 800a5fe:	2b02      	cmp	r3, #2
 800a600:	f300 8138 	bgt.w	800a874 <RadioSetTxGenericConfig+0x298>
 800a604:	2b00      	cmp	r3, #0
 800a606:	d003      	beq.n	800a610 <RadioSetTxGenericConfig+0x34>
 800a608:	2b01      	cmp	r3, #1
 800a60a:	f000 8083 	beq.w	800a714 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 800a60e:	e131      	b.n	800a874 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	689b      	ldr	r3, [r3, #8]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d003      	beq.n	800a620 <RadioSetTxGenericConfig+0x44>
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	691b      	ldr	r3, [r3, #16]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d102      	bne.n	800a626 <RadioSetTxGenericConfig+0x4a>
                return -1;
 800a620:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a624:	e135      	b.n	800a892 <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	7d1b      	ldrb	r3, [r3, #20]
 800a62a:	2b08      	cmp	r3, #8
 800a62c:	d902      	bls.n	800a634 <RadioSetTxGenericConfig+0x58>
                return -1;
 800a62e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a632:	e12e      	b.n	800a892 <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800a634:	2300      	movs	r3, #0
 800a636:	61fb      	str	r3, [r7, #28]
 800a638:	e00d      	b.n	800a656 <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	699a      	ldr	r2, [r3, #24]
 800a63e:	69fb      	ldr	r3, [r7, #28]
 800a640:	4413      	add	r3, r2
 800a642:	7819      	ldrb	r1, [r3, #0]
 800a644:	f107 0214 	add.w	r2, r7, #20
 800a648:	69fb      	ldr	r3, [r7, #28]
 800a64a:	4413      	add	r3, r2
 800a64c:	460a      	mov	r2, r1
 800a64e:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800a650:	69fb      	ldr	r3, [r7, #28]
 800a652:	3301      	adds	r3, #1
 800a654:	61fb      	str	r3, [r7, #28]
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	7d1b      	ldrb	r3, [r3, #20]
 800a65a:	461a      	mov	r2, r3
 800a65c:	69fb      	ldr	r3, [r7, #28]
 800a65e:	4293      	cmp	r3, r2
 800a660:	dbeb      	blt.n	800a63a <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800a662:	4b8e      	ldr	r3, [pc, #568]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a664:	2200      	movs	r2, #0
 800a666:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	689b      	ldr	r3, [r3, #8]
 800a66e:	4a8b      	ldr	r2, [pc, #556]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a670:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	781a      	ldrb	r2, [r3, #0]
 800a676:	4b89      	ldr	r3, [pc, #548]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a678:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	4618      	mov	r0, r3
 800a682:	f000 f911 	bl	800a8a8 <RadioGetFskBandwidthRegValue>
 800a686:	4603      	mov	r3, r0
 800a688:	461a      	mov	r2, r3
 800a68a:	4b84      	ldr	r3, [pc, #528]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a68c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	68db      	ldr	r3, [r3, #12]
 800a694:	4a81      	ldr	r2, [pc, #516]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a696:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800a698:	4b80      	ldr	r3, [pc, #512]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a69a:	2200      	movs	r2, #0
 800a69c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	691b      	ldr	r3, [r3, #16]
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	00db      	lsls	r3, r3, #3
 800a6a6:	b29a      	uxth	r2, r3
 800a6a8:	4b7c      	ldr	r3, [pc, #496]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a6aa:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 800a6ac:	4b7b      	ldr	r3, [pc, #492]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a6ae:	2204      	movs	r2, #4
 800a6b0:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 800a6b2:	68bb      	ldr	r3, [r7, #8]
 800a6b4:	7d1b      	ldrb	r3, [r3, #20]
 800a6b6:	00db      	lsls	r3, r3, #3
 800a6b8:	b2da      	uxtb	r2, r3
 800a6ba:	4b78      	ldr	r3, [pc, #480]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a6bc:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 800a6be:	4b77      	ldr	r3, [pc, #476]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	7f9a      	ldrb	r2, [r3, #30]
 800a6c8:	4b74      	ldr	r3, [pc, #464]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a6ca:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	7fda      	ldrb	r2, [r3, #31]
 800a6d0:	4b72      	ldr	r3, [pc, #456]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a6d2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800a6da:	4b70      	ldr	r3, [pc, #448]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a6dc:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800a6de:	f000 ffae 	bl	800b63e <RadioStandby>
            RadioSetModem( MODEM_FSK );
 800a6e2:	2000      	movs	r0, #0
 800a6e4:	f000 f976 	bl	800a9d4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a6e8:	486d      	ldr	r0, [pc, #436]	; (800a8a0 <RadioSetTxGenericConfig+0x2c4>)
 800a6ea:	f002 f88d 	bl	800c808 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a6ee:	486d      	ldr	r0, [pc, #436]	; (800a8a4 <RadioSetTxGenericConfig+0x2c8>)
 800a6f0:	f002 f95e 	bl	800c9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 800a6f4:	f107 0314 	add.w	r3, r7, #20
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f001 fc5e 	bl	800bfba <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	8b9b      	ldrh	r3, [r3, #28]
 800a702:	4618      	mov	r0, r3
 800a704:	f001 fca8 	bl	800c058 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	8c1b      	ldrh	r3, [r3, #32]
 800a70c:	4618      	mov	r0, r3
 800a70e:	f001 fc83 	bl	800c018 <SUBGRF_SetCrcPolynomial>
            break;
 800a712:	e0b0      	b.n	800a876 <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800a714:	4b61      	ldr	r3, [pc, #388]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a716:	2201      	movs	r2, #1
 800a718:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800a722:	4b5e      	ldr	r3, [pc, #376]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a724:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800a72e:	4b5b      	ldr	r3, [pc, #364]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a730:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800a73a:	4b58      	ldr	r3, [pc, #352]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a73c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a746:	2b02      	cmp	r3, #2
 800a748:	d010      	beq.n	800a76c <RadioSetTxGenericConfig+0x190>
 800a74a:	2b02      	cmp	r3, #2
 800a74c:	dc22      	bgt.n	800a794 <RadioSetTxGenericConfig+0x1b8>
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d002      	beq.n	800a758 <RadioSetTxGenericConfig+0x17c>
 800a752:	2b01      	cmp	r3, #1
 800a754:	d005      	beq.n	800a762 <RadioSetTxGenericConfig+0x186>
                break;
 800a756:	e01d      	b.n	800a794 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800a758:	4b50      	ldr	r3, [pc, #320]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a75a:	2200      	movs	r2, #0
 800a75c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a760:	e019      	b.n	800a796 <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800a762:	4b4e      	ldr	r3, [pc, #312]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a764:	2201      	movs	r2, #1
 800a766:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a76a:	e014      	b.n	800a796 <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a772:	2b0b      	cmp	r3, #11
 800a774:	d004      	beq.n	800a780 <RadioSetTxGenericConfig+0x1a4>
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a77c:	2b0c      	cmp	r3, #12
 800a77e:	d104      	bne.n	800a78a <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800a780:	4b46      	ldr	r3, [pc, #280]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a782:	2201      	movs	r2, #1
 800a784:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a788:	e005      	b.n	800a796 <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800a78a:	4b44      	ldr	r3, [pc, #272]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a78c:	2200      	movs	r2, #0
 800a78e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a792:	e000      	b.n	800a796 <RadioSetTxGenericConfig+0x1ba>
                break;
 800a794:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	bf14      	ite	ne
 800a7a0:	2301      	movne	r3, #1
 800a7a2:	2300      	moveq	r3, #0
 800a7a4:	b2db      	uxtb	r3, r3
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	4b3c      	ldr	r3, [pc, #240]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a7aa:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800a7ae:	4b3b      	ldr	r3, [pc, #236]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a7b0:	2201      	movs	r2, #1
 800a7b2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800a7b8:	4b38      	ldr	r3, [pc, #224]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a7ba:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800a7c2:	4b36      	ldr	r3, [pc, #216]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a7c4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800a7cc:	4b33      	ldr	r3, [pc, #204]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a7ce:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 800a7d2:	68bb      	ldr	r3, [r7, #8]
 800a7d4:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800a7d8:	4b30      	ldr	r3, [pc, #192]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a7da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800a7de:	f000 ff2e 	bl	800b63e <RadioStandby>
            RadioSetModem( MODEM_LORA );
 800a7e2:	2001      	movs	r0, #1
 800a7e4:	f000 f8f6 	bl	800a9d4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a7e8:	482d      	ldr	r0, [pc, #180]	; (800a8a0 <RadioSetTxGenericConfig+0x2c4>)
 800a7ea:	f002 f80d 	bl	800c808 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a7ee:	482d      	ldr	r0, [pc, #180]	; (800a8a4 <RadioSetTxGenericConfig+0x2c8>)
 800a7f0:	f002 f8de 	bl	800c9b0 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 800a7f4:	4b29      	ldr	r3, [pc, #164]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a7f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a7fa:	2b06      	cmp	r3, #6
 800a7fc:	d10d      	bne.n	800a81a <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 800a7fe:	f640 0089 	movw	r0, #2185	; 0x889
 800a802:	f002 fa3d 	bl	800cc80 <SUBGRF_ReadRegister>
 800a806:	4603      	mov	r3, r0
 800a808:	f023 0304 	bic.w	r3, r3, #4
 800a80c:	b2db      	uxtb	r3, r3
 800a80e:	4619      	mov	r1, r3
 800a810:	f640 0089 	movw	r0, #2185	; 0x889
 800a814:	f002 fa20 	bl	800cc58 <SUBGRF_WriteRegister>
            break;
 800a818:	e02d      	b.n	800a876 <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 800a81a:	f640 0089 	movw	r0, #2185	; 0x889
 800a81e:	f002 fa2f 	bl	800cc80 <SUBGRF_ReadRegister>
 800a822:	4603      	mov	r3, r0
 800a824:	f043 0304 	orr.w	r3, r3, #4
 800a828:	b2db      	uxtb	r3, r3
 800a82a:	4619      	mov	r1, r3
 800a82c:	f640 0089 	movw	r0, #2185	; 0x889
 800a830:	f002 fa12 	bl	800cc58 <SUBGRF_WriteRegister>
            break;
 800a834:	e01f      	b.n	800a876 <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	689b      	ldr	r3, [r3, #8]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d004      	beq.n	800a848 <RadioSetTxGenericConfig+0x26c>
 800a83e:	68bb      	ldr	r3, [r7, #8]
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a846:	d902      	bls.n	800a84e <RadioSetTxGenericConfig+0x272>
                return -1;
 800a848:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a84c:	e021      	b.n	800a892 <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 800a84e:	2002      	movs	r0, #2
 800a850:	f000 f8c0 	bl	800a9d4 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800a854:	4b11      	ldr	r3, [pc, #68]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a856:	2202      	movs	r2, #2
 800a858:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a860:	4a0e      	ldr	r2, [pc, #56]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a862:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800a864:	4b0d      	ldr	r3, [pc, #52]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a866:	2216      	movs	r2, #22
 800a868:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a86c:	480c      	ldr	r0, [pc, #48]	; (800a8a0 <RadioSetTxGenericConfig+0x2c4>)
 800a86e:	f001 ffcb 	bl	800c808 <SUBGRF_SetModulationParams>
            break;
 800a872:	e000      	b.n	800a876 <RadioSetTxGenericConfig+0x29a>
            break;
 800a874:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800a876:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a87a:	4618      	mov	r0, r3
 800a87c:	f002 fa90 	bl	800cda0 <SUBGRF_SetRfTxPower>
 800a880:	4603      	mov	r3, r0
 800a882:	461a      	mov	r2, r3
 800a884:	4b05      	ldr	r3, [pc, #20]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a886:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 800a88a:	4a04      	ldr	r2, [pc, #16]	; (800a89c <RadioSetTxGenericConfig+0x2c0>)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6053      	str	r3, [r2, #4]
    return 0;
 800a890:	2300      	movs	r3, #0
}
 800a892:	4618      	mov	r0, r3
 800a894:	3720      	adds	r7, #32
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop
 800a89c:	200008f4 	.word	0x200008f4
 800a8a0:	2000092c 	.word	0x2000092c
 800a8a4:	20000902 	.word	0x20000902

0800a8a8 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b085      	sub	sp, #20
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d101      	bne.n	800a8ba <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800a8b6:	231f      	movs	r3, #31
 800a8b8:	e016      	b.n	800a8e8 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	73fb      	strb	r3, [r7, #15]
 800a8be:	e00f      	b.n	800a8e0 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800a8c0:	7bfb      	ldrb	r3, [r7, #15]
 800a8c2:	4a0c      	ldr	r2, [pc, #48]	; (800a8f4 <RadioGetFskBandwidthRegValue+0x4c>)
 800a8c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a8c8:	687a      	ldr	r2, [r7, #4]
 800a8ca:	429a      	cmp	r2, r3
 800a8cc:	d205      	bcs.n	800a8da <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 800a8ce:	7bfb      	ldrb	r3, [r7, #15]
 800a8d0:	4a08      	ldr	r2, [pc, #32]	; (800a8f4 <RadioGetFskBandwidthRegValue+0x4c>)
 800a8d2:	00db      	lsls	r3, r3, #3
 800a8d4:	4413      	add	r3, r2
 800a8d6:	791b      	ldrb	r3, [r3, #4]
 800a8d8:	e006      	b.n	800a8e8 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800a8da:	7bfb      	ldrb	r3, [r7, #15]
 800a8dc:	3301      	adds	r3, #1
 800a8de:	73fb      	strb	r3, [r7, #15]
 800a8e0:	7bfb      	ldrb	r3, [r7, #15]
 800a8e2:	2b15      	cmp	r3, #21
 800a8e4:	d9ec      	bls.n	800a8c0 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 800a8e6:	e7fe      	b.n	800a8e6 <RadioGetFskBandwidthRegValue+0x3e>
}
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	3714      	adds	r7, #20
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bc80      	pop	{r7}
 800a8f0:	4770      	bx	lr
 800a8f2:	bf00      	nop
 800a8f4:	08010848 	.word	0x08010848

0800a8f8 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b084      	sub	sp, #16
 800a8fc:	af02      	add	r7, sp, #8
 800a8fe:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 800a900:	4a21      	ldr	r2, [pc, #132]	; (800a988 <RadioInit+0x90>)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 800a906:	4b21      	ldr	r3, [pc, #132]	; (800a98c <RadioInit+0x94>)
 800a908:	2200      	movs	r2, #0
 800a90a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 800a90c:	4b1f      	ldr	r3, [pc, #124]	; (800a98c <RadioInit+0x94>)
 800a90e:	2200      	movs	r2, #0
 800a910:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 800a912:	4b1e      	ldr	r3, [pc, #120]	; (800a98c <RadioInit+0x94>)
 800a914:	2200      	movs	r2, #0
 800a916:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 800a918:	481d      	ldr	r0, [pc, #116]	; (800a990 <RadioInit+0x98>)
 800a91a:	f001 fab9 	bl	800be90 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 800a91e:	2000      	movs	r0, #0
 800a920:	f000 ffce 	bl	800b8c0 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 800a924:	f001 fd6a 	bl	800c3fc <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 800a928:	2100      	movs	r1, #0
 800a92a:	2000      	movs	r0, #0
 800a92c:	f002 f8e0 	bl	800caf0 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 800a930:	2204      	movs	r2, #4
 800a932:	2100      	movs	r1, #0
 800a934:	2001      	movs	r0, #1
 800a936:	f001 feff 	bl	800c738 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800a93a:	2300      	movs	r3, #0
 800a93c:	2200      	movs	r2, #0
 800a93e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800a942:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a946:	f001 fe27 	bl	800c598 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 800a94a:	f000 fe65 	bl	800b618 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 800a94e:	2300      	movs	r3, #0
 800a950:	9300      	str	r3, [sp, #0]
 800a952:	4b10      	ldr	r3, [pc, #64]	; (800a994 <RadioInit+0x9c>)
 800a954:	2200      	movs	r2, #0
 800a956:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800a95a:	480f      	ldr	r0, [pc, #60]	; (800a998 <RadioInit+0xa0>)
 800a95c:	f003 f872 	bl	800da44 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 800a960:	2300      	movs	r3, #0
 800a962:	9300      	str	r3, [sp, #0]
 800a964:	4b0d      	ldr	r3, [pc, #52]	; (800a99c <RadioInit+0xa4>)
 800a966:	2200      	movs	r2, #0
 800a968:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800a96c:	480c      	ldr	r0, [pc, #48]	; (800a9a0 <RadioInit+0xa8>)
 800a96e:	f003 f869 	bl	800da44 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 800a972:	4809      	ldr	r0, [pc, #36]	; (800a998 <RadioInit+0xa0>)
 800a974:	f003 f90a 	bl	800db8c <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 800a978:	4809      	ldr	r0, [pc, #36]	; (800a9a0 <RadioInit+0xa8>)
 800a97a:	f003 f907 	bl	800db8c <UTIL_TIMER_Stop>
}
 800a97e:	bf00      	nop
 800a980:	3708      	adds	r7, #8
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	200008f0 	.word	0x200008f0
 800a98c:	200008f4 	.word	0x200008f4
 800a990:	0800b98d 	.word	0x0800b98d
 800a994:	0800b92d 	.word	0x0800b92d
 800a998:	2000094c 	.word	0x2000094c
 800a99c:	0800b95d 	.word	0x0800b95d
 800a9a0:	20000964 	.word	0x20000964

0800a9a4 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 800a9a8:	f001 fab8 	bl	800bf1c <SUBGRF_GetOperatingMode>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	2b07      	cmp	r3, #7
 800a9b0:	d00a      	beq.n	800a9c8 <RadioGetStatus+0x24>
 800a9b2:	2b07      	cmp	r3, #7
 800a9b4:	dc0a      	bgt.n	800a9cc <RadioGetStatus+0x28>
 800a9b6:	2b04      	cmp	r3, #4
 800a9b8:	d002      	beq.n	800a9c0 <RadioGetStatus+0x1c>
 800a9ba:	2b05      	cmp	r3, #5
 800a9bc:	d002      	beq.n	800a9c4 <RadioGetStatus+0x20>
 800a9be:	e005      	b.n	800a9cc <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 800a9c0:	2302      	movs	r3, #2
 800a9c2:	e004      	b.n	800a9ce <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 800a9c4:	2301      	movs	r3, #1
 800a9c6:	e002      	b.n	800a9ce <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 800a9c8:	2303      	movs	r3, #3
 800a9ca:	e000      	b.n	800a9ce <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 800a9cc:	2300      	movs	r3, #0
    }
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	bd80      	pop	{r7, pc}
	...

0800a9d4 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b082      	sub	sp, #8
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	4603      	mov	r3, r0
 800a9dc:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 800a9de:	4a19      	ldr	r2, [pc, #100]	; (800aa44 <RadioSetModem+0x70>)
 800a9e0:	79fb      	ldrb	r3, [r7, #7]
 800a9e2:	7013      	strb	r3, [r2, #0]
    switch( modem )
 800a9e4:	79fb      	ldrb	r3, [r7, #7]
 800a9e6:	2b04      	cmp	r3, #4
 800a9e8:	d023      	beq.n	800aa32 <RadioSetModem+0x5e>
 800a9ea:	2b04      	cmp	r3, #4
 800a9ec:	dc03      	bgt.n	800a9f6 <RadioSetModem+0x22>
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d008      	beq.n	800aa04 <RadioSetModem+0x30>
 800a9f2:	2b03      	cmp	r3, #3
 800a9f4:	d019      	beq.n	800aa2a <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	f001 fe76 	bl	800c6e8 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 800a9fc:	4b11      	ldr	r3, [pc, #68]	; (800aa44 <RadioSetModem+0x70>)
 800a9fe:	2200      	movs	r2, #0
 800aa00:	735a      	strb	r2, [r3, #13]
            break;
 800aa02:	e01b      	b.n	800aa3c <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 800aa04:	2001      	movs	r0, #1
 800aa06:	f001 fe6f 	bl	800c6e8 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 800aa0a:	4b0e      	ldr	r3, [pc, #56]	; (800aa44 <RadioSetModem+0x70>)
 800aa0c:	7b5a      	ldrb	r2, [r3, #13]
 800aa0e:	4b0d      	ldr	r3, [pc, #52]	; (800aa44 <RadioSetModem+0x70>)
 800aa10:	7b1b      	ldrb	r3, [r3, #12]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d011      	beq.n	800aa3a <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 800aa16:	4b0b      	ldr	r3, [pc, #44]	; (800aa44 <RadioSetModem+0x70>)
 800aa18:	7b1a      	ldrb	r2, [r3, #12]
 800aa1a:	4b0a      	ldr	r3, [pc, #40]	; (800aa44 <RadioSetModem+0x70>)
 800aa1c:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 800aa1e:	4b09      	ldr	r3, [pc, #36]	; (800aa44 <RadioSetModem+0x70>)
 800aa20:	7b5b      	ldrb	r3, [r3, #13]
 800aa22:	4618      	mov	r0, r3
 800aa24:	f000 ff4c 	bl	800b8c0 <RadioSetPublicNetwork>
            }
            break;
 800aa28:	e007      	b.n	800aa3a <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 800aa2a:	2002      	movs	r0, #2
 800aa2c:	f001 fe5c 	bl	800c6e8 <SUBGRF_SetPacketType>
            break;
 800aa30:	e004      	b.n	800aa3c <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800aa32:	2000      	movs	r0, #0
 800aa34:	f001 fe58 	bl	800c6e8 <SUBGRF_SetPacketType>
            break;
 800aa38:	e000      	b.n	800aa3c <RadioSetModem+0x68>
            break;
 800aa3a:	bf00      	nop
    }
}
 800aa3c:	bf00      	nop
 800aa3e:	3708      	adds	r7, #8
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}
 800aa44:	200008f4 	.word	0x200008f4

0800aa48 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b082      	sub	sp, #8
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	f001 fe01 	bl	800c658 <SUBGRF_SetRfFrequency>
}
 800aa56:	bf00      	nop
 800aa58:	3708      	adds	r7, #8
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}

0800aa5e <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 800aa5e:	b580      	push	{r7, lr}
 800aa60:	b090      	sub	sp, #64	; 0x40
 800aa62:	af0a      	add	r7, sp, #40	; 0x28
 800aa64:	60f8      	str	r0, [r7, #12]
 800aa66:	60b9      	str	r1, [r7, #8]
 800aa68:	603b      	str	r3, [r7, #0]
 800aa6a:	4613      	mov	r3, r2
 800aa6c:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 800aa6e:	2301      	movs	r3, #1
 800aa70:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 800aa72:	2300      	movs	r3, #0
 800aa74:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 800aa76:	2300      	movs	r3, #0
 800aa78:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 800aa7a:	f000 fde0 	bl	800b63e <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 800aa7e:	2000      	movs	r0, #0
 800aa80:	f7ff ffa8 	bl	800a9d4 <RadioSetModem>

    RadioSetChannel( freq );
 800aa84:	68f8      	ldr	r0, [r7, #12]
 800aa86:	f7ff ffdf 	bl	800aa48 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	9309      	str	r3, [sp, #36]	; 0x24
 800aa8e:	2300      	movs	r3, #0
 800aa90:	9308      	str	r3, [sp, #32]
 800aa92:	2300      	movs	r3, #0
 800aa94:	9307      	str	r3, [sp, #28]
 800aa96:	2300      	movs	r3, #0
 800aa98:	9306      	str	r3, [sp, #24]
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	9305      	str	r3, [sp, #20]
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	9304      	str	r3, [sp, #16]
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	9303      	str	r3, [sp, #12]
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	9302      	str	r3, [sp, #8]
 800aaaa:	2303      	movs	r3, #3
 800aaac:	9301      	str	r3, [sp, #4]
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	9300      	str	r3, [sp, #0]
 800aab2:	2300      	movs	r3, #0
 800aab4:	f44f 7216 	mov.w	r2, #600	; 0x258
 800aab8:	68b9      	ldr	r1, [r7, #8]
 800aaba:	2000      	movs	r0, #0
 800aabc:	f000 f840 	bl	800ab40 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 800aac0:	2000      	movs	r0, #0
 800aac2:	f000 fdc3 	bl	800b64c <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 800aac6:	f000 ff29 	bl	800b91c <RadioGetWakeupTime>
 800aaca:	4603      	mov	r3, r0
 800aacc:	4618      	mov	r0, r3
 800aace:	f7f9 fbbc 	bl	800424a <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 800aad2:	f003 f975 	bl	800ddc0 <UTIL_TIMER_GetCurrentTime>
 800aad6:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800aad8:	e00d      	b.n	800aaf6 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 800aada:	2000      	movs	r0, #0
 800aadc:	f000 fe6e 	bl	800b7bc <RadioRssi>
 800aae0:	4603      	mov	r3, r0
 800aae2:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 800aae4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800aae8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800aaec:	429a      	cmp	r2, r3
 800aaee:	dd02      	ble.n	800aaf6 <RadioIsChannelFree+0x98>
        {
            status = false;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	75fb      	strb	r3, [r7, #23]
            break;
 800aaf4:	e006      	b.n	800ab04 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800aaf6:	6938      	ldr	r0, [r7, #16]
 800aaf8:	f003 f974 	bl	800dde4 <UTIL_TIMER_GetElapsedTime>
 800aafc:	4602      	mov	r2, r0
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d8ea      	bhi.n	800aada <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 800ab04:	f000 fd9b 	bl	800b63e <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 800ab08:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	3718      	adds	r7, #24
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	bd80      	pop	{r7, pc}

0800ab12 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 800ab12:	b580      	push	{r7, lr}
 800ab14:	b082      	sub	sp, #8
 800ab16:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 800ab18:	2300      	movs	r3, #0
 800ab1a:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 800ab1c:	2001      	movs	r0, #1
 800ab1e:	f7ff ff59 	bl	800a9d4 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800ab22:	2300      	movs	r3, #0
 800ab24:	2200      	movs	r2, #0
 800ab26:	2100      	movs	r1, #0
 800ab28:	2000      	movs	r0, #0
 800ab2a:	f001 fd35 	bl	800c598 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 800ab2e:	f001 fac6 	bl	800c0be <SUBGRF_GetRandom>
 800ab32:	6078      	str	r0, [r7, #4]

    return rnd;
 800ab34:	687b      	ldr	r3, [r7, #4]
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	3708      	adds	r7, #8
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
	...

0800ab40 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b08a      	sub	sp, #40	; 0x28
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	60b9      	str	r1, [r7, #8]
 800ab48:	607a      	str	r2, [r7, #4]
 800ab4a:	461a      	mov	r2, r3
 800ab4c:	4603      	mov	r3, r0
 800ab4e:	73fb      	strb	r3, [r7, #15]
 800ab50:	4613      	mov	r3, r2
 800ab52:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 800ab54:	4abc      	ldr	r2, [pc, #752]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ab56:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800ab5a:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 800ab5c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d001      	beq.n	800ab68 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 800ab64:	2300      	movs	r3, #0
 800ab66:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 800ab68:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d004      	beq.n	800ab7a <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 800ab70:	4ab6      	ldr	r2, [pc, #728]	; (800ae4c <RadioSetRxConfig+0x30c>)
 800ab72:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ab76:	7013      	strb	r3, [r2, #0]
 800ab78:	e002      	b.n	800ab80 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 800ab7a:	4bb4      	ldr	r3, [pc, #720]	; (800ae4c <RadioSetRxConfig+0x30c>)
 800ab7c:	22ff      	movs	r2, #255	; 0xff
 800ab7e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 800ab80:	7bfb      	ldrb	r3, [r7, #15]
 800ab82:	2b04      	cmp	r3, #4
 800ab84:	d009      	beq.n	800ab9a <RadioSetRxConfig+0x5a>
 800ab86:	2b04      	cmp	r3, #4
 800ab88:	f300 81da 	bgt.w	800af40 <RadioSetRxConfig+0x400>
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	f000 80bf 	beq.w	800ad10 <RadioSetRxConfig+0x1d0>
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	f000 812c 	beq.w	800adf0 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 800ab98:	e1d2      	b.n	800af40 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 800ab9a:	2001      	movs	r0, #1
 800ab9c:	f001 fbea 	bl	800c374 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800aba0:	4ba9      	ldr	r3, [pc, #676]	; (800ae48 <RadioSetRxConfig+0x308>)
 800aba2:	2200      	movs	r2, #0
 800aba4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800aba8:	4aa7      	ldr	r2, [pc, #668]	; (800ae48 <RadioSetRxConfig+0x308>)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 800abae:	4ba6      	ldr	r3, [pc, #664]	; (800ae48 <RadioSetRxConfig+0x308>)
 800abb0:	2209      	movs	r2, #9
 800abb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 800abb6:	4ba4      	ldr	r3, [pc, #656]	; (800ae48 <RadioSetRxConfig+0x308>)
 800abb8:	f44f 7248 	mov.w	r2, #800	; 0x320
 800abbc:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800abbe:	68b8      	ldr	r0, [r7, #8]
 800abc0:	f7ff fe72 	bl	800a8a8 <RadioGetFskBandwidthRegValue>
 800abc4:	4603      	mov	r3, r0
 800abc6:	461a      	mov	r2, r3
 800abc8:	4b9f      	ldr	r3, [pc, #636]	; (800ae48 <RadioSetRxConfig+0x308>)
 800abca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800abce:	4b9e      	ldr	r3, [pc, #632]	; (800ae48 <RadioSetRxConfig+0x308>)
 800abd0:	2200      	movs	r2, #0
 800abd2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800abd4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800abd6:	00db      	lsls	r3, r3, #3
 800abd8:	b29a      	uxth	r2, r3
 800abda:	4b9b      	ldr	r3, [pc, #620]	; (800ae48 <RadioSetRxConfig+0x308>)
 800abdc:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 800abde:	4b9a      	ldr	r3, [pc, #616]	; (800ae48 <RadioSetRxConfig+0x308>)
 800abe0:	2200      	movs	r2, #0
 800abe2:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 800abe4:	4b98      	ldr	r3, [pc, #608]	; (800ae48 <RadioSetRxConfig+0x308>)
 800abe6:	2210      	movs	r2, #16
 800abe8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800abea:	4b97      	ldr	r3, [pc, #604]	; (800ae48 <RadioSetRxConfig+0x308>)
 800abec:	2200      	movs	r2, #0
 800abee:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 800abf0:	4b95      	ldr	r3, [pc, #596]	; (800ae48 <RadioSetRxConfig+0x308>)
 800abf2:	2200      	movs	r2, #0
 800abf4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800abf6:	4b95      	ldr	r3, [pc, #596]	; (800ae4c <RadioSetRxConfig+0x30c>)
 800abf8:	781a      	ldrb	r2, [r3, #0]
 800abfa:	4b93      	ldr	r3, [pc, #588]	; (800ae48 <RadioSetRxConfig+0x308>)
 800abfc:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800abfe:	4b92      	ldr	r3, [pc, #584]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ac00:	2201      	movs	r2, #1
 800ac02:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 800ac04:	4b90      	ldr	r3, [pc, #576]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ac06:	2200      	movs	r2, #0
 800ac08:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 800ac0a:	2004      	movs	r0, #4
 800ac0c:	f7ff fee2 	bl	800a9d4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ac10:	488f      	ldr	r0, [pc, #572]	; (800ae50 <RadioSetRxConfig+0x310>)
 800ac12:	f001 fdf9 	bl	800c808 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ac16:	488f      	ldr	r0, [pc, #572]	; (800ae54 <RadioSetRxConfig+0x314>)
 800ac18:	f001 feca 	bl	800c9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800ac1c:	4a8e      	ldr	r2, [pc, #568]	; (800ae58 <RadioSetRxConfig+0x318>)
 800ac1e:	f107 031c 	add.w	r3, r7, #28
 800ac22:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ac26:	e883 0003 	stmia.w	r3, {r0, r1}
 800ac2a:	f107 031c 	add.w	r3, r7, #28
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f001 f9c3 	bl	800bfba <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800ac34:	f240 10ff 	movw	r0, #511	; 0x1ff
 800ac38:	f001 fa0e 	bl	800c058 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 800ac3c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800ac40:	f000 fddb 	bl	800b7fa <RadioRead>
 800ac44:	4603      	mov	r3, r0
 800ac46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 800ac4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac4e:	f023 0310 	bic.w	r3, r3, #16
 800ac52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 800ac56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac5a:	4619      	mov	r1, r3
 800ac5c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800ac60:	f000 fdb9 	bl	800b7d6 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 800ac64:	2104      	movs	r1, #4
 800ac66:	f640 00b9 	movw	r0, #2233	; 0x8b9
 800ac6a:	f000 fdb4 	bl	800b7d6 <RadioWrite>
            modReg= RadioRead(0x89b);
 800ac6e:	f640 009b 	movw	r0, #2203	; 0x89b
 800ac72:	f000 fdc2 	bl	800b7fa <RadioRead>
 800ac76:	4603      	mov	r3, r0
 800ac78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800ac7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac80:	f023 031c 	bic.w	r3, r3, #28
 800ac84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 800ac88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac8c:	f043 0308 	orr.w	r3, r3, #8
 800ac90:	b2db      	uxtb	r3, r3
 800ac92:	4619      	mov	r1, r3
 800ac94:	f640 009b 	movw	r0, #2203	; 0x89b
 800ac98:	f000 fd9d 	bl	800b7d6 <RadioWrite>
            modReg= RadioRead(0x6d1);
 800ac9c:	f240 60d1 	movw	r0, #1745	; 0x6d1
 800aca0:	f000 fdab 	bl	800b7fa <RadioRead>
 800aca4:	4603      	mov	r3, r0
 800aca6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800acaa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800acae:	f023 0318 	bic.w	r3, r3, #24
 800acb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 800acb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800acba:	f043 0318 	orr.w	r3, r3, #24
 800acbe:	b2db      	uxtb	r3, r3
 800acc0:	4619      	mov	r1, r3
 800acc2:	f240 60d1 	movw	r0, #1745	; 0x6d1
 800acc6:	f000 fd86 	bl	800b7d6 <RadioWrite>
            modReg= RadioRead(0x6ac);
 800acca:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800acce:	f000 fd94 	bl	800b7fa <RadioRead>
 800acd2:	4603      	mov	r3, r0
 800acd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 800acd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800acdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ace0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 800ace4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ace8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800acec:	b2db      	uxtb	r3, r3
 800acee:	4619      	mov	r1, r3
 800acf0:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800acf4:	f000 fd6f 	bl	800b7d6 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 800acf8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800acfa:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800acfe:	fb02 f303 	mul.w	r3, r2, r3
 800ad02:	461a      	mov	r2, r3
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad0a:	4a4f      	ldr	r2, [pc, #316]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad0c:	6093      	str	r3, [r2, #8]
            break;
 800ad0e:	e118      	b.n	800af42 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800ad10:	2000      	movs	r0, #0
 800ad12:	f001 fb2f 	bl	800c374 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800ad16:	4b4c      	ldr	r3, [pc, #304]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad18:	2200      	movs	r2, #0
 800ad1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800ad1e:	4a4a      	ldr	r2, [pc, #296]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800ad24:	4b48      	ldr	r3, [pc, #288]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad26:	220b      	movs	r2, #11
 800ad28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800ad2c:	68b8      	ldr	r0, [r7, #8]
 800ad2e:	f7ff fdbb 	bl	800a8a8 <RadioGetFskBandwidthRegValue>
 800ad32:	4603      	mov	r3, r0
 800ad34:	461a      	mov	r2, r3
 800ad36:	4b44      	ldr	r3, [pc, #272]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800ad3c:	4b42      	ldr	r3, [pc, #264]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad3e:	2200      	movs	r2, #0
 800ad40:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800ad42:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ad44:	00db      	lsls	r3, r3, #3
 800ad46:	b29a      	uxth	r2, r3
 800ad48:	4b3f      	ldr	r3, [pc, #252]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad4a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800ad4c:	4b3e      	ldr	r3, [pc, #248]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad4e:	2204      	movs	r2, #4
 800ad50:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 800ad52:	4b3d      	ldr	r3, [pc, #244]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad54:	2218      	movs	r2, #24
 800ad56:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800ad58:	4b3b      	ldr	r3, [pc, #236]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800ad5e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800ad62:	f083 0301 	eor.w	r3, r3, #1
 800ad66:	b2db      	uxtb	r3, r3
 800ad68:	461a      	mov	r2, r3
 800ad6a:	4b37      	ldr	r3, [pc, #220]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad6c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800ad6e:	4b37      	ldr	r3, [pc, #220]	; (800ae4c <RadioSetRxConfig+0x30c>)
 800ad70:	781a      	ldrb	r2, [r3, #0]
 800ad72:	4b35      	ldr	r3, [pc, #212]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad74:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 800ad76:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d003      	beq.n	800ad86 <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800ad7e:	4b32      	ldr	r3, [pc, #200]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad80:	22f2      	movs	r2, #242	; 0xf2
 800ad82:	75da      	strb	r2, [r3, #23]
 800ad84:	e002      	b.n	800ad8c <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800ad86:	4b30      	ldr	r3, [pc, #192]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad88:	2201      	movs	r2, #1
 800ad8a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800ad8c:	4b2e      	ldr	r3, [pc, #184]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad8e:	2201      	movs	r2, #1
 800ad90:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800ad92:	f000 fc54 	bl	800b63e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800ad96:	4b2c      	ldr	r3, [pc, #176]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ad98:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	bf14      	ite	ne
 800ada0:	2301      	movne	r3, #1
 800ada2:	2300      	moveq	r3, #0
 800ada4:	b2db      	uxtb	r3, r3
 800ada6:	4618      	mov	r0, r3
 800ada8:	f7ff fe14 	bl	800a9d4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800adac:	4828      	ldr	r0, [pc, #160]	; (800ae50 <RadioSetRxConfig+0x310>)
 800adae:	f001 fd2b 	bl	800c808 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800adb2:	4828      	ldr	r0, [pc, #160]	; (800ae54 <RadioSetRxConfig+0x314>)
 800adb4:	f001 fdfc 	bl	800c9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800adb8:	4a28      	ldr	r2, [pc, #160]	; (800ae5c <RadioSetRxConfig+0x31c>)
 800adba:	f107 0314 	add.w	r3, r7, #20
 800adbe:	e892 0003 	ldmia.w	r2, {r0, r1}
 800adc2:	e883 0003 	stmia.w	r3, {r0, r1}
 800adc6:	f107 0314 	add.w	r3, r7, #20
 800adca:	4618      	mov	r0, r3
 800adcc:	f001 f8f5 	bl	800bfba <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800add0:	f240 10ff 	movw	r0, #511	; 0x1ff
 800add4:	f001 f940 	bl	800c058 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 800add8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800adda:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800adde:	fb02 f303 	mul.w	r3, r2, r3
 800ade2:	461a      	mov	r2, r3
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	fbb2 f3f3 	udiv	r3, r2, r3
 800adea:	4a17      	ldr	r2, [pc, #92]	; (800ae48 <RadioSetRxConfig+0x308>)
 800adec:	6093      	str	r3, [r2, #8]
            break;
 800adee:	e0a8      	b.n	800af42 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800adf0:	2000      	movs	r0, #0
 800adf2:	f001 fabf 	bl	800c374 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800adf6:	4b14      	ldr	r3, [pc, #80]	; (800ae48 <RadioSetRxConfig+0x308>)
 800adf8:	2201      	movs	r2, #1
 800adfa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	b2da      	uxtb	r2, r3
 800ae02:	4b11      	ldr	r3, [pc, #68]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ae04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 800ae08:	4a15      	ldr	r2, [pc, #84]	; (800ae60 <RadioSetRxConfig+0x320>)
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	4413      	add	r3, r2
 800ae0e:	781a      	ldrb	r2, [r3, #0]
 800ae10:	4b0d      	ldr	r3, [pc, #52]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ae12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 800ae16:	4a0c      	ldr	r2, [pc, #48]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ae18:	7bbb      	ldrb	r3, [r7, #14]
 800ae1a:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d105      	bne.n	800ae30 <RadioSetRxConfig+0x2f0>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2b0b      	cmp	r3, #11
 800ae28:	d008      	beq.n	800ae3c <RadioSetRxConfig+0x2fc>
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2b0c      	cmp	r3, #12
 800ae2e:	d005      	beq.n	800ae3c <RadioSetRxConfig+0x2fc>
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d116      	bne.n	800ae64 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	2b0c      	cmp	r3, #12
 800ae3a:	d113      	bne.n	800ae64 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800ae3c:	4b02      	ldr	r3, [pc, #8]	; (800ae48 <RadioSetRxConfig+0x308>)
 800ae3e:	2201      	movs	r2, #1
 800ae40:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800ae44:	e012      	b.n	800ae6c <RadioSetRxConfig+0x32c>
 800ae46:	bf00      	nop
 800ae48:	200008f4 	.word	0x200008f4
 800ae4c:	20000018 	.word	0x20000018
 800ae50:	2000092c 	.word	0x2000092c
 800ae54:	20000902 	.word	0x20000902
 800ae58:	0800ff60 	.word	0x0800ff60
 800ae5c:	0800ff68 	.word	0x0800ff68
 800ae60:	080108f8 	.word	0x080108f8
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800ae64:	4b39      	ldr	r3, [pc, #228]	; (800af4c <RadioSetRxConfig+0x40c>)
 800ae66:	2200      	movs	r2, #0
 800ae68:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800ae6c:	4b37      	ldr	r3, [pc, #220]	; (800af4c <RadioSetRxConfig+0x40c>)
 800ae6e:	2201      	movs	r2, #1
 800ae70:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800ae72:	4b36      	ldr	r3, [pc, #216]	; (800af4c <RadioSetRxConfig+0x40c>)
 800ae74:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ae78:	2b05      	cmp	r3, #5
 800ae7a:	d004      	beq.n	800ae86 <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800ae7c:	4b33      	ldr	r3, [pc, #204]	; (800af4c <RadioSetRxConfig+0x40c>)
 800ae7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800ae82:	2b06      	cmp	r3, #6
 800ae84:	d10a      	bne.n	800ae9c <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 800ae86:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ae88:	2b0b      	cmp	r3, #11
 800ae8a:	d803      	bhi.n	800ae94 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800ae8c:	4b2f      	ldr	r3, [pc, #188]	; (800af4c <RadioSetRxConfig+0x40c>)
 800ae8e:	220c      	movs	r2, #12
 800ae90:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800ae92:	e006      	b.n	800aea2 <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800ae94:	4a2d      	ldr	r2, [pc, #180]	; (800af4c <RadioSetRxConfig+0x40c>)
 800ae96:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ae98:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800ae9a:	e002      	b.n	800aea2 <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800ae9c:	4a2b      	ldr	r2, [pc, #172]	; (800af4c <RadioSetRxConfig+0x40c>)
 800ae9e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800aea0:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800aea2:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800aea6:	4b29      	ldr	r3, [pc, #164]	; (800af4c <RadioSetRxConfig+0x40c>)
 800aea8:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800aeaa:	4b29      	ldr	r3, [pc, #164]	; (800af50 <RadioSetRxConfig+0x410>)
 800aeac:	781a      	ldrb	r2, [r3, #0]
 800aeae:	4b27      	ldr	r3, [pc, #156]	; (800af4c <RadioSetRxConfig+0x40c>)
 800aeb0:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800aeb2:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 800aeb6:	4b25      	ldr	r3, [pc, #148]	; (800af4c <RadioSetRxConfig+0x40c>)
 800aeb8:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800aebc:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800aec0:	4b22      	ldr	r3, [pc, #136]	; (800af4c <RadioSetRxConfig+0x40c>)
 800aec2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800aec6:	f000 fbba 	bl	800b63e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800aeca:	4b20      	ldr	r3, [pc, #128]	; (800af4c <RadioSetRxConfig+0x40c>)
 800aecc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	bf14      	ite	ne
 800aed4:	2301      	movne	r3, #1
 800aed6:	2300      	moveq	r3, #0
 800aed8:	b2db      	uxtb	r3, r3
 800aeda:	4618      	mov	r0, r3
 800aedc:	f7ff fd7a 	bl	800a9d4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800aee0:	481c      	ldr	r0, [pc, #112]	; (800af54 <RadioSetRxConfig+0x414>)
 800aee2:	f001 fc91 	bl	800c808 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800aee6:	481c      	ldr	r0, [pc, #112]	; (800af58 <RadioSetRxConfig+0x418>)
 800aee8:	f001 fd62 	bl	800c9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800aeec:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800aeee:	b2db      	uxtb	r3, r3
 800aef0:	4618      	mov	r0, r3
 800aef2:	f001 fa51 	bl	800c398 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800aef6:	4b15      	ldr	r3, [pc, #84]	; (800af4c <RadioSetRxConfig+0x40c>)
 800aef8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800aefc:	2b01      	cmp	r3, #1
 800aefe:	d10d      	bne.n	800af1c <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 800af00:	f240 7036 	movw	r0, #1846	; 0x736
 800af04:	f001 febc 	bl	800cc80 <SUBGRF_ReadRegister>
 800af08:	4603      	mov	r3, r0
 800af0a:	f023 0304 	bic.w	r3, r3, #4
 800af0e:	b2db      	uxtb	r3, r3
 800af10:	4619      	mov	r1, r3
 800af12:	f240 7036 	movw	r0, #1846	; 0x736
 800af16:	f001 fe9f 	bl	800cc58 <SUBGRF_WriteRegister>
 800af1a:	e00c      	b.n	800af36 <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 800af1c:	f240 7036 	movw	r0, #1846	; 0x736
 800af20:	f001 feae 	bl	800cc80 <SUBGRF_ReadRegister>
 800af24:	4603      	mov	r3, r0
 800af26:	f043 0304 	orr.w	r3, r3, #4
 800af2a:	b2db      	uxtb	r3, r3
 800af2c:	4619      	mov	r1, r3
 800af2e:	f240 7036 	movw	r0, #1846	; 0x736
 800af32:	f001 fe91 	bl	800cc58 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800af36:	4b05      	ldr	r3, [pc, #20]	; (800af4c <RadioSetRxConfig+0x40c>)
 800af38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800af3c:	609a      	str	r2, [r3, #8]
            break;
 800af3e:	e000      	b.n	800af42 <RadioSetRxConfig+0x402>
            break;
 800af40:	bf00      	nop
    }
}
 800af42:	bf00      	nop
 800af44:	3728      	adds	r7, #40	; 0x28
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}
 800af4a:	bf00      	nop
 800af4c:	200008f4 	.word	0x200008f4
 800af50:	20000018 	.word	0x20000018
 800af54:	2000092c 	.word	0x2000092c
 800af58:	20000902 	.word	0x20000902

0800af5c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b086      	sub	sp, #24
 800af60:	af00      	add	r7, sp, #0
 800af62:	60ba      	str	r2, [r7, #8]
 800af64:	607b      	str	r3, [r7, #4]
 800af66:	4603      	mov	r3, r0
 800af68:	73fb      	strb	r3, [r7, #15]
 800af6a:	460b      	mov	r3, r1
 800af6c:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 800af6e:	7bfb      	ldrb	r3, [r7, #15]
 800af70:	2b03      	cmp	r3, #3
 800af72:	d007      	beq.n	800af84 <RadioSetTxConfig+0x28>
 800af74:	2b03      	cmp	r3, #3
 800af76:	f300 80e5 	bgt.w	800b144 <RadioSetTxConfig+0x1e8>
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d014      	beq.n	800afa8 <RadioSetTxConfig+0x4c>
 800af7e:	2b01      	cmp	r3, #1
 800af80:	d073      	beq.n	800b06a <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 800af82:	e0df      	b.n	800b144 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 800af84:	2003      	movs	r0, #3
 800af86:	f7ff fd25 	bl	800a9d4 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800af8a:	4b89      	ldr	r3, [pc, #548]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800af8c:	2202      	movs	r2, #2
 800af8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 800af92:	4a87      	ldr	r2, [pc, #540]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800af94:	6a3b      	ldr	r3, [r7, #32]
 800af96:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800af98:	4b85      	ldr	r3, [pc, #532]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800af9a:	2216      	movs	r2, #22
 800af9c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800afa0:	4884      	ldr	r0, [pc, #528]	; (800b1b4 <RadioSetTxConfig+0x258>)
 800afa2:	f001 fc31 	bl	800c808 <SUBGRF_SetModulationParams>
            break;
 800afa6:	e0ce      	b.n	800b146 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800afa8:	4b81      	ldr	r3, [pc, #516]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800afaa:	2200      	movs	r2, #0
 800afac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800afb0:	4a7f      	ldr	r2, [pc, #508]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800afb2:	6a3b      	ldr	r3, [r7, #32]
 800afb4:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800afb6:	4b7e      	ldr	r3, [pc, #504]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800afb8:	220b      	movs	r2, #11
 800afba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800afbe:	6878      	ldr	r0, [r7, #4]
 800afc0:	f7ff fc72 	bl	800a8a8 <RadioGetFskBandwidthRegValue>
 800afc4:	4603      	mov	r3, r0
 800afc6:	461a      	mov	r2, r3
 800afc8:	4b79      	ldr	r3, [pc, #484]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800afca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 800afce:	4a78      	ldr	r2, [pc, #480]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800afd4:	4b76      	ldr	r3, [pc, #472]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800afd6:	2200      	movs	r2, #0
 800afd8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800afda:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800afdc:	00db      	lsls	r3, r3, #3
 800afde:	b29a      	uxth	r2, r3
 800afe0:	4b73      	ldr	r3, [pc, #460]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800afe2:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800afe4:	4b72      	ldr	r3, [pc, #456]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800afe6:	2204      	movs	r2, #4
 800afe8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 800afea:	4b71      	ldr	r3, [pc, #452]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800afec:	2218      	movs	r2, #24
 800afee:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800aff0:	4b6f      	ldr	r3, [pc, #444]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800aff2:	2200      	movs	r2, #0
 800aff4:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800aff6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800affa:	f083 0301 	eor.w	r3, r3, #1
 800affe:	b2db      	uxtb	r3, r3
 800b000:	461a      	mov	r2, r3
 800b002:	4b6b      	ldr	r3, [pc, #428]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b004:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 800b006:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d003      	beq.n	800b016 <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800b00e:	4b68      	ldr	r3, [pc, #416]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b010:	22f2      	movs	r2, #242	; 0xf2
 800b012:	75da      	strb	r2, [r3, #23]
 800b014:	e002      	b.n	800b01c <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800b016:	4b66      	ldr	r3, [pc, #408]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b018:	2201      	movs	r2, #1
 800b01a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800b01c:	4b64      	ldr	r3, [pc, #400]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b01e:	2201      	movs	r2, #1
 800b020:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800b022:	f000 fb0c 	bl	800b63e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800b026:	4b62      	ldr	r3, [pc, #392]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b028:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	bf14      	ite	ne
 800b030:	2301      	movne	r3, #1
 800b032:	2300      	moveq	r3, #0
 800b034:	b2db      	uxtb	r3, r3
 800b036:	4618      	mov	r0, r3
 800b038:	f7ff fccc 	bl	800a9d4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800b03c:	485d      	ldr	r0, [pc, #372]	; (800b1b4 <RadioSetTxConfig+0x258>)
 800b03e:	f001 fbe3 	bl	800c808 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b042:	485d      	ldr	r0, [pc, #372]	; (800b1b8 <RadioSetTxConfig+0x25c>)
 800b044:	f001 fcb4 	bl	800c9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800b048:	4a5c      	ldr	r2, [pc, #368]	; (800b1bc <RadioSetTxConfig+0x260>)
 800b04a:	f107 0310 	add.w	r3, r7, #16
 800b04e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b052:	e883 0003 	stmia.w	r3, {r0, r1}
 800b056:	f107 0310 	add.w	r3, r7, #16
 800b05a:	4618      	mov	r0, r3
 800b05c:	f000 ffad 	bl	800bfba <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800b060:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b064:	f000 fff8 	bl	800c058 <SUBGRF_SetWhiteningSeed>
            break;
 800b068:	e06d      	b.n	800b146 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800b06a:	4b51      	ldr	r3, [pc, #324]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b06c:	2201      	movs	r2, #1
 800b06e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 800b072:	6a3b      	ldr	r3, [r7, #32]
 800b074:	b2da      	uxtb	r2, r3
 800b076:	4b4e      	ldr	r3, [pc, #312]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b078:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800b07c:	4a50      	ldr	r2, [pc, #320]	; (800b1c0 <RadioSetTxConfig+0x264>)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	4413      	add	r3, r2
 800b082:	781a      	ldrb	r2, [r3, #0]
 800b084:	4b4a      	ldr	r3, [pc, #296]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b086:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 800b08a:	4a49      	ldr	r2, [pc, #292]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b08c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b090:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d105      	bne.n	800b0a6 <RadioSetTxConfig+0x14a>
 800b09a:	6a3b      	ldr	r3, [r7, #32]
 800b09c:	2b0b      	cmp	r3, #11
 800b09e:	d008      	beq.n	800b0b2 <RadioSetTxConfig+0x156>
 800b0a0:	6a3b      	ldr	r3, [r7, #32]
 800b0a2:	2b0c      	cmp	r3, #12
 800b0a4:	d005      	beq.n	800b0b2 <RadioSetTxConfig+0x156>
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	2b01      	cmp	r3, #1
 800b0aa:	d107      	bne.n	800b0bc <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800b0ac:	6a3b      	ldr	r3, [r7, #32]
 800b0ae:	2b0c      	cmp	r3, #12
 800b0b0:	d104      	bne.n	800b0bc <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800b0b2:	4b3f      	ldr	r3, [pc, #252]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b0b4:	2201      	movs	r2, #1
 800b0b6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800b0ba:	e003      	b.n	800b0c4 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800b0bc:	4b3c      	ldr	r3, [pc, #240]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b0be:	2200      	movs	r2, #0
 800b0c0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800b0c4:	4b3a      	ldr	r3, [pc, #232]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b0c6:	2201      	movs	r2, #1
 800b0c8:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800b0ca:	4b39      	ldr	r3, [pc, #228]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b0cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b0d0:	2b05      	cmp	r3, #5
 800b0d2:	d004      	beq.n	800b0de <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800b0d4:	4b36      	ldr	r3, [pc, #216]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b0d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800b0da:	2b06      	cmp	r3, #6
 800b0dc:	d10a      	bne.n	800b0f4 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 800b0de:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b0e0:	2b0b      	cmp	r3, #11
 800b0e2:	d803      	bhi.n	800b0ec <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800b0e4:	4b32      	ldr	r3, [pc, #200]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b0e6:	220c      	movs	r2, #12
 800b0e8:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800b0ea:	e006      	b.n	800b0fa <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800b0ec:	4a30      	ldr	r2, [pc, #192]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b0ee:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b0f0:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800b0f2:	e002      	b.n	800b0fa <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800b0f4:	4a2e      	ldr	r2, [pc, #184]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b0f6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b0f8:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800b0fa:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800b0fe:	4b2c      	ldr	r3, [pc, #176]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b100:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800b102:	4b30      	ldr	r3, [pc, #192]	; (800b1c4 <RadioSetTxConfig+0x268>)
 800b104:	781a      	ldrb	r2, [r3, #0]
 800b106:	4b2a      	ldr	r3, [pc, #168]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b108:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800b10a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800b10e:	4b28      	ldr	r3, [pc, #160]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b110:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800b114:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800b118:	4b25      	ldr	r3, [pc, #148]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b11a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800b11e:	f000 fa8e 	bl	800b63e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800b122:	4b23      	ldr	r3, [pc, #140]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b124:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b128:	2b00      	cmp	r3, #0
 800b12a:	bf14      	ite	ne
 800b12c:	2301      	movne	r3, #1
 800b12e:	2300      	moveq	r3, #0
 800b130:	b2db      	uxtb	r3, r3
 800b132:	4618      	mov	r0, r3
 800b134:	f7ff fc4e 	bl	800a9d4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800b138:	481e      	ldr	r0, [pc, #120]	; (800b1b4 <RadioSetTxConfig+0x258>)
 800b13a:	f001 fb65 	bl	800c808 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b13e:	481e      	ldr	r0, [pc, #120]	; (800b1b8 <RadioSetTxConfig+0x25c>)
 800b140:	f001 fc36 	bl	800c9b0 <SUBGRF_SetPacketParams>
            break;
 800b144:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 800b146:	7bfb      	ldrb	r3, [r7, #15]
 800b148:	2b01      	cmp	r3, #1
 800b14a:	d112      	bne.n	800b172 <RadioSetTxConfig+0x216>
 800b14c:	4b18      	ldr	r3, [pc, #96]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b14e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b152:	2b06      	cmp	r3, #6
 800b154:	d10d      	bne.n	800b172 <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 800b156:	f640 0089 	movw	r0, #2185	; 0x889
 800b15a:	f001 fd91 	bl	800cc80 <SUBGRF_ReadRegister>
 800b15e:	4603      	mov	r3, r0
 800b160:	f023 0304 	bic.w	r3, r3, #4
 800b164:	b2db      	uxtb	r3, r3
 800b166:	4619      	mov	r1, r3
 800b168:	f640 0089 	movw	r0, #2185	; 0x889
 800b16c:	f001 fd74 	bl	800cc58 <SUBGRF_WriteRegister>
 800b170:	e00c      	b.n	800b18c <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 800b172:	f640 0089 	movw	r0, #2185	; 0x889
 800b176:	f001 fd83 	bl	800cc80 <SUBGRF_ReadRegister>
 800b17a:	4603      	mov	r3, r0
 800b17c:	f043 0304 	orr.w	r3, r3, #4
 800b180:	b2db      	uxtb	r3, r3
 800b182:	4619      	mov	r1, r3
 800b184:	f640 0089 	movw	r0, #2185	; 0x889
 800b188:	f001 fd66 	bl	800cc58 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800b18c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b190:	4618      	mov	r0, r3
 800b192:	f001 fe05 	bl	800cda0 <SUBGRF_SetRfTxPower>
 800b196:	4603      	mov	r3, r0
 800b198:	461a      	mov	r2, r3
 800b19a:	4b05      	ldr	r3, [pc, #20]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b19c:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 800b1a0:	4a03      	ldr	r2, [pc, #12]	; (800b1b0 <RadioSetTxConfig+0x254>)
 800b1a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1a4:	6053      	str	r3, [r2, #4]
}
 800b1a6:	bf00      	nop
 800b1a8:	3718      	adds	r7, #24
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}
 800b1ae:	bf00      	nop
 800b1b0:	200008f4 	.word	0x200008f4
 800b1b4:	2000092c 	.word	0x2000092c
 800b1b8:	20000902 	.word	0x20000902
 800b1bc:	0800ff68 	.word	0x0800ff68
 800b1c0:	080108f8 	.word	0x080108f8
 800b1c4:	20000018 	.word	0x20000018

0800b1c8 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b083      	sub	sp, #12
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
    return true;
 800b1d0:	2301      	movs	r3, #1
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	370c      	adds	r7, #12
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bc80      	pop	{r7}
 800b1da:	4770      	bx	lr

0800b1dc <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 800b1dc:	b480      	push	{r7}
 800b1de:	b085      	sub	sp, #20
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	60fb      	str	r3, [r7, #12]

    switch( bw )
 800b1ea:	79fb      	ldrb	r3, [r7, #7]
 800b1ec:	2b0a      	cmp	r3, #10
 800b1ee:	d83e      	bhi.n	800b26e <RadioGetLoRaBandwidthInHz+0x92>
 800b1f0:	a201      	add	r2, pc, #4	; (adr r2, 800b1f8 <RadioGetLoRaBandwidthInHz+0x1c>)
 800b1f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1f6:	bf00      	nop
 800b1f8:	0800b225 	.word	0x0800b225
 800b1fc:	0800b235 	.word	0x0800b235
 800b200:	0800b245 	.word	0x0800b245
 800b204:	0800b255 	.word	0x0800b255
 800b208:	0800b25d 	.word	0x0800b25d
 800b20c:	0800b263 	.word	0x0800b263
 800b210:	0800b269 	.word	0x0800b269
 800b214:	0800b26f 	.word	0x0800b26f
 800b218:	0800b22d 	.word	0x0800b22d
 800b21c:	0800b23d 	.word	0x0800b23d
 800b220:	0800b24d 	.word	0x0800b24d
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 800b224:	f641 6384 	movw	r3, #7812	; 0x1e84
 800b228:	60fb      	str	r3, [r7, #12]
        break;
 800b22a:	e020      	b.n	800b26e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 800b22c:	f642 03b1 	movw	r3, #10417	; 0x28b1
 800b230:	60fb      	str	r3, [r7, #12]
        break;
 800b232:	e01c      	b.n	800b26e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 800b234:	f643 5309 	movw	r3, #15625	; 0x3d09
 800b238:	60fb      	str	r3, [r7, #12]
        break;
 800b23a:	e018      	b.n	800b26e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 800b23c:	f245 1361 	movw	r3, #20833	; 0x5161
 800b240:	60fb      	str	r3, [r7, #12]
        break;
 800b242:	e014      	b.n	800b26e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 800b244:	f647 2312 	movw	r3, #31250	; 0x7a12
 800b248:	60fb      	str	r3, [r7, #12]
        break;
 800b24a:	e010      	b.n	800b26e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 800b24c:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 800b250:	60fb      	str	r3, [r7, #12]
        break;
 800b252:	e00c      	b.n	800b26e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 800b254:	f24f 4324 	movw	r3, #62500	; 0xf424
 800b258:	60fb      	str	r3, [r7, #12]
        break;
 800b25a:	e008      	b.n	800b26e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 800b25c:	4b07      	ldr	r3, [pc, #28]	; (800b27c <RadioGetLoRaBandwidthInHz+0xa0>)
 800b25e:	60fb      	str	r3, [r7, #12]
        break;
 800b260:	e005      	b.n	800b26e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 800b262:	4b07      	ldr	r3, [pc, #28]	; (800b280 <RadioGetLoRaBandwidthInHz+0xa4>)
 800b264:	60fb      	str	r3, [r7, #12]
        break;
 800b266:	e002      	b.n	800b26e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 800b268:	4b06      	ldr	r3, [pc, #24]	; (800b284 <RadioGetLoRaBandwidthInHz+0xa8>)
 800b26a:	60fb      	str	r3, [r7, #12]
        break;
 800b26c:	bf00      	nop
    }

    return bandwidthInHz;
 800b26e:	68fb      	ldr	r3, [r7, #12]
}
 800b270:	4618      	mov	r0, r3
 800b272:	3714      	adds	r7, #20
 800b274:	46bd      	mov	sp, r7
 800b276:	bc80      	pop	{r7}
 800b278:	4770      	bx	lr
 800b27a:	bf00      	nop
 800b27c:	0001e848 	.word	0x0001e848
 800b280:	0003d090 	.word	0x0003d090
 800b284:	0007a120 	.word	0x0007a120

0800b288 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 800b288:	b480      	push	{r7}
 800b28a:	b083      	sub	sp, #12
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
 800b290:	4608      	mov	r0, r1
 800b292:	4611      	mov	r1, r2
 800b294:	461a      	mov	r2, r3
 800b296:	4603      	mov	r3, r0
 800b298:	70fb      	strb	r3, [r7, #3]
 800b29a:	460b      	mov	r3, r1
 800b29c:	803b      	strh	r3, [r7, #0]
 800b29e:	4613      	mov	r3, r2
 800b2a0:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 800b2a2:	883b      	ldrh	r3, [r7, #0]
 800b2a4:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800b2a6:	78ba      	ldrb	r2, [r7, #2]
 800b2a8:	f082 0201 	eor.w	r2, r2, #1
 800b2ac:	b2d2      	uxtb	r2, r2
 800b2ae:	2a00      	cmp	r2, #0
 800b2b0:	d001      	beq.n	800b2b6 <RadioGetGfskTimeOnAirNumerator+0x2e>
 800b2b2:	2208      	movs	r2, #8
 800b2b4:	e000      	b.n	800b2b8 <RadioGetGfskTimeOnAirNumerator+0x30>
 800b2b6:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 800b2b8:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800b2ba:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800b2be:	7c3b      	ldrb	r3, [r7, #16]
 800b2c0:	7d39      	ldrb	r1, [r7, #20]
 800b2c2:	2900      	cmp	r1, #0
 800b2c4:	d001      	beq.n	800b2ca <RadioGetGfskTimeOnAirNumerator+0x42>
 800b2c6:	2102      	movs	r1, #2
 800b2c8:	e000      	b.n	800b2cc <RadioGetGfskTimeOnAirNumerator+0x44>
 800b2ca:	2100      	movs	r1, #0
 800b2cc:	440b      	add	r3, r1
 800b2ce:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800b2d0:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	370c      	adds	r7, #12
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bc80      	pop	{r7}
 800b2da:	4770      	bx	lr

0800b2dc <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b08b      	sub	sp, #44	; 0x2c
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	60f8      	str	r0, [r7, #12]
 800b2e4:	60b9      	str	r1, [r7, #8]
 800b2e6:	4611      	mov	r1, r2
 800b2e8:	461a      	mov	r2, r3
 800b2ea:	460b      	mov	r3, r1
 800b2ec:	71fb      	strb	r3, [r7, #7]
 800b2ee:	4613      	mov	r3, r2
 800b2f0:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800b2f2:	79fb      	ldrb	r3, [r7, #7]
 800b2f4:	3304      	adds	r3, #4
 800b2f6:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	2b05      	cmp	r3, #5
 800b302:	d002      	beq.n	800b30a <RadioGetLoRaTimeOnAirNumerator+0x2e>
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	2b06      	cmp	r3, #6
 800b308:	d104      	bne.n	800b314 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 800b30a:	88bb      	ldrh	r3, [r7, #4]
 800b30c:	2b0b      	cmp	r3, #11
 800b30e:	d801      	bhi.n	800b314 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 800b310:	230c      	movs	r3, #12
 800b312:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d105      	bne.n	800b326 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 800b31a:	68bb      	ldr	r3, [r7, #8]
 800b31c:	2b0b      	cmp	r3, #11
 800b31e:	d008      	beq.n	800b332 <RadioGetLoRaTimeOnAirNumerator+0x56>
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	2b0c      	cmp	r3, #12
 800b324:	d005      	beq.n	800b332 <RadioGetLoRaTimeOnAirNumerator+0x56>
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	2b01      	cmp	r3, #1
 800b32a:	d105      	bne.n	800b338 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800b32c:	68bb      	ldr	r3, [r7, #8]
 800b32e:	2b0c      	cmp	r3, #12
 800b330:	d102      	bne.n	800b338 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 800b332:	2301      	movs	r3, #1
 800b334:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b338:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800b33c:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 800b33e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b342:	2a00      	cmp	r2, #0
 800b344:	d001      	beq.n	800b34a <RadioGetLoRaTimeOnAirNumerator+0x6e>
 800b346:	2210      	movs	r2, #16
 800b348:	e000      	b.n	800b34c <RadioGetLoRaTimeOnAirNumerator+0x70>
 800b34a:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b34c:	4413      	add	r3, r2
 800b34e:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 800b354:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 800b356:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800b35a:	2a00      	cmp	r2, #0
 800b35c:	d001      	beq.n	800b362 <RadioGetLoRaTimeOnAirNumerator+0x86>
 800b35e:	2200      	movs	r2, #0
 800b360:	e000      	b.n	800b364 <RadioGetLoRaTimeOnAirNumerator+0x88>
 800b362:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 800b364:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b366:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	2b06      	cmp	r3, #6
 800b36c:	d803      	bhi.n	800b376 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 800b36e:	68bb      	ldr	r3, [r7, #8]
 800b370:	009b      	lsls	r3, r3, #2
 800b372:	623b      	str	r3, [r7, #32]
 800b374:	e00e      	b.n	800b394 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 800b376:	69fb      	ldr	r3, [r7, #28]
 800b378:	3308      	adds	r3, #8
 800b37a:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 800b37c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b380:	2b00      	cmp	r3, #0
 800b382:	d004      	beq.n	800b38e <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	3b02      	subs	r3, #2
 800b388:	009b      	lsls	r3, r3, #2
 800b38a:	623b      	str	r3, [r7, #32]
 800b38c:	e002      	b.n	800b394 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	009b      	lsls	r3, r3, #2
 800b392:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 800b394:	69fb      	ldr	r3, [r7, #28]
 800b396:	2b00      	cmp	r3, #0
 800b398:	da01      	bge.n	800b39e <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 800b39a:	2300      	movs	r3, #0
 800b39c:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800b39e:	69fa      	ldr	r2, [r7, #28]
 800b3a0:	6a3b      	ldr	r3, [r7, #32]
 800b3a2:	4413      	add	r3, r2
 800b3a4:	1e5a      	subs	r2, r3, #1
 800b3a6:	6a3b      	ldr	r3, [r7, #32]
 800b3a8:	fb92 f3f3 	sdiv	r3, r2, r3
 800b3ac:	697a      	ldr	r2, [r7, #20]
 800b3ae:	fb03 f202 	mul.w	r2, r3, r2
 800b3b2:	88bb      	ldrh	r3, [r7, #4]
 800b3b4:	4413      	add	r3, r2
    int32_t intermediate =
 800b3b6:	330c      	adds	r3, #12
 800b3b8:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 800b3ba:	68bb      	ldr	r3, [r7, #8]
 800b3bc:	2b06      	cmp	r3, #6
 800b3be:	d802      	bhi.n	800b3c6 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 800b3c0:	69bb      	ldr	r3, [r7, #24]
 800b3c2:	3302      	adds	r3, #2
 800b3c4:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800b3c6:	69bb      	ldr	r3, [r7, #24]
 800b3c8:	009b      	lsls	r3, r3, #2
 800b3ca:	1c5a      	adds	r2, r3, #1
 800b3cc:	68bb      	ldr	r3, [r7, #8]
 800b3ce:	3b02      	subs	r3, #2
 800b3d0:	fa02 f303 	lsl.w	r3, r2, r3
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	372c      	adds	r7, #44	; 0x2c
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bc80      	pop	{r7}
 800b3dc:	4770      	bx	lr
	...

0800b3e0 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b08a      	sub	sp, #40	; 0x28
 800b3e4:	af04      	add	r7, sp, #16
 800b3e6:	60b9      	str	r1, [r7, #8]
 800b3e8:	607a      	str	r2, [r7, #4]
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	73fb      	strb	r3, [r7, #15]
 800b3f0:	4613      	mov	r3, r2
 800b3f2:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	613b      	str	r3, [r7, #16]

    switch( modem )
 800b3fc:	7bfb      	ldrb	r3, [r7, #15]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d002      	beq.n	800b408 <RadioTimeOnAir+0x28>
 800b402:	2b01      	cmp	r3, #1
 800b404:	d017      	beq.n	800b436 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 800b406:	e035      	b.n	800b474 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 800b408:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 800b40c:	8c3a      	ldrh	r2, [r7, #32]
 800b40e:	7bb9      	ldrb	r1, [r7, #14]
 800b410:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b414:	9301      	str	r3, [sp, #4]
 800b416:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b41a:	9300      	str	r3, [sp, #0]
 800b41c:	4603      	mov	r3, r0
 800b41e:	6878      	ldr	r0, [r7, #4]
 800b420:	f7ff ff32 	bl	800b288 <RadioGetGfskTimeOnAirNumerator>
 800b424:	4603      	mov	r3, r0
 800b426:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b42a:	fb02 f303 	mul.w	r3, r2, r3
 800b42e:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	613b      	str	r3, [r7, #16]
        break;
 800b434:	e01e      	b.n	800b474 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800b436:	8c39      	ldrh	r1, [r7, #32]
 800b438:	7bba      	ldrb	r2, [r7, #14]
 800b43a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b43e:	9302      	str	r3, [sp, #8]
 800b440:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b444:	9301      	str	r3, [sp, #4]
 800b446:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b44a:	9300      	str	r3, [sp, #0]
 800b44c:	460b      	mov	r3, r1
 800b44e:	6879      	ldr	r1, [r7, #4]
 800b450:	68b8      	ldr	r0, [r7, #8]
 800b452:	f7ff ff43 	bl	800b2dc <RadioGetLoRaTimeOnAirNumerator>
 800b456:	4603      	mov	r3, r0
 800b458:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b45c:	fb02 f303 	mul.w	r3, r2, r3
 800b460:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800b462:	4a0a      	ldr	r2, [pc, #40]	; (800b48c <RadioTimeOnAir+0xac>)
 800b464:	68bb      	ldr	r3, [r7, #8]
 800b466:	4413      	add	r3, r2
 800b468:	781b      	ldrb	r3, [r3, #0]
 800b46a:	4618      	mov	r0, r3
 800b46c:	f7ff feb6 	bl	800b1dc <RadioGetLoRaBandwidthInHz>
 800b470:	6138      	str	r0, [r7, #16]
        break;
 800b472:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 800b474:	697a      	ldr	r2, [r7, #20]
 800b476:	693b      	ldr	r3, [r7, #16]
 800b478:	4413      	add	r3, r2
 800b47a:	1e5a      	subs	r2, r3, #1
 800b47c:	693b      	ldr	r3, [r7, #16]
 800b47e:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800b482:	4618      	mov	r0, r3
 800b484:	3718      	adds	r7, #24
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop
 800b48c:	080108f8 	.word	0x080108f8

0800b490 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b08c      	sub	sp, #48	; 0x30
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
 800b498:	460b      	mov	r3, r1
 800b49a:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 800b49c:	2300      	movs	r3, #0
 800b49e:	2200      	movs	r2, #0
 800b4a0:	f240 2101 	movw	r1, #513	; 0x201
 800b4a4:	f240 2001 	movw	r0, #513	; 0x201
 800b4a8:	f001 f876 	bl	800c598 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 800b4ac:	4b57      	ldr	r3, [pc, #348]	; (800b60c <RadioSend+0x17c>)
 800b4ae:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800b4b2:	2101      	movs	r1, #1
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f001 fc4b 	bl	800cd50 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 800b4ba:	4b54      	ldr	r3, [pc, #336]	; (800b60c <RadioSend+0x17c>)
 800b4bc:	781b      	ldrb	r3, [r3, #0]
 800b4be:	2b03      	cmp	r3, #3
 800b4c0:	f200 8095 	bhi.w	800b5ee <RadioSend+0x15e>
 800b4c4:	a201      	add	r2, pc, #4	; (adr r2, 800b4cc <RadioSend+0x3c>)
 800b4c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4ca:	bf00      	nop
 800b4cc:	0800b4f7 	.word	0x0800b4f7
 800b4d0:	0800b4dd 	.word	0x0800b4dd
 800b4d4:	0800b511 	.word	0x0800b511
 800b4d8:	0800b531 	.word	0x0800b531
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 800b4dc:	4a4b      	ldr	r2, [pc, #300]	; (800b60c <RadioSend+0x17c>)
 800b4de:	78fb      	ldrb	r3, [r7, #3]
 800b4e0:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b4e2:	484b      	ldr	r0, [pc, #300]	; (800b610 <RadioSend+0x180>)
 800b4e4:	f001 fa64 	bl	800c9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800b4e8:	78fb      	ldrb	r3, [r7, #3]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	4619      	mov	r1, r3
 800b4ee:	6878      	ldr	r0, [r7, #4]
 800b4f0:	f000 fd50 	bl	800bf94 <SUBGRF_SendPayload>
            break;
 800b4f4:	e07c      	b.n	800b5f0 <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 800b4f6:	4a45      	ldr	r2, [pc, #276]	; (800b60c <RadioSend+0x17c>)
 800b4f8:	78fb      	ldrb	r3, [r7, #3]
 800b4fa:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b4fc:	4844      	ldr	r0, [pc, #272]	; (800b610 <RadioSend+0x180>)
 800b4fe:	f001 fa57 	bl	800c9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800b502:	78fb      	ldrb	r3, [r7, #3]
 800b504:	2200      	movs	r2, #0
 800b506:	4619      	mov	r1, r3
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f000 fd43 	bl	800bf94 <SUBGRF_SendPayload>
            break;
 800b50e:	e06f      	b.n	800b5f0 <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800b510:	4b3e      	ldr	r3, [pc, #248]	; (800b60c <RadioSend+0x17c>)
 800b512:	2202      	movs	r2, #2
 800b514:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 800b516:	4a3d      	ldr	r2, [pc, #244]	; (800b60c <RadioSend+0x17c>)
 800b518:	78fb      	ldrb	r3, [r7, #3]
 800b51a:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b51c:	483c      	ldr	r0, [pc, #240]	; (800b610 <RadioSend+0x180>)
 800b51e:	f001 fa47 	bl	800c9b0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800b522:	78fb      	ldrb	r3, [r7, #3]
 800b524:	2200      	movs	r2, #0
 800b526:	4619      	mov	r1, r3
 800b528:	6878      	ldr	r0, [r7, #4]
 800b52a:	f000 fd33 	bl	800bf94 <SUBGRF_SendPayload>
            break;
 800b52e:	e05f      	b.n	800b5f0 <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 800b530:	2300      	movs	r3, #0
 800b532:	60bb      	str	r3, [r7, #8]
 800b534:	f107 030c 	add.w	r3, r7, #12
 800b538:	221f      	movs	r2, #31
 800b53a:	2100      	movs	r1, #0
 800b53c:	4618      	mov	r0, r3
 800b53e:	f003 f921 	bl	800e784 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 800b542:	78fa      	ldrb	r2, [r7, #3]
 800b544:	f107 0308 	add.w	r3, r7, #8
 800b548:	6879      	ldr	r1, [r7, #4]
 800b54a:	4618      	mov	r0, r3
 800b54c:	f000 fc0f 	bl	800bd6e <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800b550:	4b2e      	ldr	r3, [pc, #184]	; (800b60c <RadioSend+0x17c>)
 800b552:	2202      	movs	r2, #2
 800b554:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 800b556:	78fb      	ldrb	r3, [r7, #3]
 800b558:	3301      	adds	r3, #1
 800b55a:	b2da      	uxtb	r2, r3
 800b55c:	4b2b      	ldr	r3, [pc, #172]	; (800b60c <RadioSend+0x17c>)
 800b55e:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b560:	482b      	ldr	r0, [pc, #172]	; (800b610 <RadioSend+0x180>)
 800b562:	f001 fa25 	bl	800c9b0 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 800b566:	4b29      	ldr	r3, [pc, #164]	; (800b60c <RadioSend+0x17c>)
 800b568:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b56a:	2b64      	cmp	r3, #100	; 0x64
 800b56c:	d110      	bne.n	800b590 <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 800b56e:	2100      	movs	r1, #0
 800b570:	20f1      	movs	r0, #241	; 0xf1
 800b572:	f000 f930 	bl	800b7d6 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 800b576:	2100      	movs	r1, #0
 800b578:	20f0      	movs	r0, #240	; 0xf0
 800b57a:	f000 f92c 	bl	800b7d6 <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 800b57e:	2170      	movs	r1, #112	; 0x70
 800b580:	20f3      	movs	r0, #243	; 0xf3
 800b582:	f000 f928 	bl	800b7d6 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 800b586:	211d      	movs	r1, #29
 800b588:	20f2      	movs	r0, #242	; 0xf2
 800b58a:	f000 f924 	bl	800b7d6 <RadioWrite>
 800b58e:	e00f      	b.n	800b5b0 <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 800b590:	2100      	movs	r1, #0
 800b592:	20f1      	movs	r0, #241	; 0xf1
 800b594:	f000 f91f 	bl	800b7d6 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 800b598:	2100      	movs	r1, #0
 800b59a:	20f0      	movs	r0, #240	; 0xf0
 800b59c:	f000 f91b 	bl	800b7d6 <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 800b5a0:	21e1      	movs	r1, #225	; 0xe1
 800b5a2:	20f3      	movs	r0, #243	; 0xf3
 800b5a4:	f000 f917 	bl	800b7d6 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 800b5a8:	2104      	movs	r1, #4
 800b5aa:	20f2      	movs	r0, #242	; 0xf2
 800b5ac:	f000 f913 	bl	800b7d6 <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 800b5b0:	78fb      	ldrb	r3, [r7, #3]
 800b5b2:	b29b      	uxth	r3, r3
 800b5b4:	00db      	lsls	r3, r3, #3
 800b5b6:	b29b      	uxth	r3, r3
 800b5b8:	3302      	adds	r3, #2
 800b5ba:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 800b5bc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b5be:	0a1b      	lsrs	r3, r3, #8
 800b5c0:	b29b      	uxth	r3, r3
 800b5c2:	b2db      	uxtb	r3, r3
 800b5c4:	4619      	mov	r1, r3
 800b5c6:	20f4      	movs	r0, #244	; 0xf4
 800b5c8:	f000 f905 	bl	800b7d6 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 800b5cc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b5ce:	b2db      	uxtb	r3, r3
 800b5d0:	4619      	mov	r1, r3
 800b5d2:	20f5      	movs	r0, #245	; 0xf5
 800b5d4:	f000 f8ff 	bl	800b7d6 <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 800b5d8:	78fb      	ldrb	r3, [r7, #3]
 800b5da:	3301      	adds	r3, #1
 800b5dc:	b2d9      	uxtb	r1, r3
 800b5de:	f107 0308 	add.w	r3, r7, #8
 800b5e2:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	f000 fcd4 	bl	800bf94 <SUBGRF_SendPayload>
            break;
 800b5ec:	e000      	b.n	800b5f0 <RadioSend+0x160>
        }
        default:
            break;
 800b5ee:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 800b5f0:	4b06      	ldr	r3, [pc, #24]	; (800b60c <RadioSend+0x17c>)
 800b5f2:	685b      	ldr	r3, [r3, #4]
 800b5f4:	4619      	mov	r1, r3
 800b5f6:	4807      	ldr	r0, [pc, #28]	; (800b614 <RadioSend+0x184>)
 800b5f8:	f002 fb38 	bl	800dc6c <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 800b5fc:	4805      	ldr	r0, [pc, #20]	; (800b614 <RadioSend+0x184>)
 800b5fe:	f002 fa57 	bl	800dab0 <UTIL_TIMER_Start>
}
 800b602:	bf00      	nop
 800b604:	3730      	adds	r7, #48	; 0x30
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}
 800b60a:	bf00      	nop
 800b60c:	200008f4 	.word	0x200008f4
 800b610:	20000902 	.word	0x20000902
 800b614:	2000094c 	.word	0x2000094c

0800b618 <RadioSleep>:

static void RadioSleep( void )
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b082      	sub	sp, #8
 800b61c:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 800b61e:	2300      	movs	r3, #0
 800b620:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 800b622:	793b      	ldrb	r3, [r7, #4]
 800b624:	f043 0304 	orr.w	r3, r3, #4
 800b628:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 800b62a:	7938      	ldrb	r0, [r7, #4]
 800b62c:	f000 fd8e 	bl	800c14c <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 800b630:	2002      	movs	r0, #2
 800b632:	f7f8 fe0a 	bl	800424a <HAL_Delay>
}
 800b636:	bf00      	nop
 800b638:	3708      	adds	r7, #8
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}

0800b63e <RadioStandby>:

static void RadioStandby( void )
{
 800b63e:	b580      	push	{r7, lr}
 800b640:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 800b642:	2000      	movs	r0, #0
 800b644:	f000 fdb6 	bl	800c1b4 <SUBGRF_SetStandby>
}
 800b648:	bf00      	nop
 800b64a:	bd80      	pop	{r7, pc}

0800b64c <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b082      	sub	sp, #8
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800b654:	2300      	movs	r3, #0
 800b656:	2200      	movs	r2, #0
 800b658:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b65c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800b660:	f000 ff9a 	bl	800c598 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d006      	beq.n	800b678 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 800b66a:	6879      	ldr	r1, [r7, #4]
 800b66c:	480f      	ldr	r0, [pc, #60]	; (800b6ac <RadioRx+0x60>)
 800b66e:	f002 fafd 	bl	800dc6c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800b672:	480e      	ldr	r0, [pc, #56]	; (800b6ac <RadioRx+0x60>)
 800b674:	f002 fa1c 	bl	800dab0 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800b678:	4b0d      	ldr	r3, [pc, #52]	; (800b6b0 <RadioRx+0x64>)
 800b67a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800b67e:	2100      	movs	r1, #0
 800b680:	4618      	mov	r0, r3
 800b682:	f001 fb65 	bl	800cd50 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 800b686:	4b0a      	ldr	r3, [pc, #40]	; (800b6b0 <RadioRx+0x64>)
 800b688:	785b      	ldrb	r3, [r3, #1]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d004      	beq.n	800b698 <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800b68e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800b692:	f000 fdcf 	bl	800c234 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 800b696:	e005      	b.n	800b6a4 <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 800b698:	4b05      	ldr	r3, [pc, #20]	; (800b6b0 <RadioRx+0x64>)
 800b69a:	689b      	ldr	r3, [r3, #8]
 800b69c:	019b      	lsls	r3, r3, #6
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f000 fdc8 	bl	800c234 <SUBGRF_SetRx>
}
 800b6a4:	bf00      	nop
 800b6a6:	3708      	adds	r7, #8
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}
 800b6ac:	20000964 	.word	0x20000964
 800b6b0:	200008f4 	.word	0x200008f4

0800b6b4 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b082      	sub	sp, #8
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800b6bc:	2300      	movs	r3, #0
 800b6be:	2200      	movs	r2, #0
 800b6c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b6c4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800b6c8:	f000 ff66 	bl	800c598 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d006      	beq.n	800b6e0 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 800b6d2:	6879      	ldr	r1, [r7, #4]
 800b6d4:	480f      	ldr	r0, [pc, #60]	; (800b714 <RadioRxBoosted+0x60>)
 800b6d6:	f002 fac9 	bl	800dc6c <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 800b6da:	480e      	ldr	r0, [pc, #56]	; (800b714 <RadioRxBoosted+0x60>)
 800b6dc:	f002 f9e8 	bl	800dab0 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800b6e0:	4b0d      	ldr	r3, [pc, #52]	; (800b718 <RadioRxBoosted+0x64>)
 800b6e2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800b6e6:	2100      	movs	r1, #0
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f001 fb31 	bl	800cd50 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 800b6ee:	4b0a      	ldr	r3, [pc, #40]	; (800b718 <RadioRxBoosted+0x64>)
 800b6f0:	785b      	ldrb	r3, [r3, #1]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d004      	beq.n	800b700 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 800b6f6:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800b6fa:	f000 fdbd 	bl	800c278 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 800b6fe:	e005      	b.n	800b70c <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 800b700:	4b05      	ldr	r3, [pc, #20]	; (800b718 <RadioRxBoosted+0x64>)
 800b702:	689b      	ldr	r3, [r3, #8]
 800b704:	019b      	lsls	r3, r3, #6
 800b706:	4618      	mov	r0, r3
 800b708:	f000 fdb6 	bl	800c278 <SUBGRF_SetRxBoosted>
}
 800b70c:	bf00      	nop
 800b70e:	3708      	adds	r7, #8
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}
 800b714:	20000964 	.word	0x20000964
 800b718:	200008f4 	.word	0x200008f4

0800b71c <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b082      	sub	sp, #8
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800b726:	4b07      	ldr	r3, [pc, #28]	; (800b744 <RadioSetRxDutyCycle+0x28>)
 800b728:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800b72c:	2100      	movs	r1, #0
 800b72e:	4618      	mov	r0, r3
 800b730:	f001 fb0e 	bl	800cd50 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 800b734:	6839      	ldr	r1, [r7, #0]
 800b736:	6878      	ldr	r0, [r7, #4]
 800b738:	f000 fdc4 	bl	800c2c4 <SUBGRF_SetRxDutyCycle>
}
 800b73c:	bf00      	nop
 800b73e:	3708      	adds	r7, #8
 800b740:	46bd      	mov	sp, r7
 800b742:	bd80      	pop	{r7, pc}
 800b744:	200008f4 	.word	0x200008f4

0800b748 <RadioStartCad>:

static void RadioStartCad( void )
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800b74c:	2300      	movs	r3, #0
 800b74e:	2200      	movs	r2, #0
 800b750:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800b754:	f44f 70c0 	mov.w	r0, #384	; 0x180
 800b758:	f000 ff1e 	bl	800c598 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 800b75c:	f000 fde0 	bl	800c320 <SUBGRF_SetCad>
}
 800b760:	bf00      	nop
 800b762:	bd80      	pop	{r7, pc}

0800b764 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b084      	sub	sp, #16
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
 800b76c:	460b      	mov	r3, r1
 800b76e:	70fb      	strb	r3, [r7, #3]
 800b770:	4613      	mov	r3, r2
 800b772:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 800b774:	883b      	ldrh	r3, [r7, #0]
 800b776:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b77a:	fb02 f303 	mul.w	r3, r2, r3
 800b77e:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 800b780:	6878      	ldr	r0, [r7, #4]
 800b782:	f000 ff69 	bl	800c658 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 800b786:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b78a:	4618      	mov	r0, r3
 800b78c:	f001 fb08 	bl	800cda0 <SUBGRF_SetRfTxPower>
 800b790:	4603      	mov	r3, r0
 800b792:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 800b794:	7afb      	ldrb	r3, [r7, #11]
 800b796:	2101      	movs	r1, #1
 800b798:	4618      	mov	r0, r3
 800b79a:	f001 fad9 	bl	800cd50 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 800b79e:	f000 fdd1 	bl	800c344 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 800b7a2:	68f9      	ldr	r1, [r7, #12]
 800b7a4:	4804      	ldr	r0, [pc, #16]	; (800b7b8 <RadioSetTxContinuousWave+0x54>)
 800b7a6:	f002 fa61 	bl	800dc6c <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 800b7aa:	4803      	ldr	r0, [pc, #12]	; (800b7b8 <RadioSetTxContinuousWave+0x54>)
 800b7ac:	f002 f980 	bl	800dab0 <UTIL_TIMER_Start>
}
 800b7b0:	bf00      	nop
 800b7b2:	3710      	adds	r7, #16
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}
 800b7b8:	2000094c 	.word	0x2000094c

0800b7bc <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b082      	sub	sp, #8
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 800b7c6:	f001 f9ad 	bl	800cb24 <SUBGRF_GetRssiInst>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	b21b      	sxth	r3, r3
}
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	3708      	adds	r7, #8
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	bd80      	pop	{r7, pc}

0800b7d6 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 800b7d6:	b580      	push	{r7, lr}
 800b7d8:	b082      	sub	sp, #8
 800b7da:	af00      	add	r7, sp, #0
 800b7dc:	4603      	mov	r3, r0
 800b7de:	460a      	mov	r2, r1
 800b7e0:	80fb      	strh	r3, [r7, #6]
 800b7e2:	4613      	mov	r3, r2
 800b7e4:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 800b7e6:	797a      	ldrb	r2, [r7, #5]
 800b7e8:	88fb      	ldrh	r3, [r7, #6]
 800b7ea:	4611      	mov	r1, r2
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f001 fa33 	bl	800cc58 <SUBGRF_WriteRegister>
}
 800b7f2:	bf00      	nop
 800b7f4:	3708      	adds	r7, #8
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	bd80      	pop	{r7, pc}

0800b7fa <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 800b7fa:	b580      	push	{r7, lr}
 800b7fc:	b082      	sub	sp, #8
 800b7fe:	af00      	add	r7, sp, #0
 800b800:	4603      	mov	r3, r0
 800b802:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 800b804:	88fb      	ldrh	r3, [r7, #6]
 800b806:	4618      	mov	r0, r3
 800b808:	f001 fa3a 	bl	800cc80 <SUBGRF_ReadRegister>
 800b80c:	4603      	mov	r3, r0
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3708      	adds	r7, #8
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}

0800b816 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800b816:	b580      	push	{r7, lr}
 800b818:	b082      	sub	sp, #8
 800b81a:	af00      	add	r7, sp, #0
 800b81c:	4603      	mov	r3, r0
 800b81e:	6039      	str	r1, [r7, #0]
 800b820:	80fb      	strh	r3, [r7, #6]
 800b822:	4613      	mov	r3, r2
 800b824:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 800b826:	797b      	ldrb	r3, [r7, #5]
 800b828:	b29a      	uxth	r2, r3
 800b82a:	88fb      	ldrh	r3, [r7, #6]
 800b82c:	6839      	ldr	r1, [r7, #0]
 800b82e:	4618      	mov	r0, r3
 800b830:	f001 fa3a 	bl	800cca8 <SUBGRF_WriteRegisters>
}
 800b834:	bf00      	nop
 800b836:	3708      	adds	r7, #8
 800b838:	46bd      	mov	sp, r7
 800b83a:	bd80      	pop	{r7, pc}

0800b83c <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b082      	sub	sp, #8
 800b840:	af00      	add	r7, sp, #0
 800b842:	4603      	mov	r3, r0
 800b844:	6039      	str	r1, [r7, #0]
 800b846:	80fb      	strh	r3, [r7, #6]
 800b848:	4613      	mov	r3, r2
 800b84a:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 800b84c:	797b      	ldrb	r3, [r7, #5]
 800b84e:	b29a      	uxth	r2, r3
 800b850:	88fb      	ldrh	r3, [r7, #6]
 800b852:	6839      	ldr	r1, [r7, #0]
 800b854:	4618      	mov	r0, r3
 800b856:	f001 fa3b 	bl	800ccd0 <SUBGRF_ReadRegisters>
}
 800b85a:	bf00      	nop
 800b85c:	3708      	adds	r7, #8
 800b85e:	46bd      	mov	sp, r7
 800b860:	bd80      	pop	{r7, pc}
	...

0800b864 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b082      	sub	sp, #8
 800b868:	af00      	add	r7, sp, #0
 800b86a:	4603      	mov	r3, r0
 800b86c:	460a      	mov	r2, r1
 800b86e:	71fb      	strb	r3, [r7, #7]
 800b870:	4613      	mov	r3, r2
 800b872:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 800b874:	79fb      	ldrb	r3, [r7, #7]
 800b876:	2b01      	cmp	r3, #1
 800b878:	d10a      	bne.n	800b890 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 800b87a:	4a0e      	ldr	r2, [pc, #56]	; (800b8b4 <RadioSetMaxPayloadLength+0x50>)
 800b87c:	79bb      	ldrb	r3, [r7, #6]
 800b87e:	7013      	strb	r3, [r2, #0]
 800b880:	4b0c      	ldr	r3, [pc, #48]	; (800b8b4 <RadioSetMaxPayloadLength+0x50>)
 800b882:	781a      	ldrb	r2, [r3, #0]
 800b884:	4b0c      	ldr	r3, [pc, #48]	; (800b8b8 <RadioSetMaxPayloadLength+0x54>)
 800b886:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b888:	480c      	ldr	r0, [pc, #48]	; (800b8bc <RadioSetMaxPayloadLength+0x58>)
 800b88a:	f001 f891 	bl	800c9b0 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 800b88e:	e00d      	b.n	800b8ac <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 800b890:	4b09      	ldr	r3, [pc, #36]	; (800b8b8 <RadioSetMaxPayloadLength+0x54>)
 800b892:	7d5b      	ldrb	r3, [r3, #21]
 800b894:	2b01      	cmp	r3, #1
 800b896:	d109      	bne.n	800b8ac <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 800b898:	4a06      	ldr	r2, [pc, #24]	; (800b8b4 <RadioSetMaxPayloadLength+0x50>)
 800b89a:	79bb      	ldrb	r3, [r7, #6]
 800b89c:	7013      	strb	r3, [r2, #0]
 800b89e:	4b05      	ldr	r3, [pc, #20]	; (800b8b4 <RadioSetMaxPayloadLength+0x50>)
 800b8a0:	781a      	ldrb	r2, [r3, #0]
 800b8a2:	4b05      	ldr	r3, [pc, #20]	; (800b8b8 <RadioSetMaxPayloadLength+0x54>)
 800b8a4:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b8a6:	4805      	ldr	r0, [pc, #20]	; (800b8bc <RadioSetMaxPayloadLength+0x58>)
 800b8a8:	f001 f882 	bl	800c9b0 <SUBGRF_SetPacketParams>
}
 800b8ac:	bf00      	nop
 800b8ae:	3708      	adds	r7, #8
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}
 800b8b4:	20000018 	.word	0x20000018
 800b8b8:	200008f4 	.word	0x200008f4
 800b8bc:	20000902 	.word	0x20000902

0800b8c0 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b082      	sub	sp, #8
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 800b8ca:	4a13      	ldr	r2, [pc, #76]	; (800b918 <RadioSetPublicNetwork+0x58>)
 800b8cc:	79fb      	ldrb	r3, [r7, #7]
 800b8ce:	7313      	strb	r3, [r2, #12]
 800b8d0:	4b11      	ldr	r3, [pc, #68]	; (800b918 <RadioSetPublicNetwork+0x58>)
 800b8d2:	7b1a      	ldrb	r2, [r3, #12]
 800b8d4:	4b10      	ldr	r3, [pc, #64]	; (800b918 <RadioSetPublicNetwork+0x58>)
 800b8d6:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 800b8d8:	2001      	movs	r0, #1
 800b8da:	f7ff f87b 	bl	800a9d4 <RadioSetModem>
    if( enable == true )
 800b8de:	79fb      	ldrb	r3, [r7, #7]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d00a      	beq.n	800b8fa <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 800b8e4:	2134      	movs	r1, #52	; 0x34
 800b8e6:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800b8ea:	f001 f9b5 	bl	800cc58 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 800b8ee:	2144      	movs	r1, #68	; 0x44
 800b8f0:	f240 7041 	movw	r0, #1857	; 0x741
 800b8f4:	f001 f9b0 	bl	800cc58 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 800b8f8:	e009      	b.n	800b90e <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 800b8fa:	2114      	movs	r1, #20
 800b8fc:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800b900:	f001 f9aa 	bl	800cc58 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 800b904:	2124      	movs	r1, #36	; 0x24
 800b906:	f240 7041 	movw	r0, #1857	; 0x741
 800b90a:	f001 f9a5 	bl	800cc58 <SUBGRF_WriteRegister>
}
 800b90e:	bf00      	nop
 800b910:	3708      	adds	r7, #8
 800b912:	46bd      	mov	sp, r7
 800b914:	bd80      	pop	{r7, pc}
 800b916:	bf00      	nop
 800b918:	200008f4 	.word	0x200008f4

0800b91c <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 800b920:	f001 fa72 	bl	800ce08 <SUBGRF_GetRadioWakeUpTime>
 800b924:	4603      	mov	r3, r0
 800b926:	3303      	adds	r3, #3
}
 800b928:	4618      	mov	r0, r3
 800b92a:	bd80      	pop	{r7, pc}

0800b92c <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b082      	sub	sp, #8
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800b934:	4b08      	ldr	r3, [pc, #32]	; (800b958 <RadioOnTxTimeoutIrq+0x2c>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d008      	beq.n	800b94e <RadioOnTxTimeoutIrq+0x22>
 800b93c:	4b06      	ldr	r3, [pc, #24]	; (800b958 <RadioOnTxTimeoutIrq+0x2c>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	685b      	ldr	r3, [r3, #4]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d003      	beq.n	800b94e <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 800b946:	4b04      	ldr	r3, [pc, #16]	; (800b958 <RadioOnTxTimeoutIrq+0x2c>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	4798      	blx	r3
    }
}
 800b94e:	bf00      	nop
 800b950:	3708      	adds	r7, #8
 800b952:	46bd      	mov	sp, r7
 800b954:	bd80      	pop	{r7, pc}
 800b956:	bf00      	nop
 800b958:	200008f0 	.word	0x200008f0

0800b95c <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b082      	sub	sp, #8
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800b964:	4b08      	ldr	r3, [pc, #32]	; (800b988 <RadioOnRxTimeoutIrq+0x2c>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d008      	beq.n	800b97e <RadioOnRxTimeoutIrq+0x22>
 800b96c:	4b06      	ldr	r3, [pc, #24]	; (800b988 <RadioOnRxTimeoutIrq+0x2c>)
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	68db      	ldr	r3, [r3, #12]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d003      	beq.n	800b97e <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 800b976:	4b04      	ldr	r3, [pc, #16]	; (800b988 <RadioOnRxTimeoutIrq+0x2c>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	68db      	ldr	r3, [r3, #12]
 800b97c:	4798      	blx	r3
    }
}
 800b97e:	bf00      	nop
 800b980:	3708      	adds	r7, #8
 800b982:	46bd      	mov	sp, r7
 800b984:	bd80      	pop	{r7, pc}
 800b986:	bf00      	nop
 800b988:	200008f0 	.word	0x200008f0

0800b98c <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b082      	sub	sp, #8
 800b990:	af00      	add	r7, sp, #0
 800b992:	4603      	mov	r3, r0
 800b994:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 800b996:	4a05      	ldr	r2, [pc, #20]	; (800b9ac <RadioOnDioIrq+0x20>)
 800b998:	88fb      	ldrh	r3, [r7, #6]
 800b99a:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 800b99e:	f000 f807 	bl	800b9b0 <RadioIrqProcess>
}
 800b9a2:	bf00      	nop
 800b9a4:	3708      	adds	r7, #8
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}
 800b9aa:	bf00      	nop
 800b9ac:	200008f4 	.word	0x200008f4

0800b9b0 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 800b9b0:	b590      	push	{r4, r7, lr}
 800b9b2:	b083      	sub	sp, #12
 800b9b4:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 800b9b6:	4bae      	ldr	r3, [pc, #696]	; (800bc70 <RadioIrqProcess+0x2c0>)
 800b9b8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800b9bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b9c0:	f000 810f 	beq.w	800bbe2 <RadioIrqProcess+0x232>
 800b9c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b9c8:	f300 8185 	bgt.w	800bcd6 <RadioIrqProcess+0x326>
 800b9cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b9d0:	f000 80f3 	beq.w	800bbba <RadioIrqProcess+0x20a>
 800b9d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b9d8:	f300 817d 	bgt.w	800bcd6 <RadioIrqProcess+0x326>
 800b9dc:	2b80      	cmp	r3, #128	; 0x80
 800b9de:	f000 80d8 	beq.w	800bb92 <RadioIrqProcess+0x1e2>
 800b9e2:	2b80      	cmp	r3, #128	; 0x80
 800b9e4:	f300 8177 	bgt.w	800bcd6 <RadioIrqProcess+0x326>
 800b9e8:	2b20      	cmp	r3, #32
 800b9ea:	dc49      	bgt.n	800ba80 <RadioIrqProcess+0xd0>
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	f340 8172 	ble.w	800bcd6 <RadioIrqProcess+0x326>
 800b9f2:	3b01      	subs	r3, #1
 800b9f4:	2b1f      	cmp	r3, #31
 800b9f6:	f200 816e 	bhi.w	800bcd6 <RadioIrqProcess+0x326>
 800b9fa:	a201      	add	r2, pc, #4	; (adr r2, 800ba00 <RadioIrqProcess+0x50>)
 800b9fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba00:	0800ba87 	.word	0x0800ba87
 800ba04:	0800bab3 	.word	0x0800bab3
 800ba08:	0800bcd7 	.word	0x0800bcd7
 800ba0c:	0800bc47 	.word	0x0800bc47
 800ba10:	0800bcd7 	.word	0x0800bcd7
 800ba14:	0800bcd7 	.word	0x0800bcd7
 800ba18:	0800bcd7 	.word	0x0800bcd7
 800ba1c:	0800bc55 	.word	0x0800bc55
 800ba20:	0800bcd7 	.word	0x0800bcd7
 800ba24:	0800bcd7 	.word	0x0800bcd7
 800ba28:	0800bcd7 	.word	0x0800bcd7
 800ba2c:	0800bcd7 	.word	0x0800bcd7
 800ba30:	0800bcd7 	.word	0x0800bcd7
 800ba34:	0800bcd7 	.word	0x0800bcd7
 800ba38:	0800bcd7 	.word	0x0800bcd7
 800ba3c:	0800bc63 	.word	0x0800bc63
 800ba40:	0800bcd7 	.word	0x0800bcd7
 800ba44:	0800bcd7 	.word	0x0800bcd7
 800ba48:	0800bcd7 	.word	0x0800bcd7
 800ba4c:	0800bcd7 	.word	0x0800bcd7
 800ba50:	0800bcd7 	.word	0x0800bcd7
 800ba54:	0800bcd7 	.word	0x0800bcd7
 800ba58:	0800bcd7 	.word	0x0800bcd7
 800ba5c:	0800bcd7 	.word	0x0800bcd7
 800ba60:	0800bcd7 	.word	0x0800bcd7
 800ba64:	0800bcd7 	.word	0x0800bcd7
 800ba68:	0800bcd7 	.word	0x0800bcd7
 800ba6c:	0800bcd7 	.word	0x0800bcd7
 800ba70:	0800bcd7 	.word	0x0800bcd7
 800ba74:	0800bcd7 	.word	0x0800bcd7
 800ba78:	0800bcd7 	.word	0x0800bcd7
 800ba7c:	0800bc95 	.word	0x0800bc95
 800ba80:	2b40      	cmp	r3, #64	; 0x40
 800ba82:	d06c      	beq.n	800bb5e <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 800ba84:	e127      	b.n	800bcd6 <RadioIrqProcess+0x326>
    TimerStop( &TxTimeoutTimer );
 800ba86:	487b      	ldr	r0, [pc, #492]	; (800bc74 <RadioIrqProcess+0x2c4>)
 800ba88:	f002 f880 	bl	800db8c <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 800ba8c:	2000      	movs	r0, #0
 800ba8e:	f000 fb91 	bl	800c1b4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800ba92:	4b79      	ldr	r3, [pc, #484]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	f000 811f 	beq.w	800bcda <RadioIrqProcess+0x32a>
 800ba9c:	4b76      	ldr	r3, [pc, #472]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	f000 8119 	beq.w	800bcda <RadioIrqProcess+0x32a>
      RadioEvents->TxDone( );
 800baa8:	4b73      	ldr	r3, [pc, #460]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	4798      	blx	r3
    break;
 800bab0:	e113      	b.n	800bcda <RadioIrqProcess+0x32a>
    TimerStop( &RxTimeoutTimer );
 800bab2:	4872      	ldr	r0, [pc, #456]	; (800bc7c <RadioIrqProcess+0x2cc>)
 800bab4:	f002 f86a 	bl	800db8c <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 800bab8:	4b6d      	ldr	r3, [pc, #436]	; (800bc70 <RadioIrqProcess+0x2c0>)
 800baba:	785b      	ldrb	r3, [r3, #1]
 800babc:	f083 0301 	eor.w	r3, r3, #1
 800bac0:	b2db      	uxtb	r3, r3
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d014      	beq.n	800baf0 <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 800bac6:	2000      	movs	r0, #0
 800bac8:	f000 fb74 	bl	800c1b4 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 800bacc:	2100      	movs	r1, #0
 800bace:	f640 1002 	movw	r0, #2306	; 0x902
 800bad2:	f001 f8c1 	bl	800cc58 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 800bad6:	f640 1044 	movw	r0, #2372	; 0x944
 800bada:	f001 f8d1 	bl	800cc80 <SUBGRF_ReadRegister>
 800bade:	4603      	mov	r3, r0
 800bae0:	f043 0302 	orr.w	r3, r3, #2
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	4619      	mov	r1, r3
 800bae8:	f640 1044 	movw	r0, #2372	; 0x944
 800baec:	f001 f8b4 	bl	800cc58 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 800baf0:	1dfb      	adds	r3, r7, #7
 800baf2:	22ff      	movs	r2, #255	; 0xff
 800baf4:	4619      	mov	r1, r3
 800baf6:	4862      	ldr	r0, [pc, #392]	; (800bc80 <RadioIrqProcess+0x2d0>)
 800baf8:	f000 fa2a 	bl	800bf50 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 800bafc:	4861      	ldr	r0, [pc, #388]	; (800bc84 <RadioIrqProcess+0x2d4>)
 800bafe:	f001 f857 	bl	800cbb0 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800bb02:	4b5d      	ldr	r3, [pc, #372]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d027      	beq.n	800bb5a <RadioIrqProcess+0x1aa>
 800bb0a:	4b5b      	ldr	r3, [pc, #364]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	689b      	ldr	r3, [r3, #8]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d022      	beq.n	800bb5a <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 800bb14:	4b56      	ldr	r3, [pc, #344]	; (800bc70 <RadioIrqProcess+0x2c0>)
 800bb16:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800bb1a:	2b01      	cmp	r3, #1
 800bb1c:	d10e      	bne.n	800bb3c <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 800bb1e:	4b56      	ldr	r3, [pc, #344]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	689c      	ldr	r4, [r3, #8]
 800bb24:	79fb      	ldrb	r3, [r7, #7]
 800bb26:	b299      	uxth	r1, r3
 800bb28:	4b51      	ldr	r3, [pc, #324]	; (800bc70 <RadioIrqProcess+0x2c0>)
 800bb2a:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 800bb2e:	b21a      	sxth	r2, r3
 800bb30:	4b4f      	ldr	r3, [pc, #316]	; (800bc70 <RadioIrqProcess+0x2c0>)
 800bb32:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 800bb36:	4852      	ldr	r0, [pc, #328]	; (800bc80 <RadioIrqProcess+0x2d0>)
 800bb38:	47a0      	blx	r4
        break;
 800bb3a:	e00f      	b.n	800bb5c <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 800bb3c:	4b4e      	ldr	r3, [pc, #312]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	689c      	ldr	r4, [r3, #8]
 800bb42:	79fb      	ldrb	r3, [r7, #7]
 800bb44:	b299      	uxth	r1, r3
 800bb46:	4b4a      	ldr	r3, [pc, #296]	; (800bc70 <RadioIrqProcess+0x2c0>)
 800bb48:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 800bb4c:	b21a      	sxth	r2, r3
 800bb4e:	4b48      	ldr	r3, [pc, #288]	; (800bc70 <RadioIrqProcess+0x2c0>)
 800bb50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb52:	b25b      	sxtb	r3, r3
 800bb54:	484a      	ldr	r0, [pc, #296]	; (800bc80 <RadioIrqProcess+0x2d0>)
 800bb56:	47a0      	blx	r4
        break;
 800bb58:	e000      	b.n	800bb5c <RadioIrqProcess+0x1ac>
    }
 800bb5a:	bf00      	nop
    break;
 800bb5c:	e0c8      	b.n	800bcf0 <RadioIrqProcess+0x340>
    if( SubgRf.RxContinuous == false )
 800bb5e:	4b44      	ldr	r3, [pc, #272]	; (800bc70 <RadioIrqProcess+0x2c0>)
 800bb60:	785b      	ldrb	r3, [r3, #1]
 800bb62:	f083 0301 	eor.w	r3, r3, #1
 800bb66:	b2db      	uxtb	r3, r3
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d002      	beq.n	800bb72 <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 800bb6c:	2000      	movs	r0, #0
 800bb6e:	f000 fb21 	bl	800c1b4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800bb72:	4b41      	ldr	r3, [pc, #260]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	f000 80b1 	beq.w	800bcde <RadioIrqProcess+0x32e>
 800bb7c:	4b3e      	ldr	r3, [pc, #248]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	691b      	ldr	r3, [r3, #16]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	f000 80ab 	beq.w	800bcde <RadioIrqProcess+0x32e>
      RadioEvents->RxError( );
 800bb88:	4b3b      	ldr	r3, [pc, #236]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	691b      	ldr	r3, [r3, #16]
 800bb8e:	4798      	blx	r3
    break;
 800bb90:	e0a5      	b.n	800bcde <RadioIrqProcess+0x32e>
    SUBGRF_SetStandby( STDBY_RC );
 800bb92:	2000      	movs	r0, #0
 800bb94:	f000 fb0e 	bl	800c1b4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800bb98:	4b37      	ldr	r3, [pc, #220]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	f000 80a0 	beq.w	800bce2 <RadioIrqProcess+0x332>
 800bba2:	4b35      	ldr	r3, [pc, #212]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	699b      	ldr	r3, [r3, #24]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	f000 809a 	beq.w	800bce2 <RadioIrqProcess+0x332>
      RadioEvents->CadDone( false );
 800bbae:	4b32      	ldr	r3, [pc, #200]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	699b      	ldr	r3, [r3, #24]
 800bbb4:	2000      	movs	r0, #0
 800bbb6:	4798      	blx	r3
    break;
 800bbb8:	e093      	b.n	800bce2 <RadioIrqProcess+0x332>
    SUBGRF_SetStandby( STDBY_RC );
 800bbba:	2000      	movs	r0, #0
 800bbbc:	f000 fafa 	bl	800c1b4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800bbc0:	4b2d      	ldr	r3, [pc, #180]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	f000 808e 	beq.w	800bce6 <RadioIrqProcess+0x336>
 800bbca:	4b2b      	ldr	r3, [pc, #172]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	699b      	ldr	r3, [r3, #24]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	f000 8088 	beq.w	800bce6 <RadioIrqProcess+0x336>
      RadioEvents->CadDone( true );
 800bbd6:	4b28      	ldr	r3, [pc, #160]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	699b      	ldr	r3, [r3, #24]
 800bbdc:	2001      	movs	r0, #1
 800bbde:	4798      	blx	r3
    break;
 800bbe0:	e081      	b.n	800bce6 <RadioIrqProcess+0x336>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 800bbe2:	f000 f99b 	bl	800bf1c <SUBGRF_GetOperatingMode>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	2b04      	cmp	r3, #4
 800bbea:	d113      	bne.n	800bc14 <RadioIrqProcess+0x264>
      TimerStop( &TxTimeoutTimer );
 800bbec:	4821      	ldr	r0, [pc, #132]	; (800bc74 <RadioIrqProcess+0x2c4>)
 800bbee:	f001 ffcd 	bl	800db8c <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 800bbf2:	2000      	movs	r0, #0
 800bbf4:	f000 fade 	bl	800c1b4 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800bbf8:	4b1f      	ldr	r3, [pc, #124]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d074      	beq.n	800bcea <RadioIrqProcess+0x33a>
 800bc00:	4b1d      	ldr	r3, [pc, #116]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	685b      	ldr	r3, [r3, #4]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d06f      	beq.n	800bcea <RadioIrqProcess+0x33a>
        RadioEvents->TxTimeout( );
 800bc0a:	4b1b      	ldr	r3, [pc, #108]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	685b      	ldr	r3, [r3, #4]
 800bc10:	4798      	blx	r3
    break;
 800bc12:	e06a      	b.n	800bcea <RadioIrqProcess+0x33a>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 800bc14:	f000 f982 	bl	800bf1c <SUBGRF_GetOperatingMode>
 800bc18:	4603      	mov	r3, r0
 800bc1a:	2b05      	cmp	r3, #5
 800bc1c:	d165      	bne.n	800bcea <RadioIrqProcess+0x33a>
      TimerStop( &RxTimeoutTimer );
 800bc1e:	4817      	ldr	r0, [pc, #92]	; (800bc7c <RadioIrqProcess+0x2cc>)
 800bc20:	f001 ffb4 	bl	800db8c <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 800bc24:	2000      	movs	r0, #0
 800bc26:	f000 fac5 	bl	800c1b4 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800bc2a:	4b13      	ldr	r3, [pc, #76]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d05b      	beq.n	800bcea <RadioIrqProcess+0x33a>
 800bc32:	4b11      	ldr	r3, [pc, #68]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	68db      	ldr	r3, [r3, #12]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d056      	beq.n	800bcea <RadioIrqProcess+0x33a>
        RadioEvents->RxTimeout( );
 800bc3c:	4b0e      	ldr	r3, [pc, #56]	; (800bc78 <RadioIrqProcess+0x2c8>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	68db      	ldr	r3, [r3, #12]
 800bc42:	4798      	blx	r3
    break;
 800bc44:	e051      	b.n	800bcea <RadioIrqProcess+0x33a>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 800bc46:	4b10      	ldr	r3, [pc, #64]	; (800bc88 <RadioIrqProcess+0x2d8>)
 800bc48:	2201      	movs	r2, #1
 800bc4a:	2100      	movs	r1, #0
 800bc4c:	2002      	movs	r0, #2
 800bc4e:	f001 f9c1 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
    break;
 800bc52:	e04d      	b.n	800bcf0 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 800bc54:	4b0d      	ldr	r3, [pc, #52]	; (800bc8c <RadioIrqProcess+0x2dc>)
 800bc56:	2201      	movs	r2, #1
 800bc58:	2100      	movs	r1, #0
 800bc5a:	2002      	movs	r0, #2
 800bc5c:	f001 f9ba 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
    break;
 800bc60:	e046      	b.n	800bcf0 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 800bc62:	4b0b      	ldr	r3, [pc, #44]	; (800bc90 <RadioIrqProcess+0x2e0>)
 800bc64:	2201      	movs	r2, #1
 800bc66:	2100      	movs	r1, #0
 800bc68:	2002      	movs	r0, #2
 800bc6a:	f001 f9b3 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
    break;
 800bc6e:	e03f      	b.n	800bcf0 <RadioIrqProcess+0x340>
 800bc70:	200008f4 	.word	0x200008f4
 800bc74:	2000094c 	.word	0x2000094c
 800bc78:	200008f0 	.word	0x200008f0
 800bc7c:	20000964 	.word	0x20000964
 800bc80:	200007f0 	.word	0x200007f0
 800bc84:	20000918 	.word	0x20000918
 800bc88:	0800ff70 	.word	0x0800ff70
 800bc8c:	0800ff7c 	.word	0x0800ff7c
 800bc90:	0800ff88 	.word	0x0800ff88
    TimerStop( &RxTimeoutTimer );
 800bc94:	4818      	ldr	r0, [pc, #96]	; (800bcf8 <RadioIrqProcess+0x348>)
 800bc96:	f001 ff79 	bl	800db8c <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 800bc9a:	4b18      	ldr	r3, [pc, #96]	; (800bcfc <RadioIrqProcess+0x34c>)
 800bc9c:	785b      	ldrb	r3, [r3, #1]
 800bc9e:	f083 0301 	eor.w	r3, r3, #1
 800bca2:	b2db      	uxtb	r3, r3
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d002      	beq.n	800bcae <RadioIrqProcess+0x2fe>
      SUBGRF_SetStandby( STDBY_RC );
 800bca8:	2000      	movs	r0, #0
 800bcaa:	f000 fa83 	bl	800c1b4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800bcae:	4b14      	ldr	r3, [pc, #80]	; (800bd00 <RadioIrqProcess+0x350>)
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d01b      	beq.n	800bcee <RadioIrqProcess+0x33e>
 800bcb6:	4b12      	ldr	r3, [pc, #72]	; (800bd00 <RadioIrqProcess+0x350>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	68db      	ldr	r3, [r3, #12]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d016      	beq.n	800bcee <RadioIrqProcess+0x33e>
      RadioEvents->RxTimeout( );
 800bcc0:	4b0f      	ldr	r3, [pc, #60]	; (800bd00 <RadioIrqProcess+0x350>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	68db      	ldr	r3, [r3, #12]
 800bcc6:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 800bcc8:	4b0e      	ldr	r3, [pc, #56]	; (800bd04 <RadioIrqProcess+0x354>)
 800bcca:	2201      	movs	r2, #1
 800bccc:	2100      	movs	r1, #0
 800bcce:	2002      	movs	r0, #2
 800bcd0:	f001 f980 	bl	800cfd4 <UTIL_ADV_TRACE_COND_FSend>
    break;
 800bcd4:	e00b      	b.n	800bcee <RadioIrqProcess+0x33e>
    break;
 800bcd6:	bf00      	nop
 800bcd8:	e00a      	b.n	800bcf0 <RadioIrqProcess+0x340>
    break;
 800bcda:	bf00      	nop
 800bcdc:	e008      	b.n	800bcf0 <RadioIrqProcess+0x340>
    break;
 800bcde:	bf00      	nop
 800bce0:	e006      	b.n	800bcf0 <RadioIrqProcess+0x340>
    break;
 800bce2:	bf00      	nop
 800bce4:	e004      	b.n	800bcf0 <RadioIrqProcess+0x340>
    break;
 800bce6:	bf00      	nop
 800bce8:	e002      	b.n	800bcf0 <RadioIrqProcess+0x340>
    break;
 800bcea:	bf00      	nop
 800bcec:	e000      	b.n	800bcf0 <RadioIrqProcess+0x340>
    break;
 800bcee:	bf00      	nop

  }
}
 800bcf0:	bf00      	nop
 800bcf2:	370c      	adds	r7, #12
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd90      	pop	{r4, r7, pc}
 800bcf8:	20000964 	.word	0x20000964
 800bcfc:	200008f4 	.word	0x200008f4
 800bd00:	200008f0 	.word	0x200008f0
 800bd04:	0800ff94 	.word	0x0800ff94

0800bd08 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 800bd0c:	4b09      	ldr	r3, [pc, #36]	; (800bd34 <RadioTxPrbs+0x2c>)
 800bd0e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800bd12:	2101      	movs	r1, #1
 800bd14:	4618      	mov	r0, r3
 800bd16:	f001 f81b 	bl	800cd50 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 800bd1a:	4b07      	ldr	r3, [pc, #28]	; (800bd38 <RadioTxPrbs+0x30>)
 800bd1c:	212d      	movs	r1, #45	; 0x2d
 800bd1e:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800bd22:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 800bd24:	f000 fb1a 	bl	800c35c <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 800bd28:	4804      	ldr	r0, [pc, #16]	; (800bd3c <RadioTxPrbs+0x34>)
 800bd2a:	f000 fa61 	bl	800c1f0 <SUBGRF_SetTx>
}
 800bd2e:	bf00      	nop
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	bf00      	nop
 800bd34:	200008f4 	.word	0x200008f4
 800bd38:	0800b7d7 	.word	0x0800b7d7
 800bd3c:	000fffff 	.word	0x000fffff

0800bd40 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b084      	sub	sp, #16
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	4603      	mov	r3, r0
 800bd48:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 800bd4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bd4e:	4618      	mov	r0, r3
 800bd50:	f001 f826 	bl	800cda0 <SUBGRF_SetRfTxPower>
 800bd54:	4603      	mov	r3, r0
 800bd56:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 800bd58:	7bfb      	ldrb	r3, [r7, #15]
 800bd5a:	2101      	movs	r1, #1
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	f000 fff7 	bl	800cd50 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 800bd62:	f000 faef 	bl	800c344 <SUBGRF_SetTxContinuousWave>
}
 800bd66:	bf00      	nop
 800bd68:	3710      	adds	r7, #16
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	bd80      	pop	{r7, pc}

0800bd6e <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 800bd6e:	b480      	push	{r7}
 800bd70:	b089      	sub	sp, #36	; 0x24
 800bd72:	af00      	add	r7, sp, #0
 800bd74:	60f8      	str	r0, [r7, #12]
 800bd76:	60b9      	str	r1, [r7, #8]
 800bd78:	4613      	mov	r3, r2
 800bd7a:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 800bd80:	2300      	movs	r3, #0
 800bd82:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 800bd84:	2300      	movs	r3, #0
 800bd86:	61bb      	str	r3, [r7, #24]
 800bd88:	e011      	b.n	800bdae <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 800bd8a:	69bb      	ldr	r3, [r7, #24]
 800bd8c:	68ba      	ldr	r2, [r7, #8]
 800bd8e:	4413      	add	r3, r2
 800bd90:	781a      	ldrb	r2, [r3, #0]
 800bd92:	69bb      	ldr	r3, [r7, #24]
 800bd94:	68b9      	ldr	r1, [r7, #8]
 800bd96:	440b      	add	r3, r1
 800bd98:	43d2      	mvns	r2, r2
 800bd9a:	b2d2      	uxtb	r2, r2
 800bd9c:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 800bd9e:	69bb      	ldr	r3, [r7, #24]
 800bda0:	68fa      	ldr	r2, [r7, #12]
 800bda2:	4413      	add	r3, r2
 800bda4:	2200      	movs	r2, #0
 800bda6:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 800bda8:	69bb      	ldr	r3, [r7, #24]
 800bdaa:	3301      	adds	r3, #1
 800bdac:	61bb      	str	r3, [r7, #24]
 800bdae:	79fb      	ldrb	r3, [r7, #7]
 800bdb0:	69ba      	ldr	r2, [r7, #24]
 800bdb2:	429a      	cmp	r2, r3
 800bdb4:	dbe9      	blt.n	800bd8a <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	61bb      	str	r3, [r7, #24]
 800bdba:	e049      	b.n	800be50 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 800bdbc:	69bb      	ldr	r3, [r7, #24]
 800bdbe:	425a      	negs	r2, r3
 800bdc0:	f003 0307 	and.w	r3, r3, #7
 800bdc4:	f002 0207 	and.w	r2, r2, #7
 800bdc8:	bf58      	it	pl
 800bdca:	4253      	negpl	r3, r2
 800bdcc:	b2db      	uxtb	r3, r3
 800bdce:	f1c3 0307 	rsb	r3, r3, #7
 800bdd2:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 800bdd4:	69bb      	ldr	r3, [r7, #24]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	da00      	bge.n	800bddc <payload_integration+0x6e>
 800bdda:	3307      	adds	r3, #7
 800bddc:	10db      	asrs	r3, r3, #3
 800bdde:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 800bde0:	69bb      	ldr	r3, [r7, #24]
 800bde2:	3301      	adds	r3, #1
 800bde4:	425a      	negs	r2, r3
 800bde6:	f003 0307 	and.w	r3, r3, #7
 800bdea:	f002 0207 	and.w	r2, r2, #7
 800bdee:	bf58      	it	pl
 800bdf0:	4253      	negpl	r3, r2
 800bdf2:	b2db      	uxtb	r3, r3
 800bdf4:	f1c3 0307 	rsb	r3, r3, #7
 800bdf8:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 800bdfa:	69bb      	ldr	r3, [r7, #24]
 800bdfc:	3301      	adds	r3, #1
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	da00      	bge.n	800be04 <payload_integration+0x96>
 800be02:	3307      	adds	r3, #7
 800be04:	10db      	asrs	r3, r3, #3
 800be06:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 800be08:	7dbb      	ldrb	r3, [r7, #22]
 800be0a:	68ba      	ldr	r2, [r7, #8]
 800be0c:	4413      	add	r3, r2
 800be0e:	781b      	ldrb	r3, [r3, #0]
 800be10:	461a      	mov	r2, r3
 800be12:	7dfb      	ldrb	r3, [r7, #23]
 800be14:	fa42 f303 	asr.w	r3, r2, r3
 800be18:	b2db      	uxtb	r3, r3
 800be1a:	f003 0301 	and.w	r3, r3, #1
 800be1e:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 800be20:	7ffa      	ldrb	r2, [r7, #31]
 800be22:	7cfb      	ldrb	r3, [r7, #19]
 800be24:	4053      	eors	r3, r2
 800be26:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 800be28:	7d3b      	ldrb	r3, [r7, #20]
 800be2a:	68fa      	ldr	r2, [r7, #12]
 800be2c:	4413      	add	r3, r2
 800be2e:	781b      	ldrb	r3, [r3, #0]
 800be30:	b25a      	sxtb	r2, r3
 800be32:	7ff9      	ldrb	r1, [r7, #31]
 800be34:	7d7b      	ldrb	r3, [r7, #21]
 800be36:	fa01 f303 	lsl.w	r3, r1, r3
 800be3a:	b25b      	sxtb	r3, r3
 800be3c:	4313      	orrs	r3, r2
 800be3e:	b259      	sxtb	r1, r3
 800be40:	7d3b      	ldrb	r3, [r7, #20]
 800be42:	68fa      	ldr	r2, [r7, #12]
 800be44:	4413      	add	r3, r2
 800be46:	b2ca      	uxtb	r2, r1
 800be48:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 800be4a:	69bb      	ldr	r3, [r7, #24]
 800be4c:	3301      	adds	r3, #1
 800be4e:	61bb      	str	r3, [r7, #24]
 800be50:	79fb      	ldrb	r3, [r7, #7]
 800be52:	00db      	lsls	r3, r3, #3
 800be54:	69ba      	ldr	r2, [r7, #24]
 800be56:	429a      	cmp	r2, r3
 800be58:	dbb0      	blt.n	800bdbc <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 800be5a:	7ffb      	ldrb	r3, [r7, #31]
 800be5c:	01db      	lsls	r3, r3, #7
 800be5e:	b25a      	sxtb	r2, r3
 800be60:	7ffb      	ldrb	r3, [r7, #31]
 800be62:	019b      	lsls	r3, r3, #6
 800be64:	b25b      	sxtb	r3, r3
 800be66:	4313      	orrs	r3, r2
 800be68:	b25b      	sxtb	r3, r3
 800be6a:	7ffa      	ldrb	r2, [r7, #31]
 800be6c:	2a00      	cmp	r2, #0
 800be6e:	d101      	bne.n	800be74 <payload_integration+0x106>
 800be70:	2220      	movs	r2, #32
 800be72:	e000      	b.n	800be76 <payload_integration+0x108>
 800be74:	2200      	movs	r2, #0
 800be76:	4313      	orrs	r3, r2
 800be78:	b259      	sxtb	r1, r3
 800be7a:	79fb      	ldrb	r3, [r7, #7]
 800be7c:	68fa      	ldr	r2, [r7, #12]
 800be7e:	4413      	add	r3, r2
 800be80:	b2ca      	uxtb	r2, r1
 800be82:	701a      	strb	r2, [r3, #0]
}
 800be84:	bf00      	nop
 800be86:	3724      	adds	r7, #36	; 0x24
 800be88:	46bd      	mov	sp, r7
 800be8a:	bc80      	pop	{r7}
 800be8c:	4770      	bx	lr
	...

0800be90 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b084      	sub	sp, #16
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d002      	beq.n	800bea4 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800be9e:	4a1c      	ldr	r2, [pc, #112]	; (800bf10 <SUBGRF_Init+0x80>)
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800bea4:	2002      	movs	r0, #2
 800bea6:	f001 f847 	bl	800cf38 <Radio_SMPS_Set>

    RADIO_INIT();
 800beaa:	f7f8 f8a1 	bl	8003ff0 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 800beae:	4b19      	ldr	r3, [pc, #100]	; (800bf14 <SUBGRF_Init+0x84>)
 800beb0:	2200      	movs	r2, #0
 800beb2:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 800beb4:	2000      	movs	r0, #0
 800beb6:	f000 f97d 	bl	800c1b4 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800beba:	f7f8 fe77 	bl	8004bac <RBI_IsTCXO>
 800bebe:	4603      	mov	r3, r0
 800bec0:	2b01      	cmp	r3, #1
 800bec2:	d112      	bne.n	800beea <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 800bec4:	f7f8 fe6b 	bl	8004b9e <RBI_GetWakeUpTime>
 800bec8:	4603      	mov	r3, r0
 800beca:	019b      	lsls	r3, r3, #6
 800becc:	4619      	mov	r1, r3
 800bece:	2001      	movs	r0, #1
 800bed0:	f000 fb9e 	bl	800c610 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800bed4:	2100      	movs	r1, #0
 800bed6:	f640 1011 	movw	r0, #2321	; 0x911
 800beda:	f000 febd 	bl	800cc58 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800bede:	237f      	movs	r3, #127	; 0x7f
 800bee0:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800bee2:	7b38      	ldrb	r0, [r7, #12]
 800bee4:	f000 faa4 	bl	800c430 <SUBGRF_Calibrate>
 800bee8:	e009      	b.n	800befe <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800beea:	2120      	movs	r1, #32
 800beec:	f640 1011 	movw	r0, #2321	; 0x911
 800bef0:	f000 feb2 	bl	800cc58 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800bef4:	2120      	movs	r1, #32
 800bef6:	f640 1012 	movw	r0, #2322	; 0x912
 800befa:	f000 fead 	bl	800cc58 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 800befe:	f7f8 fe32 	bl	8004b66 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 800bf02:	4b05      	ldr	r3, [pc, #20]	; (800bf18 <SUBGRF_Init+0x88>)
 800bf04:	2201      	movs	r2, #1
 800bf06:	701a      	strb	r2, [r3, #0]
}
 800bf08:	bf00      	nop
 800bf0a:	3710      	adds	r7, #16
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}
 800bf10:	20000988 	.word	0x20000988
 800bf14:	20000984 	.word	0x20000984
 800bf18:	2000097c 	.word	0x2000097c

0800bf1c <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 800bf1c:	b480      	push	{r7}
 800bf1e:	af00      	add	r7, sp, #0
    return OperatingMode;
 800bf20:	4b02      	ldr	r3, [pc, #8]	; (800bf2c <SUBGRF_GetOperatingMode+0x10>)
 800bf22:	781b      	ldrb	r3, [r3, #0]
}
 800bf24:	4618      	mov	r0, r3
 800bf26:	46bd      	mov	sp, r7
 800bf28:	bc80      	pop	{r7}
 800bf2a:	4770      	bx	lr
 800bf2c:	2000097c 	.word	0x2000097c

0800bf30 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b082      	sub	sp, #8
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
 800bf38:	460b      	mov	r3, r1
 800bf3a:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 800bf3c:	78fb      	ldrb	r3, [r7, #3]
 800bf3e:	461a      	mov	r2, r3
 800bf40:	6879      	ldr	r1, [r7, #4]
 800bf42:	2000      	movs	r0, #0
 800bf44:	f000 fed8 	bl	800ccf8 <SUBGRF_WriteBuffer>
}
 800bf48:	bf00      	nop
 800bf4a:	3708      	adds	r7, #8
 800bf4c:	46bd      	mov	sp, r7
 800bf4e:	bd80      	pop	{r7, pc}

0800bf50 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b086      	sub	sp, #24
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	60f8      	str	r0, [r7, #12]
 800bf58:	60b9      	str	r1, [r7, #8]
 800bf5a:	4613      	mov	r3, r2
 800bf5c:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800bf5e:	2300      	movs	r3, #0
 800bf60:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 800bf62:	f107 0317 	add.w	r3, r7, #23
 800bf66:	4619      	mov	r1, r3
 800bf68:	68b8      	ldr	r0, [r7, #8]
 800bf6a:	f000 fdf3 	bl	800cb54 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800bf6e:	68bb      	ldr	r3, [r7, #8]
 800bf70:	781b      	ldrb	r3, [r3, #0]
 800bf72:	79fa      	ldrb	r2, [r7, #7]
 800bf74:	429a      	cmp	r2, r3
 800bf76:	d201      	bcs.n	800bf7c <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 800bf78:	2301      	movs	r3, #1
 800bf7a:	e007      	b.n	800bf8c <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800bf7c:	7df8      	ldrb	r0, [r7, #23]
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	781b      	ldrb	r3, [r3, #0]
 800bf82:	461a      	mov	r2, r3
 800bf84:	68f9      	ldr	r1, [r7, #12]
 800bf86:	f000 fecd 	bl	800cd24 <SUBGRF_ReadBuffer>
    return 0;
 800bf8a:	2300      	movs	r3, #0
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3718      	adds	r7, #24
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}

0800bf94 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b084      	sub	sp, #16
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	60f8      	str	r0, [r7, #12]
 800bf9c:	460b      	mov	r3, r1
 800bf9e:	607a      	str	r2, [r7, #4]
 800bfa0:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 800bfa2:	7afb      	ldrb	r3, [r7, #11]
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	68f8      	ldr	r0, [r7, #12]
 800bfa8:	f7ff ffc2 	bl	800bf30 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f000 f91f 	bl	800c1f0 <SUBGRF_SetTx>
}
 800bfb2:	bf00      	nop
 800bfb4:	3710      	adds	r7, #16
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}

0800bfba <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 800bfba:	b580      	push	{r7, lr}
 800bfbc:	b082      	sub	sp, #8
 800bfbe:	af00      	add	r7, sp, #0
 800bfc0:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800bfc2:	2208      	movs	r2, #8
 800bfc4:	6879      	ldr	r1, [r7, #4]
 800bfc6:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 800bfca:	f000 fe6d 	bl	800cca8 <SUBGRF_WriteRegisters>
    return 0;
 800bfce:	2300      	movs	r3, #0
}
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	3708      	adds	r7, #8
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	bd80      	pop	{r7, pc}

0800bfd8 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b084      	sub	sp, #16
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	4603      	mov	r3, r0
 800bfe0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800bfe2:	88fb      	ldrh	r3, [r7, #6]
 800bfe4:	0a1b      	lsrs	r3, r3, #8
 800bfe6:	b29b      	uxth	r3, r3
 800bfe8:	b2db      	uxtb	r3, r3
 800bfea:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800bfec:	88fb      	ldrh	r3, [r7, #6]
 800bfee:	b2db      	uxtb	r3, r3
 800bff0:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800bff2:	f000 fb97 	bl	800c724 <SUBGRF_GetPacketType>
 800bff6:	4603      	mov	r3, r0
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d108      	bne.n	800c00e <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800bffc:	f107 030c 	add.w	r3, r7, #12
 800c000:	2202      	movs	r2, #2
 800c002:	4619      	mov	r1, r3
 800c004:	f240 60bc 	movw	r0, #1724	; 0x6bc
 800c008:	f000 fe4e 	bl	800cca8 <SUBGRF_WriteRegisters>
            break;
 800c00c:	e000      	b.n	800c010 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 800c00e:	bf00      	nop
    }
}
 800c010:	bf00      	nop
 800c012:	3710      	adds	r7, #16
 800c014:	46bd      	mov	sp, r7
 800c016:	bd80      	pop	{r7, pc}

0800c018 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b084      	sub	sp, #16
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	4603      	mov	r3, r0
 800c020:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800c022:	88fb      	ldrh	r3, [r7, #6]
 800c024:	0a1b      	lsrs	r3, r3, #8
 800c026:	b29b      	uxth	r3, r3
 800c028:	b2db      	uxtb	r3, r3
 800c02a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 800c02c:	88fb      	ldrh	r3, [r7, #6]
 800c02e:	b2db      	uxtb	r3, r3
 800c030:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800c032:	f000 fb77 	bl	800c724 <SUBGRF_GetPacketType>
 800c036:	4603      	mov	r3, r0
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d108      	bne.n	800c04e <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800c03c:	f107 030c 	add.w	r3, r7, #12
 800c040:	2202      	movs	r2, #2
 800c042:	4619      	mov	r1, r3
 800c044:	f240 60be 	movw	r0, #1726	; 0x6be
 800c048:	f000 fe2e 	bl	800cca8 <SUBGRF_WriteRegisters>
            break;
 800c04c:	e000      	b.n	800c050 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 800c04e:	bf00      	nop
    }
}
 800c050:	bf00      	nop
 800c052:	3710      	adds	r7, #16
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}

0800c058 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	4603      	mov	r3, r0
 800c060:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800c062:	2300      	movs	r3, #0
 800c064:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 800c066:	f000 fb5d 	bl	800c724 <SUBGRF_GetPacketType>
 800c06a:	4603      	mov	r3, r0
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d121      	bne.n	800c0b4 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800c070:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800c074:	f000 fe04 	bl	800cc80 <SUBGRF_ReadRegister>
 800c078:	4603      	mov	r3, r0
 800c07a:	f023 0301 	bic.w	r3, r3, #1
 800c07e:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800c080:	88fb      	ldrh	r3, [r7, #6]
 800c082:	0a1b      	lsrs	r3, r3, #8
 800c084:	b29b      	uxth	r3, r3
 800c086:	b25b      	sxtb	r3, r3
 800c088:	f003 0301 	and.w	r3, r3, #1
 800c08c:	b25a      	sxtb	r2, r3
 800c08e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c092:	4313      	orrs	r3, r2
 800c094:	b25b      	sxtb	r3, r3
 800c096:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800c098:	7bfb      	ldrb	r3, [r7, #15]
 800c09a:	4619      	mov	r1, r3
 800c09c:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800c0a0:	f000 fdda 	bl	800cc58 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 800c0a4:	88fb      	ldrh	r3, [r7, #6]
 800c0a6:	b2db      	uxtb	r3, r3
 800c0a8:	4619      	mov	r1, r3
 800c0aa:	f240 60b9 	movw	r0, #1721	; 0x6b9
 800c0ae:	f000 fdd3 	bl	800cc58 <SUBGRF_WriteRegister>
            break;
 800c0b2:	e000      	b.n	800c0b6 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 800c0b4:	bf00      	nop
    }
}
 800c0b6:	bf00      	nop
 800c0b8:	3710      	adds	r7, #16
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	bd80      	pop	{r7, pc}

0800c0be <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 800c0be:	b580      	push	{r7, lr}
 800c0c0:	b082      	sub	sp, #8
 800c0c2:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800c0d0:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800c0d4:	f000 fdd4 	bl	800cc80 <SUBGRF_ReadRegister>
 800c0d8:	4603      	mov	r3, r0
 800c0da:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800c0dc:	79fb      	ldrb	r3, [r7, #7]
 800c0de:	f023 0301 	bic.w	r3, r3, #1
 800c0e2:	b2db      	uxtb	r3, r3
 800c0e4:	4619      	mov	r1, r3
 800c0e6:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800c0ea:	f000 fdb5 	bl	800cc58 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800c0ee:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800c0f2:	f000 fdc5 	bl	800cc80 <SUBGRF_ReadRegister>
 800c0f6:	4603      	mov	r3, r0
 800c0f8:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800c0fa:	79bb      	ldrb	r3, [r7, #6]
 800c0fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c100:	b2db      	uxtb	r3, r3
 800c102:	4619      	mov	r1, r3
 800c104:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800c108:	f000 fda6 	bl	800cc58 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800c10c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800c110:	f000 f890 	bl	800c234 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800c114:	463b      	mov	r3, r7
 800c116:	2204      	movs	r2, #4
 800c118:	4619      	mov	r1, r3
 800c11a:	f640 0019 	movw	r0, #2073	; 0x819
 800c11e:	f000 fdd7 	bl	800ccd0 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 800c122:	2000      	movs	r0, #0
 800c124:	f000 f846 	bl	800c1b4 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 800c128:	79fb      	ldrb	r3, [r7, #7]
 800c12a:	4619      	mov	r1, r3
 800c12c:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800c130:	f000 fd92 	bl	800cc58 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 800c134:	79bb      	ldrb	r3, [r7, #6]
 800c136:	4619      	mov	r1, r3
 800c138:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800c13c:	f000 fd8c 	bl	800cc58 <SUBGRF_WriteRegister>

    return number;
 800c140:	683b      	ldr	r3, [r7, #0]
}
 800c142:	4618      	mov	r0, r3
 800c144:	3708      	adds	r7, #8
 800c146:	46bd      	mov	sp, r7
 800c148:	bd80      	pop	{r7, pc}
	...

0800c14c <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b084      	sub	sp, #16
 800c150:	af00      	add	r7, sp, #0
 800c152:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 800c154:	2000      	movs	r0, #0
 800c156:	f7f8 fd0d 	bl	8004b74 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800c15a:	2002      	movs	r0, #2
 800c15c:	f000 feec 	bl	800cf38 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800c160:	793b      	ldrb	r3, [r7, #4]
 800c162:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c166:	b2db      	uxtb	r3, r3
 800c168:	009b      	lsls	r3, r3, #2
 800c16a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800c16c:	793b      	ldrb	r3, [r7, #4]
 800c16e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800c172:	b2db      	uxtb	r3, r3
 800c174:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800c176:	b25b      	sxtb	r3, r3
 800c178:	4313      	orrs	r3, r2
 800c17a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800c17c:	793b      	ldrb	r3, [r7, #4]
 800c17e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c182:	b2db      	uxtb	r3, r3
 800c184:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800c186:	4313      	orrs	r3, r2
 800c188:	b25b      	sxtb	r3, r3
 800c18a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800c18c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800c18e:	f107 020f 	add.w	r2, r7, #15
 800c192:	2301      	movs	r3, #1
 800c194:	2184      	movs	r1, #132	; 0x84
 800c196:	4805      	ldr	r0, [pc, #20]	; (800c1ac <SUBGRF_SetSleep+0x60>)
 800c198:	f7fb fe86 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 800c19c:	4b04      	ldr	r3, [pc, #16]	; (800c1b0 <SUBGRF_SetSleep+0x64>)
 800c19e:	2200      	movs	r2, #0
 800c1a0:	701a      	strb	r2, [r3, #0]
}
 800c1a2:	bf00      	nop
 800c1a4:	3710      	adds	r7, #16
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	bd80      	pop	{r7, pc}
 800c1aa:	bf00      	nop
 800c1ac:	200006d8 	.word	0x200006d8
 800c1b0:	2000097c 	.word	0x2000097c

0800c1b4 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b082      	sub	sp, #8
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800c1be:	1dfa      	adds	r2, r7, #7
 800c1c0:	2301      	movs	r3, #1
 800c1c2:	2180      	movs	r1, #128	; 0x80
 800c1c4:	4808      	ldr	r0, [pc, #32]	; (800c1e8 <SUBGRF_SetStandby+0x34>)
 800c1c6:	f7fb fe6f 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 800c1ca:	79fb      	ldrb	r3, [r7, #7]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d103      	bne.n	800c1d8 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 800c1d0:	4b06      	ldr	r3, [pc, #24]	; (800c1ec <SUBGRF_SetStandby+0x38>)
 800c1d2:	2201      	movs	r2, #1
 800c1d4:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 800c1d6:	e002      	b.n	800c1de <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 800c1d8:	4b04      	ldr	r3, [pc, #16]	; (800c1ec <SUBGRF_SetStandby+0x38>)
 800c1da:	2202      	movs	r2, #2
 800c1dc:	701a      	strb	r2, [r3, #0]
}
 800c1de:	bf00      	nop
 800c1e0:	3708      	adds	r7, #8
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	bd80      	pop	{r7, pc}
 800c1e6:	bf00      	nop
 800c1e8:	200006d8 	.word	0x200006d8
 800c1ec:	2000097c 	.word	0x2000097c

0800c1f0 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b084      	sub	sp, #16
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 800c1f8:	4b0c      	ldr	r3, [pc, #48]	; (800c22c <SUBGRF_SetTx+0x3c>)
 800c1fa:	2204      	movs	r2, #4
 800c1fc:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	0c1b      	lsrs	r3, r3, #16
 800c202:	b2db      	uxtb	r3, r3
 800c204:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	0a1b      	lsrs	r3, r3, #8
 800c20a:	b2db      	uxtb	r3, r3
 800c20c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	b2db      	uxtb	r3, r3
 800c212:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800c214:	f107 020c 	add.w	r2, r7, #12
 800c218:	2303      	movs	r3, #3
 800c21a:	2183      	movs	r1, #131	; 0x83
 800c21c:	4804      	ldr	r0, [pc, #16]	; (800c230 <SUBGRF_SetTx+0x40>)
 800c21e:	f7fb fe43 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c222:	bf00      	nop
 800c224:	3710      	adds	r7, #16
 800c226:	46bd      	mov	sp, r7
 800c228:	bd80      	pop	{r7, pc}
 800c22a:	bf00      	nop
 800c22c:	2000097c 	.word	0x2000097c
 800c230:	200006d8 	.word	0x200006d8

0800c234 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b084      	sub	sp, #16
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800c23c:	4b0c      	ldr	r3, [pc, #48]	; (800c270 <SUBGRF_SetRx+0x3c>)
 800c23e:	2205      	movs	r2, #5
 800c240:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	0c1b      	lsrs	r3, r3, #16
 800c246:	b2db      	uxtb	r3, r3
 800c248:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	0a1b      	lsrs	r3, r3, #8
 800c24e:	b2db      	uxtb	r3, r3
 800c250:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	b2db      	uxtb	r3, r3
 800c256:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800c258:	f107 020c 	add.w	r2, r7, #12
 800c25c:	2303      	movs	r3, #3
 800c25e:	2182      	movs	r1, #130	; 0x82
 800c260:	4804      	ldr	r0, [pc, #16]	; (800c274 <SUBGRF_SetRx+0x40>)
 800c262:	f7fb fe21 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c266:	bf00      	nop
 800c268:	3710      	adds	r7, #16
 800c26a:	46bd      	mov	sp, r7
 800c26c:	bd80      	pop	{r7, pc}
 800c26e:	bf00      	nop
 800c270:	2000097c 	.word	0x2000097c
 800c274:	200006d8 	.word	0x200006d8

0800c278 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b084      	sub	sp, #16
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800c280:	4b0e      	ldr	r3, [pc, #56]	; (800c2bc <SUBGRF_SetRxBoosted+0x44>)
 800c282:	2205      	movs	r2, #5
 800c284:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800c286:	2197      	movs	r1, #151	; 0x97
 800c288:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800c28c:	f000 fce4 	bl	800cc58 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	0c1b      	lsrs	r3, r3, #16
 800c294:	b2db      	uxtb	r3, r3
 800c296:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	0a1b      	lsrs	r3, r3, #8
 800c29c:	b2db      	uxtb	r3, r3
 800c29e:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	b2db      	uxtb	r3, r3
 800c2a4:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800c2a6:	f107 020c 	add.w	r2, r7, #12
 800c2aa:	2303      	movs	r3, #3
 800c2ac:	2182      	movs	r1, #130	; 0x82
 800c2ae:	4804      	ldr	r0, [pc, #16]	; (800c2c0 <SUBGRF_SetRxBoosted+0x48>)
 800c2b0:	f7fb fdfa 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c2b4:	bf00      	nop
 800c2b6:	3710      	adds	r7, #16
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	bd80      	pop	{r7, pc}
 800c2bc:	2000097c 	.word	0x2000097c
 800c2c0:	200006d8 	.word	0x200006d8

0800c2c4 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b084      	sub	sp, #16
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
 800c2cc:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	0c1b      	lsrs	r3, r3, #16
 800c2d2:	b2db      	uxtb	r3, r3
 800c2d4:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	0a1b      	lsrs	r3, r3, #8
 800c2da:	b2db      	uxtb	r3, r3
 800c2dc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	b2db      	uxtb	r3, r3
 800c2e2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	0c1b      	lsrs	r3, r3, #16
 800c2e8:	b2db      	uxtb	r3, r3
 800c2ea:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	0a1b      	lsrs	r3, r3, #8
 800c2f0:	b2db      	uxtb	r3, r3
 800c2f2:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	b2db      	uxtb	r3, r3
 800c2f8:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800c2fa:	f107 0208 	add.w	r2, r7, #8
 800c2fe:	2306      	movs	r3, #6
 800c300:	2194      	movs	r1, #148	; 0x94
 800c302:	4805      	ldr	r0, [pc, #20]	; (800c318 <SUBGRF_SetRxDutyCycle+0x54>)
 800c304:	f7fb fdd0 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 800c308:	4b04      	ldr	r3, [pc, #16]	; (800c31c <SUBGRF_SetRxDutyCycle+0x58>)
 800c30a:	2206      	movs	r2, #6
 800c30c:	701a      	strb	r2, [r3, #0]
}
 800c30e:	bf00      	nop
 800c310:	3710      	adds	r7, #16
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}
 800c316:	bf00      	nop
 800c318:	200006d8 	.word	0x200006d8
 800c31c:	2000097c 	.word	0x2000097c

0800c320 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 800c320:	b580      	push	{r7, lr}
 800c322:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800c324:	2300      	movs	r3, #0
 800c326:	2200      	movs	r2, #0
 800c328:	21c5      	movs	r1, #197	; 0xc5
 800c32a:	4804      	ldr	r0, [pc, #16]	; (800c33c <SUBGRF_SetCad+0x1c>)
 800c32c:	f7fb fdbc 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 800c330:	4b03      	ldr	r3, [pc, #12]	; (800c340 <SUBGRF_SetCad+0x20>)
 800c332:	2207      	movs	r2, #7
 800c334:	701a      	strb	r2, [r3, #0]
}
 800c336:	bf00      	nop
 800c338:	bd80      	pop	{r7, pc}
 800c33a:	bf00      	nop
 800c33c:	200006d8 	.word	0x200006d8
 800c340:	2000097c 	.word	0x2000097c

0800c344 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 800c344:	b580      	push	{r7, lr}
 800c346:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800c348:	2300      	movs	r3, #0
 800c34a:	2200      	movs	r2, #0
 800c34c:	21d1      	movs	r1, #209	; 0xd1
 800c34e:	4802      	ldr	r0, [pc, #8]	; (800c358 <SUBGRF_SetTxContinuousWave+0x14>)
 800c350:	f7fb fdaa 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c354:	bf00      	nop
 800c356:	bd80      	pop	{r7, pc}
 800c358:	200006d8 	.word	0x200006d8

0800c35c <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800c360:	2300      	movs	r3, #0
 800c362:	2200      	movs	r2, #0
 800c364:	21d2      	movs	r1, #210	; 0xd2
 800c366:	4802      	ldr	r0, [pc, #8]	; (800c370 <SUBGRF_SetTxInfinitePreamble+0x14>)
 800c368:	f7fb fd9e 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c36c:	bf00      	nop
 800c36e:	bd80      	pop	{r7, pc}
 800c370:	200006d8 	.word	0x200006d8

0800c374 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b082      	sub	sp, #8
 800c378:	af00      	add	r7, sp, #0
 800c37a:	4603      	mov	r3, r0
 800c37c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800c37e:	1dfa      	adds	r2, r7, #7
 800c380:	2301      	movs	r3, #1
 800c382:	219f      	movs	r1, #159	; 0x9f
 800c384:	4803      	ldr	r0, [pc, #12]	; (800c394 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 800c386:	f7fb fd8f 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c38a:	bf00      	nop
 800c38c:	3708      	adds	r7, #8
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}
 800c392:	bf00      	nop
 800c394:	200006d8 	.word	0x200006d8

0800c398 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b084      	sub	sp, #16
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	4603      	mov	r3, r0
 800c3a0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800c3a2:	1dfa      	adds	r2, r7, #7
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	21a0      	movs	r1, #160	; 0xa0
 800c3a8:	4813      	ldr	r0, [pc, #76]	; (800c3f8 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 800c3aa:	f7fb fd7d 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 800c3ae:	79fb      	ldrb	r3, [r7, #7]
 800c3b0:	2b3f      	cmp	r3, #63	; 0x3f
 800c3b2:	d91c      	bls.n	800c3ee <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 800c3b4:	79fb      	ldrb	r3, [r7, #7]
 800c3b6:	085b      	lsrs	r3, r3, #1
 800c3b8:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 800c3be:	2300      	movs	r3, #0
 800c3c0:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 800c3c2:	e005      	b.n	800c3d0 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 800c3c4:	7bfb      	ldrb	r3, [r7, #15]
 800c3c6:	089b      	lsrs	r3, r3, #2
 800c3c8:	73fb      	strb	r3, [r7, #15]
            exp++;
 800c3ca:	7bbb      	ldrb	r3, [r7, #14]
 800c3cc:	3301      	adds	r3, #1
 800c3ce:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 800c3d0:	7bfb      	ldrb	r3, [r7, #15]
 800c3d2:	2b1f      	cmp	r3, #31
 800c3d4:	d8f6      	bhi.n	800c3c4 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 800c3d6:	7bfb      	ldrb	r3, [r7, #15]
 800c3d8:	00db      	lsls	r3, r3, #3
 800c3da:	b2da      	uxtb	r2, r3
 800c3dc:	7bbb      	ldrb	r3, [r7, #14]
 800c3de:	4413      	add	r3, r2
 800c3e0:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800c3e2:	7b7b      	ldrb	r3, [r7, #13]
 800c3e4:	4619      	mov	r1, r3
 800c3e6:	f240 7006 	movw	r0, #1798	; 0x706
 800c3ea:	f000 fc35 	bl	800cc58 <SUBGRF_WriteRegister>
    }
}
 800c3ee:	bf00      	nop
 800c3f0:	3710      	adds	r7, #16
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	bd80      	pop	{r7, pc}
 800c3f6:	bf00      	nop
 800c3f8:	200006d8 	.word	0x200006d8

0800c3fc <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b082      	sub	sp, #8
 800c400:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 800c402:	f7f8 fbda 	bl	8004bba <RBI_IsDCDC>
 800c406:	4603      	mov	r3, r0
 800c408:	2b01      	cmp	r3, #1
 800c40a:	d102      	bne.n	800c412 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 800c40c:	2301      	movs	r3, #1
 800c40e:	71fb      	strb	r3, [r7, #7]
 800c410:	e001      	b.n	800c416 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 800c412:	2300      	movs	r3, #0
 800c414:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800c416:	1dfa      	adds	r2, r7, #7
 800c418:	2301      	movs	r3, #1
 800c41a:	2196      	movs	r1, #150	; 0x96
 800c41c:	4803      	ldr	r0, [pc, #12]	; (800c42c <SUBGRF_SetRegulatorMode+0x30>)
 800c41e:	f7fb fd43 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c422:	bf00      	nop
 800c424:	3708      	adds	r7, #8
 800c426:	46bd      	mov	sp, r7
 800c428:	bd80      	pop	{r7, pc}
 800c42a:	bf00      	nop
 800c42c:	200006d8 	.word	0x200006d8

0800c430 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 800c430:	b580      	push	{r7, lr}
 800c432:	b084      	sub	sp, #16
 800c434:	af00      	add	r7, sp, #0
 800c436:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800c438:	793b      	ldrb	r3, [r7, #4]
 800c43a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800c43e:	b2db      	uxtb	r3, r3
 800c440:	019b      	lsls	r3, r3, #6
 800c442:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800c444:	793b      	ldrb	r3, [r7, #4]
 800c446:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c44a:	b2db      	uxtb	r3, r3
 800c44c:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800c44e:	b25b      	sxtb	r3, r3
 800c450:	4313      	orrs	r3, r2
 800c452:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800c454:	793b      	ldrb	r3, [r7, #4]
 800c456:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c45a:	b2db      	uxtb	r3, r3
 800c45c:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800c45e:	b25b      	sxtb	r3, r3
 800c460:	4313      	orrs	r3, r2
 800c462:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800c464:	793b      	ldrb	r3, [r7, #4]
 800c466:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800c46a:	b2db      	uxtb	r3, r3
 800c46c:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800c46e:	b25b      	sxtb	r3, r3
 800c470:	4313      	orrs	r3, r2
 800c472:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800c474:	793b      	ldrb	r3, [r7, #4]
 800c476:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c47a:	b2db      	uxtb	r3, r3
 800c47c:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800c47e:	b25b      	sxtb	r3, r3
 800c480:	4313      	orrs	r3, r2
 800c482:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800c484:	793b      	ldrb	r3, [r7, #4]
 800c486:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800c48a:	b2db      	uxtb	r3, r3
 800c48c:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800c48e:	b25b      	sxtb	r3, r3
 800c490:	4313      	orrs	r3, r2
 800c492:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800c494:	793b      	ldrb	r3, [r7, #4]
 800c496:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c49a:	b2db      	uxtb	r3, r3
 800c49c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800c49e:	4313      	orrs	r3, r2
 800c4a0:	b25b      	sxtb	r3, r3
 800c4a2:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800c4a4:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800c4a6:	f107 020f 	add.w	r2, r7, #15
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	2189      	movs	r1, #137	; 0x89
 800c4ae:	4803      	ldr	r0, [pc, #12]	; (800c4bc <SUBGRF_Calibrate+0x8c>)
 800c4b0:	f7fb fcfa 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c4b4:	bf00      	nop
 800c4b6:	3710      	adds	r7, #16
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	bd80      	pop	{r7, pc}
 800c4bc:	200006d8 	.word	0x200006d8

0800c4c0 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b084      	sub	sp, #16
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	4a1b      	ldr	r2, [pc, #108]	; (800c538 <SUBGRF_CalibrateImage+0x78>)
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	d904      	bls.n	800c4da <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 800c4d0:	23e1      	movs	r3, #225	; 0xe1
 800c4d2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 800c4d4:	23e9      	movs	r3, #233	; 0xe9
 800c4d6:	737b      	strb	r3, [r7, #13]
 800c4d8:	e022      	b.n	800c520 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	4a17      	ldr	r2, [pc, #92]	; (800c53c <SUBGRF_CalibrateImage+0x7c>)
 800c4de:	4293      	cmp	r3, r2
 800c4e0:	d904      	bls.n	800c4ec <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 800c4e2:	23d7      	movs	r3, #215	; 0xd7
 800c4e4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800c4e6:	23db      	movs	r3, #219	; 0xdb
 800c4e8:	737b      	strb	r3, [r7, #13]
 800c4ea:	e019      	b.n	800c520 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	4a14      	ldr	r2, [pc, #80]	; (800c540 <SUBGRF_CalibrateImage+0x80>)
 800c4f0:	4293      	cmp	r3, r2
 800c4f2:	d904      	bls.n	800c4fe <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 800c4f4:	23c1      	movs	r3, #193	; 0xc1
 800c4f6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 800c4f8:	23c5      	movs	r3, #197	; 0xc5
 800c4fa:	737b      	strb	r3, [r7, #13]
 800c4fc:	e010      	b.n	800c520 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	4a10      	ldr	r2, [pc, #64]	; (800c544 <SUBGRF_CalibrateImage+0x84>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d904      	bls.n	800c510 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 800c506:	2375      	movs	r3, #117	; 0x75
 800c508:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800c50a:	2381      	movs	r3, #129	; 0x81
 800c50c:	737b      	strb	r3, [r7, #13]
 800c50e:	e007      	b.n	800c520 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	4a0d      	ldr	r2, [pc, #52]	; (800c548 <SUBGRF_CalibrateImage+0x88>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d903      	bls.n	800c520 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 800c518:	236b      	movs	r3, #107	; 0x6b
 800c51a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800c51c:	236f      	movs	r3, #111	; 0x6f
 800c51e:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800c520:	f107 020c 	add.w	r2, r7, #12
 800c524:	2302      	movs	r3, #2
 800c526:	2198      	movs	r1, #152	; 0x98
 800c528:	4808      	ldr	r0, [pc, #32]	; (800c54c <SUBGRF_CalibrateImage+0x8c>)
 800c52a:	f7fb fcbd 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c52e:	bf00      	nop
 800c530:	3710      	adds	r7, #16
 800c532:	46bd      	mov	sp, r7
 800c534:	bd80      	pop	{r7, pc}
 800c536:	bf00      	nop
 800c538:	35a4e900 	.word	0x35a4e900
 800c53c:	32a9f880 	.word	0x32a9f880
 800c540:	2de54480 	.word	0x2de54480
 800c544:	1b6b0b00 	.word	0x1b6b0b00
 800c548:	1954fc40 	.word	0x1954fc40
 800c54c:	200006d8 	.word	0x200006d8

0800c550 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 800c550:	b590      	push	{r4, r7, lr}
 800c552:	b085      	sub	sp, #20
 800c554:	af00      	add	r7, sp, #0
 800c556:	4604      	mov	r4, r0
 800c558:	4608      	mov	r0, r1
 800c55a:	4611      	mov	r1, r2
 800c55c:	461a      	mov	r2, r3
 800c55e:	4623      	mov	r3, r4
 800c560:	71fb      	strb	r3, [r7, #7]
 800c562:	4603      	mov	r3, r0
 800c564:	71bb      	strb	r3, [r7, #6]
 800c566:	460b      	mov	r3, r1
 800c568:	717b      	strb	r3, [r7, #5]
 800c56a:	4613      	mov	r3, r2
 800c56c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 800c56e:	79fb      	ldrb	r3, [r7, #7]
 800c570:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 800c572:	79bb      	ldrb	r3, [r7, #6]
 800c574:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800c576:	797b      	ldrb	r3, [r7, #5]
 800c578:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800c57a:	793b      	ldrb	r3, [r7, #4]
 800c57c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800c57e:	f107 020c 	add.w	r2, r7, #12
 800c582:	2304      	movs	r3, #4
 800c584:	2195      	movs	r1, #149	; 0x95
 800c586:	4803      	ldr	r0, [pc, #12]	; (800c594 <SUBGRF_SetPaConfig+0x44>)
 800c588:	f7fb fc8e 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c58c:	bf00      	nop
 800c58e:	3714      	adds	r7, #20
 800c590:	46bd      	mov	sp, r7
 800c592:	bd90      	pop	{r4, r7, pc}
 800c594:	200006d8 	.word	0x200006d8

0800c598 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800c598:	b590      	push	{r4, r7, lr}
 800c59a:	b085      	sub	sp, #20
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	4604      	mov	r4, r0
 800c5a0:	4608      	mov	r0, r1
 800c5a2:	4611      	mov	r1, r2
 800c5a4:	461a      	mov	r2, r3
 800c5a6:	4623      	mov	r3, r4
 800c5a8:	80fb      	strh	r3, [r7, #6]
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	80bb      	strh	r3, [r7, #4]
 800c5ae:	460b      	mov	r3, r1
 800c5b0:	807b      	strh	r3, [r7, #2]
 800c5b2:	4613      	mov	r3, r2
 800c5b4:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800c5b6:	88fb      	ldrh	r3, [r7, #6]
 800c5b8:	0a1b      	lsrs	r3, r3, #8
 800c5ba:	b29b      	uxth	r3, r3
 800c5bc:	b2db      	uxtb	r3, r3
 800c5be:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800c5c0:	88fb      	ldrh	r3, [r7, #6]
 800c5c2:	b2db      	uxtb	r3, r3
 800c5c4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800c5c6:	88bb      	ldrh	r3, [r7, #4]
 800c5c8:	0a1b      	lsrs	r3, r3, #8
 800c5ca:	b29b      	uxth	r3, r3
 800c5cc:	b2db      	uxtb	r3, r3
 800c5ce:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800c5d0:	88bb      	ldrh	r3, [r7, #4]
 800c5d2:	b2db      	uxtb	r3, r3
 800c5d4:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800c5d6:	887b      	ldrh	r3, [r7, #2]
 800c5d8:	0a1b      	lsrs	r3, r3, #8
 800c5da:	b29b      	uxth	r3, r3
 800c5dc:	b2db      	uxtb	r3, r3
 800c5de:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800c5e0:	887b      	ldrh	r3, [r7, #2]
 800c5e2:	b2db      	uxtb	r3, r3
 800c5e4:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800c5e6:	883b      	ldrh	r3, [r7, #0]
 800c5e8:	0a1b      	lsrs	r3, r3, #8
 800c5ea:	b29b      	uxth	r3, r3
 800c5ec:	b2db      	uxtb	r3, r3
 800c5ee:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800c5f0:	883b      	ldrh	r3, [r7, #0]
 800c5f2:	b2db      	uxtb	r3, r3
 800c5f4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800c5f6:	f107 0208 	add.w	r2, r7, #8
 800c5fa:	2308      	movs	r3, #8
 800c5fc:	2108      	movs	r1, #8
 800c5fe:	4803      	ldr	r0, [pc, #12]	; (800c60c <SUBGRF_SetDioIrqParams+0x74>)
 800c600:	f7fb fc52 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c604:	bf00      	nop
 800c606:	3714      	adds	r7, #20
 800c608:	46bd      	mov	sp, r7
 800c60a:	bd90      	pop	{r4, r7, pc}
 800c60c:	200006d8 	.word	0x200006d8

0800c610 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b084      	sub	sp, #16
 800c614:	af00      	add	r7, sp, #0
 800c616:	4603      	mov	r3, r0
 800c618:	6039      	str	r1, [r7, #0]
 800c61a:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 800c61c:	79fb      	ldrb	r3, [r7, #7]
 800c61e:	f003 0307 	and.w	r3, r3, #7
 800c622:	b2db      	uxtb	r3, r3
 800c624:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	0c1b      	lsrs	r3, r3, #16
 800c62a:	b2db      	uxtb	r3, r3
 800c62c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	0a1b      	lsrs	r3, r3, #8
 800c632:	b2db      	uxtb	r3, r3
 800c634:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800c636:	683b      	ldr	r3, [r7, #0]
 800c638:	b2db      	uxtb	r3, r3
 800c63a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800c63c:	f107 020c 	add.w	r2, r7, #12
 800c640:	2304      	movs	r3, #4
 800c642:	2197      	movs	r1, #151	; 0x97
 800c644:	4803      	ldr	r0, [pc, #12]	; (800c654 <SUBGRF_SetTcxoMode+0x44>)
 800c646:	f7fb fc2f 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c64a:	bf00      	nop
 800c64c:	3710      	adds	r7, #16
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}
 800c652:	bf00      	nop
 800c654:	200006d8 	.word	0x200006d8

0800c658 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 800c658:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c65c:	b084      	sub	sp, #16
 800c65e:	af00      	add	r7, sp, #0
 800c660:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 800c662:	2300      	movs	r3, #0
 800c664:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 800c666:	4b1d      	ldr	r3, [pc, #116]	; (800c6dc <SUBGRF_SetRfFrequency+0x84>)
 800c668:	781b      	ldrb	r3, [r3, #0]
 800c66a:	f083 0301 	eor.w	r3, r3, #1
 800c66e:	b2db      	uxtb	r3, r3
 800c670:	2b00      	cmp	r3, #0
 800c672:	d005      	beq.n	800c680 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 800c674:	6878      	ldr	r0, [r7, #4]
 800c676:	f7ff ff23 	bl	800c4c0 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800c67a:	4b18      	ldr	r3, [pc, #96]	; (800c6dc <SUBGRF_SetRfFrequency+0x84>)
 800c67c:	2201      	movs	r2, #1
 800c67e:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	2200      	movs	r2, #0
 800c684:	461c      	mov	r4, r3
 800c686:	4615      	mov	r5, r2
 800c688:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800c68c:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800c690:	4a13      	ldr	r2, [pc, #76]	; (800c6e0 <SUBGRF_SetRfFrequency+0x88>)
 800c692:	f04f 0300 	mov.w	r3, #0
 800c696:	4640      	mov	r0, r8
 800c698:	4649      	mov	r1, r9
 800c69a:	f7f3 fdc9 	bl	8000230 <__aeabi_uldivmod>
 800c69e:	4602      	mov	r2, r0
 800c6a0:	460b      	mov	r3, r1
 800c6a2:	4613      	mov	r3, r2
 800c6a4:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	0e1b      	lsrs	r3, r3, #24
 800c6aa:	b2db      	uxtb	r3, r3
 800c6ac:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	0c1b      	lsrs	r3, r3, #16
 800c6b2:	b2db      	uxtb	r3, r3
 800c6b4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	0a1b      	lsrs	r3, r3, #8
 800c6ba:	b2db      	uxtb	r3, r3
 800c6bc:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	b2db      	uxtb	r3, r3
 800c6c2:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800c6c4:	f107 0208 	add.w	r2, r7, #8
 800c6c8:	2304      	movs	r3, #4
 800c6ca:	2186      	movs	r1, #134	; 0x86
 800c6cc:	4805      	ldr	r0, [pc, #20]	; (800c6e4 <SUBGRF_SetRfFrequency+0x8c>)
 800c6ce:	f7fb fbeb 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c6d2:	bf00      	nop
 800c6d4:	3710      	adds	r7, #16
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c6dc:	20000984 	.word	0x20000984
 800c6e0:	01e84800 	.word	0x01e84800
 800c6e4:	200006d8 	.word	0x200006d8

0800c6e8 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b082      	sub	sp, #8
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800c6f2:	79fa      	ldrb	r2, [r7, #7]
 800c6f4:	4b09      	ldr	r3, [pc, #36]	; (800c71c <SUBGRF_SetPacketType+0x34>)
 800c6f6:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 800c6f8:	79fb      	ldrb	r3, [r7, #7]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d104      	bne.n	800c708 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800c6fe:	2100      	movs	r1, #0
 800c700:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800c704:	f000 faa8 	bl	800cc58 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800c708:	1dfa      	adds	r2, r7, #7
 800c70a:	2301      	movs	r3, #1
 800c70c:	218a      	movs	r1, #138	; 0x8a
 800c70e:	4804      	ldr	r0, [pc, #16]	; (800c720 <SUBGRF_SetPacketType+0x38>)
 800c710:	f7fb fbca 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c714:	bf00      	nop
 800c716:	3708      	adds	r7, #8
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}
 800c71c:	2000097d 	.word	0x2000097d
 800c720:	200006d8 	.word	0x200006d8

0800c724 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 800c724:	b480      	push	{r7}
 800c726:	af00      	add	r7, sp, #0
    return PacketType;
 800c728:	4b02      	ldr	r3, [pc, #8]	; (800c734 <SUBGRF_GetPacketType+0x10>)
 800c72a:	781b      	ldrb	r3, [r3, #0]
}
 800c72c:	4618      	mov	r0, r3
 800c72e:	46bd      	mov	sp, r7
 800c730:	bc80      	pop	{r7}
 800c732:	4770      	bx	lr
 800c734:	2000097d 	.word	0x2000097d

0800c738 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b084      	sub	sp, #16
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	4603      	mov	r3, r0
 800c740:	71fb      	strb	r3, [r7, #7]
 800c742:	460b      	mov	r3, r1
 800c744:	71bb      	strb	r3, [r7, #6]
 800c746:	4613      	mov	r3, r2
 800c748:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 800c74a:	79fb      	ldrb	r3, [r7, #7]
 800c74c:	2b01      	cmp	r3, #1
 800c74e:	d124      	bne.n	800c79a <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 800c750:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c754:	2b0f      	cmp	r3, #15
 800c756:	d106      	bne.n	800c766 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 800c758:	2301      	movs	r3, #1
 800c75a:	2201      	movs	r2, #1
 800c75c:	2100      	movs	r1, #0
 800c75e:	2006      	movs	r0, #6
 800c760:	f7ff fef6 	bl	800c550 <SUBGRF_SetPaConfig>
 800c764:	e005      	b.n	800c772 <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 800c766:	2301      	movs	r3, #1
 800c768:	2201      	movs	r2, #1
 800c76a:	2100      	movs	r1, #0
 800c76c:	2004      	movs	r0, #4
 800c76e:	f7ff feef 	bl	800c550 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 800c772:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c776:	2b0d      	cmp	r3, #13
 800c778:	dd02      	ble.n	800c780 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 800c77a:	230e      	movs	r3, #14
 800c77c:	71bb      	strb	r3, [r7, #6]
 800c77e:	e006      	b.n	800c78e <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 800c780:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c784:	f113 0f11 	cmn.w	r3, #17
 800c788:	da01      	bge.n	800c78e <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 800c78a:	23ef      	movs	r3, #239	; 0xef
 800c78c:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 800c78e:	2118      	movs	r1, #24
 800c790:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800c794:	f000 fa60 	bl	800cc58 <SUBGRF_WriteRegister>
 800c798:	e025      	b.n	800c7e6 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 800c79a:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800c79e:	f000 fa6f 	bl	800cc80 <SUBGRF_ReadRegister>
 800c7a2:	4603      	mov	r3, r0
 800c7a4:	f043 031e 	orr.w	r3, r3, #30
 800c7a8:	b2db      	uxtb	r3, r3
 800c7aa:	4619      	mov	r1, r3
 800c7ac:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800c7b0:	f000 fa52 	bl	800cc58 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 800c7b4:	2301      	movs	r3, #1
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	2107      	movs	r1, #7
 800c7ba:	2004      	movs	r0, #4
 800c7bc:	f7ff fec8 	bl	800c550 <SUBGRF_SetPaConfig>
        if( power > 22 )
 800c7c0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c7c4:	2b16      	cmp	r3, #22
 800c7c6:	dd02      	ble.n	800c7ce <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 800c7c8:	2316      	movs	r3, #22
 800c7ca:	71bb      	strb	r3, [r7, #6]
 800c7cc:	e006      	b.n	800c7dc <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 800c7ce:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c7d2:	f113 0f09 	cmn.w	r3, #9
 800c7d6:	da01      	bge.n	800c7dc <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 800c7d8:	23f7      	movs	r3, #247	; 0xf7
 800c7da:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 800c7dc:	2138      	movs	r1, #56	; 0x38
 800c7de:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800c7e2:	f000 fa39 	bl	800cc58 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 800c7e6:	79bb      	ldrb	r3, [r7, #6]
 800c7e8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 800c7ea:	797b      	ldrb	r3, [r7, #5]
 800c7ec:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 800c7ee:	f107 020c 	add.w	r2, r7, #12
 800c7f2:	2302      	movs	r3, #2
 800c7f4:	218e      	movs	r1, #142	; 0x8e
 800c7f6:	4803      	ldr	r0, [pc, #12]	; (800c804 <SUBGRF_SetTxParams+0xcc>)
 800c7f8:	f7fb fb56 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800c7fc:	bf00      	nop
 800c7fe:	3710      	adds	r7, #16
 800c800:	46bd      	mov	sp, r7
 800c802:	bd80      	pop	{r7, pc}
 800c804:	200006d8 	.word	0x200006d8

0800c808 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 800c808:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c80c:	b086      	sub	sp, #24
 800c80e:	af00      	add	r7, sp, #0
 800c810:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800c812:	2300      	movs	r3, #0
 800c814:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800c816:	4a61      	ldr	r2, [pc, #388]	; (800c99c <SUBGRF_SetModulationParams+0x194>)
 800c818:	f107 0308 	add.w	r3, r7, #8
 800c81c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c820:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	781a      	ldrb	r2, [r3, #0]
 800c828:	4b5d      	ldr	r3, [pc, #372]	; (800c9a0 <SUBGRF_SetModulationParams+0x198>)
 800c82a:	781b      	ldrb	r3, [r3, #0]
 800c82c:	429a      	cmp	r2, r3
 800c82e:	d004      	beq.n	800c83a <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	781b      	ldrb	r3, [r3, #0]
 800c834:	4618      	mov	r0, r3
 800c836:	f7ff ff57 	bl	800c6e8 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	781b      	ldrb	r3, [r3, #0]
 800c83e:	2b03      	cmp	r3, #3
 800c840:	f200 80a5 	bhi.w	800c98e <SUBGRF_SetModulationParams+0x186>
 800c844:	a201      	add	r2, pc, #4	; (adr r2, 800c84c <SUBGRF_SetModulationParams+0x44>)
 800c846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c84a:	bf00      	nop
 800c84c:	0800c85d 	.word	0x0800c85d
 800c850:	0800c91d 	.word	0x0800c91d
 800c854:	0800c8df 	.word	0x0800c8df
 800c858:	0800c94b 	.word	0x0800c94b
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 800c85c:	2308      	movs	r3, #8
 800c85e:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	685b      	ldr	r3, [r3, #4]
 800c864:	4a4f      	ldr	r2, [pc, #316]	; (800c9a4 <SUBGRF_SetModulationParams+0x19c>)
 800c866:	fbb2 f3f3 	udiv	r3, r2, r3
 800c86a:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800c86c:	697b      	ldr	r3, [r7, #20]
 800c86e:	0c1b      	lsrs	r3, r3, #16
 800c870:	b2db      	uxtb	r3, r3
 800c872:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800c874:	697b      	ldr	r3, [r7, #20]
 800c876:	0a1b      	lsrs	r3, r3, #8
 800c878:	b2db      	uxtb	r3, r3
 800c87a:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800c87c:	697b      	ldr	r3, [r7, #20]
 800c87e:	b2db      	uxtb	r3, r3
 800c880:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	7b1b      	ldrb	r3, [r3, #12]
 800c886:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	7b5b      	ldrb	r3, [r3, #13]
 800c88c:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	689b      	ldr	r3, [r3, #8]
 800c892:	2200      	movs	r2, #0
 800c894:	461c      	mov	r4, r3
 800c896:	4615      	mov	r5, r2
 800c898:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800c89c:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800c8a0:	4a41      	ldr	r2, [pc, #260]	; (800c9a8 <SUBGRF_SetModulationParams+0x1a0>)
 800c8a2:	f04f 0300 	mov.w	r3, #0
 800c8a6:	4640      	mov	r0, r8
 800c8a8:	4649      	mov	r1, r9
 800c8aa:	f7f3 fcc1 	bl	8000230 <__aeabi_uldivmod>
 800c8ae:	4602      	mov	r2, r0
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	4613      	mov	r3, r2
 800c8b4:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	0c1b      	lsrs	r3, r3, #16
 800c8ba:	b2db      	uxtb	r3, r3
 800c8bc:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800c8be:	697b      	ldr	r3, [r7, #20]
 800c8c0:	0a1b      	lsrs	r3, r3, #8
 800c8c2:	b2db      	uxtb	r3, r3
 800c8c4:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800c8c6:	697b      	ldr	r3, [r7, #20]
 800c8c8:	b2db      	uxtb	r3, r3
 800c8ca:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800c8cc:	7cfb      	ldrb	r3, [r7, #19]
 800c8ce:	b29b      	uxth	r3, r3
 800c8d0:	f107 0208 	add.w	r2, r7, #8
 800c8d4:	218b      	movs	r1, #139	; 0x8b
 800c8d6:	4835      	ldr	r0, [pc, #212]	; (800c9ac <SUBGRF_SetModulationParams+0x1a4>)
 800c8d8:	f7fb fae6 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 800c8dc:	e058      	b.n	800c990 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 800c8de:	2304      	movs	r3, #4
 800c8e0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	691b      	ldr	r3, [r3, #16]
 800c8e6:	4a2f      	ldr	r2, [pc, #188]	; (800c9a4 <SUBGRF_SetModulationParams+0x19c>)
 800c8e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8ec:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800c8ee:	697b      	ldr	r3, [r7, #20]
 800c8f0:	0c1b      	lsrs	r3, r3, #16
 800c8f2:	b2db      	uxtb	r3, r3
 800c8f4:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800c8f6:	697b      	ldr	r3, [r7, #20]
 800c8f8:	0a1b      	lsrs	r3, r3, #8
 800c8fa:	b2db      	uxtb	r3, r3
 800c8fc:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	b2db      	uxtb	r3, r3
 800c902:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	7d1b      	ldrb	r3, [r3, #20]
 800c908:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800c90a:	7cfb      	ldrb	r3, [r7, #19]
 800c90c:	b29b      	uxth	r3, r3
 800c90e:	f107 0208 	add.w	r2, r7, #8
 800c912:	218b      	movs	r1, #139	; 0x8b
 800c914:	4825      	ldr	r0, [pc, #148]	; (800c9ac <SUBGRF_SetModulationParams+0x1a4>)
 800c916:	f7fb fac7 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 800c91a:	e039      	b.n	800c990 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 800c91c:	2304      	movs	r3, #4
 800c91e:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	7e1b      	ldrb	r3, [r3, #24]
 800c924:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	7e5b      	ldrb	r3, [r3, #25]
 800c92a:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	7e9b      	ldrb	r3, [r3, #26]
 800c930:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	7edb      	ldrb	r3, [r3, #27]
 800c936:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800c938:	7cfb      	ldrb	r3, [r7, #19]
 800c93a:	b29b      	uxth	r3, r3
 800c93c:	f107 0208 	add.w	r2, r7, #8
 800c940:	218b      	movs	r1, #139	; 0x8b
 800c942:	481a      	ldr	r0, [pc, #104]	; (800c9ac <SUBGRF_SetModulationParams+0x1a4>)
 800c944:	f7fb fab0 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>

        break;
 800c948:	e022      	b.n	800c990 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 800c94a:	2305      	movs	r3, #5
 800c94c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	685b      	ldr	r3, [r3, #4]
 800c952:	4a14      	ldr	r2, [pc, #80]	; (800c9a4 <SUBGRF_SetModulationParams+0x19c>)
 800c954:	fbb2 f3f3 	udiv	r3, r2, r3
 800c958:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800c95a:	697b      	ldr	r3, [r7, #20]
 800c95c:	0c1b      	lsrs	r3, r3, #16
 800c95e:	b2db      	uxtb	r3, r3
 800c960:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	0a1b      	lsrs	r3, r3, #8
 800c966:	b2db      	uxtb	r3, r3
 800c968:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800c96a:	697b      	ldr	r3, [r7, #20]
 800c96c:	b2db      	uxtb	r3, r3
 800c96e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	7b1b      	ldrb	r3, [r3, #12]
 800c974:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	7b5b      	ldrb	r3, [r3, #13]
 800c97a:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800c97c:	7cfb      	ldrb	r3, [r7, #19]
 800c97e:	b29b      	uxth	r3, r3
 800c980:	f107 0208 	add.w	r2, r7, #8
 800c984:	218b      	movs	r1, #139	; 0x8b
 800c986:	4809      	ldr	r0, [pc, #36]	; (800c9ac <SUBGRF_SetModulationParams+0x1a4>)
 800c988:	f7fb fa8e 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 800c98c:	e000      	b.n	800c990 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 800c98e:	bf00      	nop
    }
}
 800c990:	bf00      	nop
 800c992:	3718      	adds	r7, #24
 800c994:	46bd      	mov	sp, r7
 800c996:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c99a:	bf00      	nop
 800c99c:	0800ffa0 	.word	0x0800ffa0
 800c9a0:	2000097d 	.word	0x2000097d
 800c9a4:	3d090000 	.word	0x3d090000
 800c9a8:	01e84800 	.word	0x01e84800
 800c9ac:	200006d8 	.word	0x200006d8

0800c9b0 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b086      	sub	sp, #24
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800c9bc:	4a48      	ldr	r2, [pc, #288]	; (800cae0 <SUBGRF_SetPacketParams+0x130>)
 800c9be:	f107 030c 	add.w	r3, r7, #12
 800c9c2:	ca07      	ldmia	r2, {r0, r1, r2}
 800c9c4:	c303      	stmia	r3!, {r0, r1}
 800c9c6:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	781a      	ldrb	r2, [r3, #0]
 800c9cc:	4b45      	ldr	r3, [pc, #276]	; (800cae4 <SUBGRF_SetPacketParams+0x134>)
 800c9ce:	781b      	ldrb	r3, [r3, #0]
 800c9d0:	429a      	cmp	r2, r3
 800c9d2:	d004      	beq.n	800c9de <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	781b      	ldrb	r3, [r3, #0]
 800c9d8:	4618      	mov	r0, r3
 800c9da:	f7ff fe85 	bl	800c6e8 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	781b      	ldrb	r3, [r3, #0]
 800c9e2:	2b03      	cmp	r3, #3
 800c9e4:	d878      	bhi.n	800cad8 <SUBGRF_SetPacketParams+0x128>
 800c9e6:	a201      	add	r2, pc, #4	; (adr r2, 800c9ec <SUBGRF_SetPacketParams+0x3c>)
 800c9e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9ec:	0800c9fd 	.word	0x0800c9fd
 800c9f0:	0800ca8d 	.word	0x0800ca8d
 800c9f4:	0800ca81 	.word	0x0800ca81
 800c9f8:	0800c9fd 	.word	0x0800c9fd
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	7a5b      	ldrb	r3, [r3, #9]
 800ca00:	2bf1      	cmp	r3, #241	; 0xf1
 800ca02:	d10a      	bne.n	800ca1a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 800ca04:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800ca08:	f7ff fae6 	bl	800bfd8 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800ca0c:	f248 0005 	movw	r0, #32773	; 0x8005
 800ca10:	f7ff fb02 	bl	800c018 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800ca14:	2302      	movs	r3, #2
 800ca16:	75bb      	strb	r3, [r7, #22]
 800ca18:	e011      	b.n	800ca3e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	7a5b      	ldrb	r3, [r3, #9]
 800ca1e:	2bf2      	cmp	r3, #242	; 0xf2
 800ca20:	d10a      	bne.n	800ca38 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800ca22:	f641 500f 	movw	r0, #7439	; 0x1d0f
 800ca26:	f7ff fad7 	bl	800bfd8 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800ca2a:	f241 0021 	movw	r0, #4129	; 0x1021
 800ca2e:	f7ff faf3 	bl	800c018 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800ca32:	2306      	movs	r3, #6
 800ca34:	75bb      	strb	r3, [r7, #22]
 800ca36:	e002      	b.n	800ca3e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	7a5b      	ldrb	r3, [r3, #9]
 800ca3c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 800ca3e:	2309      	movs	r3, #9
 800ca40:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	885b      	ldrh	r3, [r3, #2]
 800ca46:	0a1b      	lsrs	r3, r3, #8
 800ca48:	b29b      	uxth	r3, r3
 800ca4a:	b2db      	uxtb	r3, r3
 800ca4c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	885b      	ldrh	r3, [r3, #2]
 800ca52:	b2db      	uxtb	r3, r3
 800ca54:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	791b      	ldrb	r3, [r3, #4]
 800ca5a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	795b      	ldrb	r3, [r3, #5]
 800ca60:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	799b      	ldrb	r3, [r3, #6]
 800ca66:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	79db      	ldrb	r3, [r3, #7]
 800ca6c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	7a1b      	ldrb	r3, [r3, #8]
 800ca72:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800ca74:	7dbb      	ldrb	r3, [r7, #22]
 800ca76:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	7a9b      	ldrb	r3, [r3, #10]
 800ca7c:	753b      	strb	r3, [r7, #20]
        break;
 800ca7e:	e022      	b.n	800cac6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800ca80:	2301      	movs	r3, #1
 800ca82:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	7b1b      	ldrb	r3, [r3, #12]
 800ca88:	733b      	strb	r3, [r7, #12]
        break;
 800ca8a:	e01c      	b.n	800cac6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 800ca8c:	2306      	movs	r3, #6
 800ca8e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	89db      	ldrh	r3, [r3, #14]
 800ca94:	0a1b      	lsrs	r3, r3, #8
 800ca96:	b29b      	uxth	r3, r3
 800ca98:	b2db      	uxtb	r3, r3
 800ca9a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	89db      	ldrh	r3, [r3, #14]
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	7c1a      	ldrb	r2, [r3, #16]
 800caa8:	4b0f      	ldr	r3, [pc, #60]	; (800cae8 <SUBGRF_SetPacketParams+0x138>)
 800caaa:	4611      	mov	r1, r2
 800caac:	7019      	strb	r1, [r3, #0]
 800caae:	4613      	mov	r3, r2
 800cab0:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	7c5b      	ldrb	r3, [r3, #17]
 800cab6:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	7c9b      	ldrb	r3, [r3, #18]
 800cabc:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	7cdb      	ldrb	r3, [r3, #19]
 800cac2:	747b      	strb	r3, [r7, #17]
        break;
 800cac4:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800cac6:	7dfb      	ldrb	r3, [r7, #23]
 800cac8:	b29b      	uxth	r3, r3
 800caca:	f107 020c 	add.w	r2, r7, #12
 800cace:	218c      	movs	r1, #140	; 0x8c
 800cad0:	4806      	ldr	r0, [pc, #24]	; (800caec <SUBGRF_SetPacketParams+0x13c>)
 800cad2:	f7fb f9e9 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
 800cad6:	e000      	b.n	800cada <SUBGRF_SetPacketParams+0x12a>
        return;
 800cad8:	bf00      	nop
}
 800cada:	3718      	adds	r7, #24
 800cadc:	46bd      	mov	sp, r7
 800cade:	bd80      	pop	{r7, pc}
 800cae0:	0800ffa8 	.word	0x0800ffa8
 800cae4:	2000097d 	.word	0x2000097d
 800cae8:	2000097e 	.word	0x2000097e
 800caec:	200006d8 	.word	0x200006d8

0800caf0 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b084      	sub	sp, #16
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	4603      	mov	r3, r0
 800caf8:	460a      	mov	r2, r1
 800cafa:	71fb      	strb	r3, [r7, #7]
 800cafc:	4613      	mov	r3, r2
 800cafe:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800cb00:	79fb      	ldrb	r3, [r7, #7]
 800cb02:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800cb04:	79bb      	ldrb	r3, [r7, #6]
 800cb06:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800cb08:	f107 020c 	add.w	r2, r7, #12
 800cb0c:	2302      	movs	r3, #2
 800cb0e:	218f      	movs	r1, #143	; 0x8f
 800cb10:	4803      	ldr	r0, [pc, #12]	; (800cb20 <SUBGRF_SetBufferBaseAddress+0x30>)
 800cb12:	f7fb f9c9 	bl	8007ea8 <HAL_SUBGHZ_ExecSetCmd>
}
 800cb16:	bf00      	nop
 800cb18:	3710      	adds	r7, #16
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	bd80      	pop	{r7, pc}
 800cb1e:	bf00      	nop
 800cb20:	200006d8 	.word	0x200006d8

0800cb24 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b082      	sub	sp, #8
 800cb28:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800cb2e:	1d3a      	adds	r2, r7, #4
 800cb30:	2301      	movs	r3, #1
 800cb32:	2115      	movs	r1, #21
 800cb34:	4806      	ldr	r0, [pc, #24]	; (800cb50 <SUBGRF_GetRssiInst+0x2c>)
 800cb36:	f7fb fa16 	bl	8007f66 <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 800cb3a:	793b      	ldrb	r3, [r7, #4]
 800cb3c:	425b      	negs	r3, r3
 800cb3e:	105b      	asrs	r3, r3, #1
 800cb40:	71fb      	strb	r3, [r7, #7]
    return rssi;
 800cb42:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800cb46:	4618      	mov	r0, r3
 800cb48:	3708      	adds	r7, #8
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	bd80      	pop	{r7, pc}
 800cb4e:	bf00      	nop
 800cb50:	200006d8 	.word	0x200006d8

0800cb54 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b084      	sub	sp, #16
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
 800cb5c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800cb5e:	f107 020c 	add.w	r2, r7, #12
 800cb62:	2302      	movs	r3, #2
 800cb64:	2113      	movs	r1, #19
 800cb66:	4810      	ldr	r0, [pc, #64]	; (800cba8 <SUBGRF_GetRxBufferStatus+0x54>)
 800cb68:	f7fb f9fd 	bl	8007f66 <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800cb6c:	f7ff fdda 	bl	800c724 <SUBGRF_GetPacketType>
 800cb70:	4603      	mov	r3, r0
 800cb72:	2b01      	cmp	r3, #1
 800cb74:	d10d      	bne.n	800cb92 <SUBGRF_GetRxBufferStatus+0x3e>
 800cb76:	4b0d      	ldr	r3, [pc, #52]	; (800cbac <SUBGRF_GetRxBufferStatus+0x58>)
 800cb78:	781b      	ldrb	r3, [r3, #0]
 800cb7a:	b2db      	uxtb	r3, r3
 800cb7c:	2b01      	cmp	r3, #1
 800cb7e:	d108      	bne.n	800cb92 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800cb80:	f240 7002 	movw	r0, #1794	; 0x702
 800cb84:	f000 f87c 	bl	800cc80 <SUBGRF_ReadRegister>
 800cb88:	4603      	mov	r3, r0
 800cb8a:	461a      	mov	r2, r3
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	701a      	strb	r2, [r3, #0]
 800cb90:	e002      	b.n	800cb98 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800cb92:	7b3a      	ldrb	r2, [r7, #12]
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800cb98:	7b7a      	ldrb	r2, [r7, #13]
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	701a      	strb	r2, [r3, #0]
}
 800cb9e:	bf00      	nop
 800cba0:	3710      	adds	r7, #16
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bd80      	pop	{r7, pc}
 800cba6:	bf00      	nop
 800cba8:	200006d8 	.word	0x200006d8
 800cbac:	2000097e 	.word	0x2000097e

0800cbb0 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b084      	sub	sp, #16
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800cbb8:	f107 020c 	add.w	r2, r7, #12
 800cbbc:	2303      	movs	r3, #3
 800cbbe:	2114      	movs	r1, #20
 800cbc0:	4823      	ldr	r0, [pc, #140]	; (800cc50 <SUBGRF_GetPacketStatus+0xa0>)
 800cbc2:	f7fb f9d0 	bl	8007f66 <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 800cbc6:	f7ff fdad 	bl	800c724 <SUBGRF_GetPacketType>
 800cbca:	4603      	mov	r3, r0
 800cbcc:	461a      	mov	r2, r3
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	781b      	ldrb	r3, [r3, #0]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d002      	beq.n	800cbe0 <SUBGRF_GetPacketStatus+0x30>
 800cbda:	2b01      	cmp	r3, #1
 800cbdc:	d013      	beq.n	800cc06 <SUBGRF_GetPacketStatus+0x56>
 800cbde:	e02a      	b.n	800cc36 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800cbe0:	7b3a      	ldrb	r2, [r7, #12]
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800cbe6:	7b7b      	ldrb	r3, [r7, #13]
 800cbe8:	425b      	negs	r3, r3
 800cbea:	105b      	asrs	r3, r3, #1
 800cbec:	b25a      	sxtb	r2, r3
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800cbf2:	7bbb      	ldrb	r3, [r7, #14]
 800cbf4:	425b      	negs	r3, r3
 800cbf6:	105b      	asrs	r3, r3, #1
 800cbf8:	b25a      	sxtb	r2, r3
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	2200      	movs	r2, #0
 800cc02:	609a      	str	r2, [r3, #8]
            break;
 800cc04:	e020      	b.n	800cc48 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800cc06:	7b3b      	ldrb	r3, [r7, #12]
 800cc08:	425b      	negs	r3, r3
 800cc0a:	105b      	asrs	r3, r3, #1
 800cc0c:	b25a      	sxtb	r2, r3
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800cc12:	7b7b      	ldrb	r3, [r7, #13]
 800cc14:	b25b      	sxtb	r3, r3
 800cc16:	3302      	adds	r3, #2
 800cc18:	109b      	asrs	r3, r3, #2
 800cc1a:	b25a      	sxtb	r2, r3
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800cc20:	7bbb      	ldrb	r3, [r7, #14]
 800cc22:	425b      	negs	r3, r3
 800cc24:	105b      	asrs	r3, r3, #1
 800cc26:	b25a      	sxtb	r2, r3
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800cc2c:	4b09      	ldr	r3, [pc, #36]	; (800cc54 <SUBGRF_GetPacketStatus+0xa4>)
 800cc2e:	681a      	ldr	r2, [r3, #0]
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	611a      	str	r2, [r3, #16]
            break;
 800cc34:	e008      	b.n	800cc48 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800cc36:	2214      	movs	r2, #20
 800cc38:	2100      	movs	r1, #0
 800cc3a:	6878      	ldr	r0, [r7, #4]
 800cc3c:	f000 fcee 	bl	800d61c <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	220f      	movs	r2, #15
 800cc44:	701a      	strb	r2, [r3, #0]
            break;
 800cc46:	bf00      	nop
    }
}
 800cc48:	bf00      	nop
 800cc4a:	3710      	adds	r7, #16
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}
 800cc50:	200006d8 	.word	0x200006d8
 800cc54:	20000980 	.word	0x20000980

0800cc58 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	b082      	sub	sp, #8
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	4603      	mov	r3, r0
 800cc60:	460a      	mov	r2, r1
 800cc62:	80fb      	strh	r3, [r7, #6]
 800cc64:	4613      	mov	r3, r2
 800cc66:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800cc68:	1d7a      	adds	r2, r7, #5
 800cc6a:	88f9      	ldrh	r1, [r7, #6]
 800cc6c:	2301      	movs	r3, #1
 800cc6e:	4803      	ldr	r0, [pc, #12]	; (800cc7c <SUBGRF_WriteRegister+0x24>)
 800cc70:	f7fb f85a 	bl	8007d28 <HAL_SUBGHZ_WriteRegisters>
}
 800cc74:	bf00      	nop
 800cc76:	3708      	adds	r7, #8
 800cc78:	46bd      	mov	sp, r7
 800cc7a:	bd80      	pop	{r7, pc}
 800cc7c:	200006d8 	.word	0x200006d8

0800cc80 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b084      	sub	sp, #16
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	4603      	mov	r3, r0
 800cc88:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800cc8a:	f107 020f 	add.w	r2, r7, #15
 800cc8e:	88f9      	ldrh	r1, [r7, #6]
 800cc90:	2301      	movs	r3, #1
 800cc92:	4804      	ldr	r0, [pc, #16]	; (800cca4 <SUBGRF_ReadRegister+0x24>)
 800cc94:	f7fb f8a7 	bl	8007de6 <HAL_SUBGHZ_ReadRegisters>
    return data;
 800cc98:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	3710      	adds	r7, #16
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}
 800cca2:	bf00      	nop
 800cca4:	200006d8 	.word	0x200006d8

0800cca8 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b082      	sub	sp, #8
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	4603      	mov	r3, r0
 800ccb0:	6039      	str	r1, [r7, #0]
 800ccb2:	80fb      	strh	r3, [r7, #6]
 800ccb4:	4613      	mov	r3, r2
 800ccb6:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800ccb8:	88bb      	ldrh	r3, [r7, #4]
 800ccba:	88f9      	ldrh	r1, [r7, #6]
 800ccbc:	683a      	ldr	r2, [r7, #0]
 800ccbe:	4803      	ldr	r0, [pc, #12]	; (800cccc <SUBGRF_WriteRegisters+0x24>)
 800ccc0:	f7fb f832 	bl	8007d28 <HAL_SUBGHZ_WriteRegisters>
}
 800ccc4:	bf00      	nop
 800ccc6:	3708      	adds	r7, #8
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	bd80      	pop	{r7, pc}
 800cccc:	200006d8 	.word	0x200006d8

0800ccd0 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b082      	sub	sp, #8
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	6039      	str	r1, [r7, #0]
 800ccda:	80fb      	strh	r3, [r7, #6]
 800ccdc:	4613      	mov	r3, r2
 800ccde:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800cce0:	88bb      	ldrh	r3, [r7, #4]
 800cce2:	88f9      	ldrh	r1, [r7, #6]
 800cce4:	683a      	ldr	r2, [r7, #0]
 800cce6:	4803      	ldr	r0, [pc, #12]	; (800ccf4 <SUBGRF_ReadRegisters+0x24>)
 800cce8:	f7fb f87d 	bl	8007de6 <HAL_SUBGHZ_ReadRegisters>
}
 800ccec:	bf00      	nop
 800ccee:	3708      	adds	r7, #8
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	bd80      	pop	{r7, pc}
 800ccf4:	200006d8 	.word	0x200006d8

0800ccf8 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b082      	sub	sp, #8
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	4603      	mov	r3, r0
 800cd00:	6039      	str	r1, [r7, #0]
 800cd02:	71fb      	strb	r3, [r7, #7]
 800cd04:	4613      	mov	r3, r2
 800cd06:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800cd08:	79bb      	ldrb	r3, [r7, #6]
 800cd0a:	b29b      	uxth	r3, r3
 800cd0c:	79f9      	ldrb	r1, [r7, #7]
 800cd0e:	683a      	ldr	r2, [r7, #0]
 800cd10:	4803      	ldr	r0, [pc, #12]	; (800cd20 <SUBGRF_WriteBuffer+0x28>)
 800cd12:	f7fb f97c 	bl	800800e <HAL_SUBGHZ_WriteBuffer>
}
 800cd16:	bf00      	nop
 800cd18:	3708      	adds	r7, #8
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd80      	pop	{r7, pc}
 800cd1e:	bf00      	nop
 800cd20:	200006d8 	.word	0x200006d8

0800cd24 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b082      	sub	sp, #8
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	6039      	str	r1, [r7, #0]
 800cd2e:	71fb      	strb	r3, [r7, #7]
 800cd30:	4613      	mov	r3, r2
 800cd32:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800cd34:	79bb      	ldrb	r3, [r7, #6]
 800cd36:	b29b      	uxth	r3, r3
 800cd38:	79f9      	ldrb	r1, [r7, #7]
 800cd3a:	683a      	ldr	r2, [r7, #0]
 800cd3c:	4803      	ldr	r0, [pc, #12]	; (800cd4c <SUBGRF_ReadBuffer+0x28>)
 800cd3e:	f7fb f9b9 	bl	80080b4 <HAL_SUBGHZ_ReadBuffer>
}
 800cd42:	bf00      	nop
 800cd44:	3708      	adds	r7, #8
 800cd46:	46bd      	mov	sp, r7
 800cd48:	bd80      	pop	{r7, pc}
 800cd4a:	bf00      	nop
 800cd4c:	200006d8 	.word	0x200006d8

0800cd50 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800cd50:	b580      	push	{r7, lr}
 800cd52:	b084      	sub	sp, #16
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	4603      	mov	r3, r0
 800cd58:	460a      	mov	r2, r1
 800cd5a:	71fb      	strb	r3, [r7, #7]
 800cd5c:	4613      	mov	r3, r2
 800cd5e:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800cd60:	2301      	movs	r3, #1
 800cd62:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800cd64:	79bb      	ldrb	r3, [r7, #6]
 800cd66:	2b01      	cmp	r3, #1
 800cd68:	d10d      	bne.n	800cd86 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800cd6a:	79fb      	ldrb	r3, [r7, #7]
 800cd6c:	2b01      	cmp	r3, #1
 800cd6e:	d104      	bne.n	800cd7a <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800cd70:	2302      	movs	r3, #2
 800cd72:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800cd74:	2004      	movs	r0, #4
 800cd76:	f000 f8df 	bl	800cf38 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800cd7a:	79fb      	ldrb	r3, [r7, #7]
 800cd7c:	2b02      	cmp	r3, #2
 800cd7e:	d107      	bne.n	800cd90 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800cd80:	2303      	movs	r3, #3
 800cd82:	73fb      	strb	r3, [r7, #15]
 800cd84:	e004      	b.n	800cd90 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800cd86:	79bb      	ldrb	r3, [r7, #6]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d101      	bne.n	800cd90 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800cd8c:	2301      	movs	r3, #1
 800cd8e:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800cd90:	7bfb      	ldrb	r3, [r7, #15]
 800cd92:	4618      	mov	r0, r3
 800cd94:	f7f7 feee 	bl	8004b74 <RBI_ConfigRFSwitch>
}
 800cd98:	bf00      	nop
 800cd9a:	3710      	adds	r7, #16
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	bd80      	pop	{r7, pc}

0800cda0 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b084      	sub	sp, #16
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	4603      	mov	r3, r0
 800cda8:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800cdaa:	2301      	movs	r3, #1
 800cdac:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800cdae:	f7f7 feef 	bl	8004b90 <RBI_GetTxConfig>
 800cdb2:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800cdb4:	68bb      	ldr	r3, [r7, #8]
 800cdb6:	2b02      	cmp	r3, #2
 800cdb8:	d016      	beq.n	800cde8 <SUBGRF_SetRfTxPower+0x48>
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	2b02      	cmp	r3, #2
 800cdbe:	dc16      	bgt.n	800cdee <SUBGRF_SetRfTxPower+0x4e>
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d003      	beq.n	800cdce <SUBGRF_SetRfTxPower+0x2e>
 800cdc6:	68bb      	ldr	r3, [r7, #8]
 800cdc8:	2b01      	cmp	r3, #1
 800cdca:	d00a      	beq.n	800cde2 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800cdcc:	e00f      	b.n	800cdee <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800cdce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cdd2:	2b0f      	cmp	r3, #15
 800cdd4:	dd02      	ble.n	800cddc <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800cdd6:	2302      	movs	r3, #2
 800cdd8:	73fb      	strb	r3, [r7, #15]
            break;
 800cdda:	e009      	b.n	800cdf0 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 800cddc:	2301      	movs	r3, #1
 800cdde:	73fb      	strb	r3, [r7, #15]
            break;
 800cde0:	e006      	b.n	800cdf0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800cde2:	2301      	movs	r3, #1
 800cde4:	73fb      	strb	r3, [r7, #15]
            break;
 800cde6:	e003      	b.n	800cdf0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 800cde8:	2302      	movs	r3, #2
 800cdea:	73fb      	strb	r3, [r7, #15]
            break;
 800cdec:	e000      	b.n	800cdf0 <SUBGRF_SetRfTxPower+0x50>
            break;
 800cdee:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800cdf0:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800cdf4:	7bfb      	ldrb	r3, [r7, #15]
 800cdf6:	2202      	movs	r2, #2
 800cdf8:	4618      	mov	r0, r3
 800cdfa:	f7ff fc9d 	bl	800c738 <SUBGRF_SetTxParams>

    return paSelect;
 800cdfe:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	3710      	adds	r7, #16
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}

0800ce08 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 800ce0c:	f7f7 fec7 	bl	8004b9e <RBI_GetWakeUpTime>
 800ce10:	4603      	mov	r3, r0
}
 800ce12:	4618      	mov	r0, r3
 800ce14:	bd80      	pop	{r7, pc}
	...

0800ce18 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b082      	sub	sp, #8
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 800ce20:	4b03      	ldr	r3, [pc, #12]	; (800ce30 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	2001      	movs	r0, #1
 800ce26:	4798      	blx	r3
}
 800ce28:	bf00      	nop
 800ce2a:	3708      	adds	r7, #8
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	bd80      	pop	{r7, pc}
 800ce30:	20000988 	.word	0x20000988

0800ce34 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800ce34:	b580      	push	{r7, lr}
 800ce36:	b082      	sub	sp, #8
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 800ce3c:	4b03      	ldr	r3, [pc, #12]	; (800ce4c <HAL_SUBGHZ_RxCpltCallback+0x18>)
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	2002      	movs	r0, #2
 800ce42:	4798      	blx	r3
}
 800ce44:	bf00      	nop
 800ce46:	3708      	adds	r7, #8
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	bd80      	pop	{r7, pc}
 800ce4c:	20000988 	.word	0x20000988

0800ce50 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b082      	sub	sp, #8
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 800ce58:	4b03      	ldr	r3, [pc, #12]	; (800ce68 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	2040      	movs	r0, #64	; 0x40
 800ce5e:	4798      	blx	r3
}
 800ce60:	bf00      	nop
 800ce62:	3708      	adds	r7, #8
 800ce64:	46bd      	mov	sp, r7
 800ce66:	bd80      	pop	{r7, pc}
 800ce68:	20000988 	.word	0x20000988

0800ce6c <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b082      	sub	sp, #8
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	6078      	str	r0, [r7, #4]
 800ce74:	460b      	mov	r3, r1
 800ce76:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 800ce78:	78fb      	ldrb	r3, [r7, #3]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d002      	beq.n	800ce84 <HAL_SUBGHZ_CADStatusCallback+0x18>
 800ce7e:	2b01      	cmp	r3, #1
 800ce80:	d005      	beq.n	800ce8e <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 800ce82:	e00a      	b.n	800ce9a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800ce84:	4b07      	ldr	r3, [pc, #28]	; (800cea4 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	2080      	movs	r0, #128	; 0x80
 800ce8a:	4798      	blx	r3
            break;
 800ce8c:	e005      	b.n	800ce9a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800ce8e:	4b05      	ldr	r3, [pc, #20]	; (800cea4 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	f44f 7080 	mov.w	r0, #256	; 0x100
 800ce96:	4798      	blx	r3
            break;
 800ce98:	bf00      	nop
    }
}
 800ce9a:	bf00      	nop
 800ce9c:	3708      	adds	r7, #8
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}
 800cea2:	bf00      	nop
 800cea4:	20000988 	.word	0x20000988

0800cea8 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b082      	sub	sp, #8
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800ceb0:	4b04      	ldr	r3, [pc, #16]	; (800cec4 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	f44f 7000 	mov.w	r0, #512	; 0x200
 800ceb8:	4798      	blx	r3
}
 800ceba:	bf00      	nop
 800cebc:	3708      	adds	r7, #8
 800cebe:	46bd      	mov	sp, r7
 800cec0:	bd80      	pop	{r7, pc}
 800cec2:	bf00      	nop
 800cec4:	20000988 	.word	0x20000988

0800cec8 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b082      	sub	sp, #8
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800ced0:	4b03      	ldr	r3, [pc, #12]	; (800cee0 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	2020      	movs	r0, #32
 800ced6:	4798      	blx	r3
}
 800ced8:	bf00      	nop
 800ceda:	3708      	adds	r7, #8
 800cedc:	46bd      	mov	sp, r7
 800cede:	bd80      	pop	{r7, pc}
 800cee0:	20000988 	.word	0x20000988

0800cee4 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b082      	sub	sp, #8
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800ceec:	4b03      	ldr	r3, [pc, #12]	; (800cefc <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	2004      	movs	r0, #4
 800cef2:	4798      	blx	r3
}
 800cef4:	bf00      	nop
 800cef6:	3708      	adds	r7, #8
 800cef8:	46bd      	mov	sp, r7
 800cefa:	bd80      	pop	{r7, pc}
 800cefc:	20000988 	.word	0x20000988

0800cf00 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b082      	sub	sp, #8
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800cf08:	4b03      	ldr	r3, [pc, #12]	; (800cf18 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	2008      	movs	r0, #8
 800cf0e:	4798      	blx	r3
}
 800cf10:	bf00      	nop
 800cf12:	3708      	adds	r7, #8
 800cf14:	46bd      	mov	sp, r7
 800cf16:	bd80      	pop	{r7, pc}
 800cf18:	20000988 	.word	0x20000988

0800cf1c <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	b082      	sub	sp, #8
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800cf24:	4b03      	ldr	r3, [pc, #12]	; (800cf34 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	2010      	movs	r0, #16
 800cf2a:	4798      	blx	r3
}
 800cf2c:	bf00      	nop
 800cf2e:	3708      	adds	r7, #8
 800cf30:	46bd      	mov	sp, r7
 800cf32:	bd80      	pop	{r7, pc}
 800cf34:	20000988 	.word	0x20000988

0800cf38 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b084      	sub	sp, #16
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	4603      	mov	r3, r0
 800cf40:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800cf42:	f7f7 fe3a 	bl	8004bba <RBI_IsDCDC>
 800cf46:	4603      	mov	r3, r0
 800cf48:	2b01      	cmp	r3, #1
 800cf4a:	d112      	bne.n	800cf72 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800cf4c:	f640 1023 	movw	r0, #2339	; 0x923
 800cf50:	f7ff fe96 	bl	800cc80 <SUBGRF_ReadRegister>
 800cf54:	4603      	mov	r3, r0
 800cf56:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 800cf58:	7bfb      	ldrb	r3, [r7, #15]
 800cf5a:	f023 0306 	bic.w	r3, r3, #6
 800cf5e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800cf60:	7bfa      	ldrb	r2, [r7, #15]
 800cf62:	79fb      	ldrb	r3, [r7, #7]
 800cf64:	4313      	orrs	r3, r2
 800cf66:	b2db      	uxtb	r3, r3
 800cf68:	4619      	mov	r1, r3
 800cf6a:	f640 1023 	movw	r0, #2339	; 0x923
 800cf6e:	f7ff fe73 	bl	800cc58 <SUBGRF_WriteRegister>
  }
}
 800cf72:	bf00      	nop
 800cf74:	3710      	adds	r7, #16
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
	...

0800cf7c <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800cf80:	2218      	movs	r2, #24
 800cf82:	2100      	movs	r1, #0
 800cf84:	4807      	ldr	r0, [pc, #28]	; (800cfa4 <UTIL_ADV_TRACE_Init+0x28>)
 800cf86:	f000 fb49 	bl	800d61c <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800cf8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cf8e:	2100      	movs	r1, #0
 800cf90:	4805      	ldr	r0, [pc, #20]	; (800cfa8 <UTIL_ADV_TRACE_Init+0x2c>)
 800cf92:	f000 fb43 	bl	800d61c <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800cf96:	4b05      	ldr	r3, [pc, #20]	; (800cfac <UTIL_ADV_TRACE_Init+0x30>)
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	4805      	ldr	r0, [pc, #20]	; (800cfb0 <UTIL_ADV_TRACE_Init+0x34>)
 800cf9c:	4798      	blx	r3
 800cf9e:	4603      	mov	r3, r0
}
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	bd80      	pop	{r7, pc}
 800cfa4:	2000098c 	.word	0x2000098c
 800cfa8:	200009a4 	.word	0x200009a4
 800cfac:	080106fc 	.word	0x080106fc
 800cfb0:	0800d22d 	.word	0x0800d22d

0800cfb4 <UTIL_ADV_TRACE_StartRxProcess>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_StartRxProcess(void (*UserCallback)(uint8_t *PData, uint16_t Size, uint8_t Error))
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b082      	sub	sp, #8
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
  /* start the RX process */
  return UTIL_TraceDriver.StartRx(UserCallback);
 800cfbc:	4b04      	ldr	r3, [pc, #16]	; (800cfd0 <UTIL_ADV_TRACE_StartRxProcess+0x1c>)
 800cfbe:	689b      	ldr	r3, [r3, #8]
 800cfc0:	6878      	ldr	r0, [r7, #4]
 800cfc2:	4798      	blx	r3
 800cfc4:	4603      	mov	r3, r0
}
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	3708      	adds	r7, #8
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	bd80      	pop	{r7, pc}
 800cfce:	bf00      	nop
 800cfd0:	080106fc 	.word	0x080106fc

0800cfd4 <UTIL_ADV_TRACE_COND_FSend>:

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 800cfd4:	b408      	push	{r3}
 800cfd6:	b580      	push	{r7, lr}
 800cfd8:	b08d      	sub	sp, #52	; 0x34
 800cfda:	af00      	add	r7, sp, #0
 800cfdc:	60f8      	str	r0, [r7, #12]
 800cfde:	60b9      	str	r1, [r7, #8]
 800cfe0:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 800cfe2:	2300      	movs	r3, #0
 800cfe4:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 800cfea:	4b37      	ldr	r3, [pc, #220]	; (800d0c8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800cfec:	7a1b      	ldrb	r3, [r3, #8]
 800cfee:	461a      	mov	r2, r3
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	4293      	cmp	r3, r2
 800cff4:	d902      	bls.n	800cffc <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 800cff6:	f06f 0304 	mvn.w	r3, #4
 800cffa:	e05e      	b.n	800d0ba <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800cffc:	4b32      	ldr	r3, [pc, #200]	; (800d0c8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800cffe:	68da      	ldr	r2, [r3, #12]
 800d000:	68bb      	ldr	r3, [r7, #8]
 800d002:	4013      	ands	r3, r2
 800d004:	68ba      	ldr	r2, [r7, #8]
 800d006:	429a      	cmp	r2, r3
 800d008:	d002      	beq.n	800d010 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 800d00a:	f06f 0305 	mvn.w	r3, #5
 800d00e:	e054      	b.n	800d0ba <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 800d010:	4b2d      	ldr	r3, [pc, #180]	; (800d0c8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800d012:	685b      	ldr	r3, [r3, #4]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d00a      	beq.n	800d02e <UTIL_ADV_TRACE_COND_FSend+0x5a>
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d007      	beq.n	800d02e <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 800d01e:	4b2a      	ldr	r3, [pc, #168]	; (800d0c8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800d020:	685b      	ldr	r3, [r3, #4]
 800d022:	f107 0116 	add.w	r1, r7, #22
 800d026:	f107 0218 	add.w	r2, r7, #24
 800d02a:	4610      	mov	r0, r2
 800d02c:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 800d02e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d032:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800d034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d036:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d038:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d03c:	4823      	ldr	r0, [pc, #140]	; (800d0cc <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 800d03e:	f001 fbe9 	bl	800e814 <vsniprintf>
 800d042:	4603      	mov	r3, r0
 800d044:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 800d046:	f000 f9f7 	bl	800d438 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 800d04a:	8afa      	ldrh	r2, [r7, #22]
 800d04c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d04e:	4413      	add	r3, r2
 800d050:	b29b      	uxth	r3, r3
 800d052:	f107 0214 	add.w	r2, r7, #20
 800d056:	4611      	mov	r1, r2
 800d058:	4618      	mov	r0, r3
 800d05a:	f000 f96f 	bl	800d33c <TRACE_AllocateBufer>
 800d05e:	4603      	mov	r3, r0
 800d060:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d064:	d025      	beq.n	800d0b2 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 800d066:	2300      	movs	r3, #0
 800d068:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800d06a:	e00e      	b.n	800d08a <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 800d06c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d06e:	8aba      	ldrh	r2, [r7, #20]
 800d070:	3330      	adds	r3, #48	; 0x30
 800d072:	443b      	add	r3, r7
 800d074:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 800d078:	4b15      	ldr	r3, [pc, #84]	; (800d0d0 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800d07a:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 800d07c:	8abb      	ldrh	r3, [r7, #20]
 800d07e:	3301      	adds	r3, #1
 800d080:	b29b      	uxth	r3, r3
 800d082:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 800d084:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d086:	3301      	adds	r3, #1
 800d088:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800d08a:	8afb      	ldrh	r3, [r7, #22]
 800d08c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d08e:	429a      	cmp	r2, r3
 800d090:	d3ec      	bcc.n	800d06c <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800d092:	8abb      	ldrh	r3, [r7, #20]
 800d094:	461a      	mov	r2, r3
 800d096:	4b0e      	ldr	r3, [pc, #56]	; (800d0d0 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800d098:	18d0      	adds	r0, r2, r3
 800d09a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d09c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d09e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d0a2:	f001 fbb7 	bl	800e814 <vsniprintf>
    va_end(vaArgs);

    TRACE_UnLock();
 800d0a6:	f000 f9e5 	bl	800d474 <TRACE_UnLock>

    return TRACE_Send();
 800d0aa:	f000 f83b 	bl	800d124 <TRACE_Send>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	e003      	b.n	800d0ba <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 800d0b2:	f000 f9df 	bl	800d474 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 800d0b6:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	3734      	adds	r7, #52	; 0x34
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d0c4:	b001      	add	sp, #4
 800d0c6:	4770      	bx	lr
 800d0c8:	2000098c 	.word	0x2000098c
 800d0cc:	20000ba4 	.word	0x20000ba4
 800d0d0:	200009a4 	.word	0x200009a4

0800d0d4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 800d0d4:	b480      	push	{r7}
 800d0d6:	b083      	sub	sp, #12
 800d0d8:	af00      	add	r7, sp, #0
 800d0da:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 800d0dc:	4a03      	ldr	r2, [pc, #12]	; (800d0ec <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	6053      	str	r3, [r2, #4]
}
 800d0e2:	bf00      	nop
 800d0e4:	370c      	adds	r7, #12
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	bc80      	pop	{r7}
 800d0ea:	4770      	bx	lr
 800d0ec:	2000098c 	.word	0x2000098c

0800d0f0 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 800d0f0:	b480      	push	{r7}
 800d0f2:	b083      	sub	sp, #12
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	4603      	mov	r3, r0
 800d0f8:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 800d0fa:	4a04      	ldr	r2, [pc, #16]	; (800d10c <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 800d0fc:	79fb      	ldrb	r3, [r7, #7]
 800d0fe:	7213      	strb	r3, [r2, #8]
}
 800d100:	bf00      	nop
 800d102:	370c      	adds	r7, #12
 800d104:	46bd      	mov	sp, r7
 800d106:	bc80      	pop	{r7}
 800d108:	4770      	bx	lr
 800d10a:	bf00      	nop
 800d10c:	2000098c 	.word	0x2000098c

0800d110 <UTIL_ADV_TRACE_GetVerboseLevel>:

uint8_t UTIL_ADV_TRACE_GetVerboseLevel(void)
{
 800d110:	b480      	push	{r7}
 800d112:	af00      	add	r7, sp, #0
	return ADV_TRACE_Ctx.CurrentVerboseLevel;
 800d114:	4b02      	ldr	r3, [pc, #8]	; (800d120 <UTIL_ADV_TRACE_GetVerboseLevel+0x10>)
 800d116:	7a1b      	ldrb	r3, [r3, #8]
}
 800d118:	4618      	mov	r0, r3
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bc80      	pop	{r7}
 800d11e:	4770      	bx	lr
 800d120:	2000098c 	.word	0x2000098c

0800d124 <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b088      	sub	sp, #32
 800d128:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 800d12a:	2300      	movs	r3, #0
 800d12c:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 800d12e:	2300      	movs	r3, #0
 800d130:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d132:	f3ef 8310 	mrs	r3, PRIMASK
 800d136:	613b      	str	r3, [r7, #16]
  return(result);
 800d138:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 800d13a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d13c:	b672      	cpsid	i
}
 800d13e:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 800d140:	f000 f9b6 	bl	800d4b0 <TRACE_IsLocked>
 800d144:	4603      	mov	r3, r0
 800d146:	2b00      	cmp	r3, #0
 800d148:	d15d      	bne.n	800d206 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 800d14a:	f000 f975 	bl	800d438 <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 800d14e:	4b34      	ldr	r3, [pc, #208]	; (800d220 <TRACE_Send+0xfc>)
 800d150:	8a1a      	ldrh	r2, [r3, #16]
 800d152:	4b33      	ldr	r3, [pc, #204]	; (800d220 <TRACE_Send+0xfc>)
 800d154:	8a5b      	ldrh	r3, [r3, #18]
 800d156:	429a      	cmp	r2, r3
 800d158:	d04d      	beq.n	800d1f6 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800d15a:	4b31      	ldr	r3, [pc, #196]	; (800d220 <TRACE_Send+0xfc>)
 800d15c:	789b      	ldrb	r3, [r3, #2]
 800d15e:	2b01      	cmp	r3, #1
 800d160:	d117      	bne.n	800d192 <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800d162:	4b2f      	ldr	r3, [pc, #188]	; (800d220 <TRACE_Send+0xfc>)
 800d164:	881a      	ldrh	r2, [r3, #0]
 800d166:	4b2e      	ldr	r3, [pc, #184]	; (800d220 <TRACE_Send+0xfc>)
 800d168:	8a1b      	ldrh	r3, [r3, #16]
 800d16a:	1ad3      	subs	r3, r2, r3
 800d16c:	b29a      	uxth	r2, r3
 800d16e:	4b2c      	ldr	r3, [pc, #176]	; (800d220 <TRACE_Send+0xfc>)
 800d170:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800d172:	4b2b      	ldr	r3, [pc, #172]	; (800d220 <TRACE_Send+0xfc>)
 800d174:	2202      	movs	r2, #2
 800d176:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 800d178:	4b29      	ldr	r3, [pc, #164]	; (800d220 <TRACE_Send+0xfc>)
 800d17a:	2200      	movs	r2, #0
 800d17c:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 800d17e:	4b28      	ldr	r3, [pc, #160]	; (800d220 <TRACE_Send+0xfc>)
 800d180:	8a9b      	ldrh	r3, [r3, #20]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d105      	bne.n	800d192 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800d186:	4b26      	ldr	r3, [pc, #152]	; (800d220 <TRACE_Send+0xfc>)
 800d188:	2200      	movs	r2, #0
 800d18a:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 800d18c:	4b24      	ldr	r3, [pc, #144]	; (800d220 <TRACE_Send+0xfc>)
 800d18e:	2200      	movs	r2, #0
 800d190:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800d192:	4b23      	ldr	r3, [pc, #140]	; (800d220 <TRACE_Send+0xfc>)
 800d194:	789b      	ldrb	r3, [r3, #2]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d115      	bne.n	800d1c6 <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800d19a:	4b21      	ldr	r3, [pc, #132]	; (800d220 <TRACE_Send+0xfc>)
 800d19c:	8a5a      	ldrh	r2, [r3, #18]
 800d19e:	4b20      	ldr	r3, [pc, #128]	; (800d220 <TRACE_Send+0xfc>)
 800d1a0:	8a1b      	ldrh	r3, [r3, #16]
 800d1a2:	429a      	cmp	r2, r3
 800d1a4:	d908      	bls.n	800d1b8 <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800d1a6:	4b1e      	ldr	r3, [pc, #120]	; (800d220 <TRACE_Send+0xfc>)
 800d1a8:	8a5a      	ldrh	r2, [r3, #18]
 800d1aa:	4b1d      	ldr	r3, [pc, #116]	; (800d220 <TRACE_Send+0xfc>)
 800d1ac:	8a1b      	ldrh	r3, [r3, #16]
 800d1ae:	1ad3      	subs	r3, r2, r3
 800d1b0:	b29a      	uxth	r2, r3
 800d1b2:	4b1b      	ldr	r3, [pc, #108]	; (800d220 <TRACE_Send+0xfc>)
 800d1b4:	829a      	strh	r2, [r3, #20]
 800d1b6:	e006      	b.n	800d1c6 <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800d1b8:	4b19      	ldr	r3, [pc, #100]	; (800d220 <TRACE_Send+0xfc>)
 800d1ba:	8a1b      	ldrh	r3, [r3, #16]
 800d1bc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d1c0:	b29a      	uxth	r2, r3
 800d1c2:	4b17      	ldr	r3, [pc, #92]	; (800d220 <TRACE_Send+0xfc>)
 800d1c4:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800d1c6:	4b16      	ldr	r3, [pc, #88]	; (800d220 <TRACE_Send+0xfc>)
 800d1c8:	8a1b      	ldrh	r3, [r3, #16]
 800d1ca:	461a      	mov	r2, r3
 800d1cc:	4b15      	ldr	r3, [pc, #84]	; (800d224 <TRACE_Send+0x100>)
 800d1ce:	4413      	add	r3, r2
 800d1d0:	61bb      	str	r3, [r7, #24]
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	f383 8810 	msr	PRIMASK, r3
}
 800d1dc:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 800d1de:	f7f6 fffd 	bl	80041dc <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800d1e2:	4b11      	ldr	r3, [pc, #68]	; (800d228 <TRACE_Send+0x104>)
 800d1e4:	68db      	ldr	r3, [r3, #12]
 800d1e6:	4a0e      	ldr	r2, [pc, #56]	; (800d220 <TRACE_Send+0xfc>)
 800d1e8:	8a92      	ldrh	r2, [r2, #20]
 800d1ea:	4611      	mov	r1, r2
 800d1ec:	69b8      	ldr	r0, [r7, #24]
 800d1ee:	4798      	blx	r3
 800d1f0:	4603      	mov	r3, r0
 800d1f2:	77fb      	strb	r3, [r7, #31]
 800d1f4:	e00d      	b.n	800d212 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 800d1f6:	f000 f93d 	bl	800d474 <TRACE_UnLock>
 800d1fa:	697b      	ldr	r3, [r7, #20]
 800d1fc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	f383 8810 	msr	PRIMASK, r3
}
 800d204:	e005      	b.n	800d212 <TRACE_Send+0xee>
 800d206:	697b      	ldr	r3, [r7, #20]
 800d208:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	f383 8810 	msr	PRIMASK, r3
}
 800d210:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 800d212:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d216:	4618      	mov	r0, r3
 800d218:	3720      	adds	r7, #32
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}
 800d21e:	bf00      	nop
 800d220:	2000098c 	.word	0x2000098c
 800d224:	200009a4 	.word	0x200009a4
 800d228:	080106fc 	.word	0x080106fc

0800d22c <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b086      	sub	sp, #24
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d234:	f3ef 8310 	mrs	r3, PRIMASK
 800d238:	613b      	str	r3, [r7, #16]
  return(result);
 800d23a:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800d23c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d23e:	b672      	cpsid	i
}
 800d240:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800d242:	4b3b      	ldr	r3, [pc, #236]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d244:	789b      	ldrb	r3, [r3, #2]
 800d246:	2b02      	cmp	r3, #2
 800d248:	d106      	bne.n	800d258 <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800d24a:	4b39      	ldr	r3, [pc, #228]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d24c:	2200      	movs	r2, #0
 800d24e:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 800d250:	4b37      	ldr	r3, [pc, #220]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d252:	2200      	movs	r2, #0
 800d254:	821a      	strh	r2, [r3, #16]
 800d256:	e00a      	b.n	800d26e <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800d258:	4b35      	ldr	r3, [pc, #212]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d25a:	8a1a      	ldrh	r2, [r3, #16]
 800d25c:	4b34      	ldr	r3, [pc, #208]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d25e:	8a9b      	ldrh	r3, [r3, #20]
 800d260:	4413      	add	r3, r2
 800d262:	b29b      	uxth	r3, r3
 800d264:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d268:	b29a      	uxth	r2, r3
 800d26a:	4b31      	ldr	r3, [pc, #196]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d26c:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800d26e:	4b30      	ldr	r3, [pc, #192]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d270:	8a1a      	ldrh	r2, [r3, #16]
 800d272:	4b2f      	ldr	r3, [pc, #188]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d274:	8a5b      	ldrh	r3, [r3, #18]
 800d276:	429a      	cmp	r2, r3
 800d278:	d04b      	beq.n	800d312 <TRACE_TxCpltCallback+0xe6>
 800d27a:	4b2d      	ldr	r3, [pc, #180]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d27c:	8adb      	ldrh	r3, [r3, #22]
 800d27e:	2b01      	cmp	r3, #1
 800d280:	d147      	bne.n	800d312 <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800d282:	4b2b      	ldr	r3, [pc, #172]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d284:	789b      	ldrb	r3, [r3, #2]
 800d286:	2b01      	cmp	r3, #1
 800d288:	d117      	bne.n	800d2ba <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800d28a:	4b29      	ldr	r3, [pc, #164]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d28c:	881a      	ldrh	r2, [r3, #0]
 800d28e:	4b28      	ldr	r3, [pc, #160]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d290:	8a1b      	ldrh	r3, [r3, #16]
 800d292:	1ad3      	subs	r3, r2, r3
 800d294:	b29a      	uxth	r2, r3
 800d296:	4b26      	ldr	r3, [pc, #152]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d298:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800d29a:	4b25      	ldr	r3, [pc, #148]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d29c:	2202      	movs	r2, #2
 800d29e:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 800d2a0:	4b23      	ldr	r3, [pc, #140]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 800d2a6:	4b22      	ldr	r3, [pc, #136]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2a8:	8a9b      	ldrh	r3, [r3, #20]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d105      	bne.n	800d2ba <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800d2ae:	4b20      	ldr	r3, [pc, #128]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2b0:	2200      	movs	r2, #0
 800d2b2:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 800d2b4:	4b1e      	ldr	r3, [pc, #120]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800d2ba:	4b1d      	ldr	r3, [pc, #116]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2bc:	789b      	ldrb	r3, [r3, #2]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d115      	bne.n	800d2ee <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800d2c2:	4b1b      	ldr	r3, [pc, #108]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2c4:	8a5a      	ldrh	r2, [r3, #18]
 800d2c6:	4b1a      	ldr	r3, [pc, #104]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2c8:	8a1b      	ldrh	r3, [r3, #16]
 800d2ca:	429a      	cmp	r2, r3
 800d2cc:	d908      	bls.n	800d2e0 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800d2ce:	4b18      	ldr	r3, [pc, #96]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2d0:	8a5a      	ldrh	r2, [r3, #18]
 800d2d2:	4b17      	ldr	r3, [pc, #92]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2d4:	8a1b      	ldrh	r3, [r3, #16]
 800d2d6:	1ad3      	subs	r3, r2, r3
 800d2d8:	b29a      	uxth	r2, r3
 800d2da:	4b15      	ldr	r3, [pc, #84]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2dc:	829a      	strh	r2, [r3, #20]
 800d2de:	e006      	b.n	800d2ee <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800d2e0:	4b13      	ldr	r3, [pc, #76]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2e2:	8a1b      	ldrh	r3, [r3, #16]
 800d2e4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d2e8:	b29a      	uxth	r2, r3
 800d2ea:	4b11      	ldr	r3, [pc, #68]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d2ec:	829a      	strh	r2, [r3, #20]
 800d2ee:	697b      	ldr	r3, [r7, #20]
 800d2f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	f383 8810 	msr	PRIMASK, r3
}
 800d2f8:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 800d2fa:	4b0e      	ldr	r3, [pc, #56]	; (800d334 <TRACE_TxCpltCallback+0x108>)
 800d2fc:	68db      	ldr	r3, [r3, #12]
 800d2fe:	4a0c      	ldr	r2, [pc, #48]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d300:	8a12      	ldrh	r2, [r2, #16]
 800d302:	4611      	mov	r1, r2
 800d304:	4a0c      	ldr	r2, [pc, #48]	; (800d338 <TRACE_TxCpltCallback+0x10c>)
 800d306:	440a      	add	r2, r1
 800d308:	4909      	ldr	r1, [pc, #36]	; (800d330 <TRACE_TxCpltCallback+0x104>)
 800d30a:	8a89      	ldrh	r1, [r1, #20]
 800d30c:	4610      	mov	r0, r2
 800d30e:	4798      	blx	r3
 800d310:	e00a      	b.n	800d328 <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 800d312:	f7f6 ff6b 	bl	80041ec <UTIL_ADV_TRACE_PostSendHook>
 800d316:	697b      	ldr	r3, [r7, #20]
 800d318:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	f383 8810 	msr	PRIMASK, r3
}
 800d320:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 800d322:	f000 f8a7 	bl	800d474 <TRACE_UnLock>
  }
}
 800d326:	bf00      	nop
 800d328:	bf00      	nop
 800d32a:	3718      	adds	r7, #24
 800d32c:	46bd      	mov	sp, r7
 800d32e:	bd80      	pop	{r7, pc}
 800d330:	2000098c 	.word	0x2000098c
 800d334:	080106fc 	.word	0x080106fc
 800d338:	200009a4 	.word	0x200009a4

0800d33c <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 800d33c:	b480      	push	{r7}
 800d33e:	b087      	sub	sp, #28
 800d340:	af00      	add	r7, sp, #0
 800d342:	4603      	mov	r3, r0
 800d344:	6039      	str	r1, [r7, #0]
 800d346:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 800d348:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d34c:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d34e:	f3ef 8310 	mrs	r3, PRIMASK
 800d352:	60fb      	str	r3, [r7, #12]
  return(result);
 800d354:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800d356:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800d358:	b672      	cpsid	i
}
 800d35a:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 800d35c:	4b35      	ldr	r3, [pc, #212]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d35e:	8a5a      	ldrh	r2, [r3, #18]
 800d360:	4b34      	ldr	r3, [pc, #208]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d362:	8a1b      	ldrh	r3, [r3, #16]
 800d364:	429a      	cmp	r2, r3
 800d366:	d11b      	bne.n	800d3a0 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800d368:	4b32      	ldr	r3, [pc, #200]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d36a:	8a5b      	ldrh	r3, [r3, #18]
 800d36c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d370:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 800d372:	88fa      	ldrh	r2, [r7, #6]
 800d374:	8afb      	ldrh	r3, [r7, #22]
 800d376:	429a      	cmp	r2, r3
 800d378:	d33a      	bcc.n	800d3f0 <TRACE_AllocateBufer+0xb4>
 800d37a:	4b2e      	ldr	r3, [pc, #184]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d37c:	8a1b      	ldrh	r3, [r3, #16]
 800d37e:	88fa      	ldrh	r2, [r7, #6]
 800d380:	429a      	cmp	r2, r3
 800d382:	d235      	bcs.n	800d3f0 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800d384:	4b2b      	ldr	r3, [pc, #172]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d386:	2201      	movs	r2, #1
 800d388:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800d38a:	4b2a      	ldr	r3, [pc, #168]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d38c:	8a5a      	ldrh	r2, [r3, #18]
 800d38e:	4b29      	ldr	r3, [pc, #164]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d390:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800d392:	4b28      	ldr	r3, [pc, #160]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d394:	8a1b      	ldrh	r3, [r3, #16]
 800d396:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 800d398:	4b26      	ldr	r3, [pc, #152]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d39a:	2200      	movs	r2, #0
 800d39c:	825a      	strh	r2, [r3, #18]
 800d39e:	e027      	b.n	800d3f0 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800d3a0:	4b24      	ldr	r3, [pc, #144]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3a2:	8a5a      	ldrh	r2, [r3, #18]
 800d3a4:	4b23      	ldr	r3, [pc, #140]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3a6:	8a1b      	ldrh	r3, [r3, #16]
 800d3a8:	429a      	cmp	r2, r3
 800d3aa:	d91b      	bls.n	800d3e4 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800d3ac:	4b21      	ldr	r3, [pc, #132]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3ae:	8a5b      	ldrh	r3, [r3, #18]
 800d3b0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d3b4:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 800d3b6:	88fa      	ldrh	r2, [r7, #6]
 800d3b8:	8afb      	ldrh	r3, [r7, #22]
 800d3ba:	429a      	cmp	r2, r3
 800d3bc:	d318      	bcc.n	800d3f0 <TRACE_AllocateBufer+0xb4>
 800d3be:	4b1d      	ldr	r3, [pc, #116]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3c0:	8a1b      	ldrh	r3, [r3, #16]
 800d3c2:	88fa      	ldrh	r2, [r7, #6]
 800d3c4:	429a      	cmp	r2, r3
 800d3c6:	d213      	bcs.n	800d3f0 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800d3c8:	4b1a      	ldr	r3, [pc, #104]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3ca:	2201      	movs	r2, #1
 800d3cc:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800d3ce:	4b19      	ldr	r3, [pc, #100]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3d0:	8a5a      	ldrh	r2, [r3, #18]
 800d3d2:	4b18      	ldr	r3, [pc, #96]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3d4:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800d3d6:	4b17      	ldr	r3, [pc, #92]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3d8:	8a1b      	ldrh	r3, [r3, #16]
 800d3da:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 800d3dc:	4b15      	ldr	r3, [pc, #84]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3de:	2200      	movs	r2, #0
 800d3e0:	825a      	strh	r2, [r3, #18]
 800d3e2:	e005      	b.n	800d3f0 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 800d3e4:	4b13      	ldr	r3, [pc, #76]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3e6:	8a1a      	ldrh	r2, [r3, #16]
 800d3e8:	4b12      	ldr	r3, [pc, #72]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3ea:	8a5b      	ldrh	r3, [r3, #18]
 800d3ec:	1ad3      	subs	r3, r2, r3
 800d3ee:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 800d3f0:	8afa      	ldrh	r2, [r7, #22]
 800d3f2:	88fb      	ldrh	r3, [r7, #6]
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d90f      	bls.n	800d418 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800d3f8:	4b0e      	ldr	r3, [pc, #56]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d3fa:	8a5a      	ldrh	r2, [r3, #18]
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 800d400:	4b0c      	ldr	r3, [pc, #48]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d402:	8a5a      	ldrh	r2, [r3, #18]
 800d404:	88fb      	ldrh	r3, [r7, #6]
 800d406:	4413      	add	r3, r2
 800d408:	b29b      	uxth	r3, r3
 800d40a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d40e:	b29a      	uxth	r2, r3
 800d410:	4b08      	ldr	r3, [pc, #32]	; (800d434 <TRACE_AllocateBufer+0xf8>)
 800d412:	825a      	strh	r2, [r3, #18]
    ret = 0;
 800d414:	2300      	movs	r3, #0
 800d416:	82bb      	strh	r3, [r7, #20]
 800d418:	693b      	ldr	r3, [r7, #16]
 800d41a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	f383 8810 	msr	PRIMASK, r3
}
 800d422:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 800d424:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 800d428:	4618      	mov	r0, r3
 800d42a:	371c      	adds	r7, #28
 800d42c:	46bd      	mov	sp, r7
 800d42e:	bc80      	pop	{r7}
 800d430:	4770      	bx	lr
 800d432:	bf00      	nop
 800d434:	2000098c 	.word	0x2000098c

0800d438 <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 800d438:	b480      	push	{r7}
 800d43a:	b085      	sub	sp, #20
 800d43c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d43e:	f3ef 8310 	mrs	r3, PRIMASK
 800d442:	607b      	str	r3, [r7, #4]
  return(result);
 800d444:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800d446:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800d448:	b672      	cpsid	i
}
 800d44a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 800d44c:	4b08      	ldr	r3, [pc, #32]	; (800d470 <TRACE_Lock+0x38>)
 800d44e:	8adb      	ldrh	r3, [r3, #22]
 800d450:	3301      	adds	r3, #1
 800d452:	b29a      	uxth	r2, r3
 800d454:	4b06      	ldr	r3, [pc, #24]	; (800d470 <TRACE_Lock+0x38>)
 800d456:	82da      	strh	r2, [r3, #22]
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	f383 8810 	msr	PRIMASK, r3
}
 800d462:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800d464:	bf00      	nop
 800d466:	3714      	adds	r7, #20
 800d468:	46bd      	mov	sp, r7
 800d46a:	bc80      	pop	{r7}
 800d46c:	4770      	bx	lr
 800d46e:	bf00      	nop
 800d470:	2000098c 	.word	0x2000098c

0800d474 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 800d474:	b480      	push	{r7}
 800d476:	b085      	sub	sp, #20
 800d478:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d47a:	f3ef 8310 	mrs	r3, PRIMASK
 800d47e:	607b      	str	r3, [r7, #4]
  return(result);
 800d480:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800d482:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800d484:	b672      	cpsid	i
}
 800d486:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 800d488:	4b08      	ldr	r3, [pc, #32]	; (800d4ac <TRACE_UnLock+0x38>)
 800d48a:	8adb      	ldrh	r3, [r3, #22]
 800d48c:	3b01      	subs	r3, #1
 800d48e:	b29a      	uxth	r2, r3
 800d490:	4b06      	ldr	r3, [pc, #24]	; (800d4ac <TRACE_UnLock+0x38>)
 800d492:	82da      	strh	r2, [r3, #22]
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d498:	68bb      	ldr	r3, [r7, #8]
 800d49a:	f383 8810 	msr	PRIMASK, r3
}
 800d49e:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800d4a0:	bf00      	nop
 800d4a2:	3714      	adds	r7, #20
 800d4a4:	46bd      	mov	sp, r7
 800d4a6:	bc80      	pop	{r7}
 800d4a8:	4770      	bx	lr
 800d4aa:	bf00      	nop
 800d4ac:	2000098c 	.word	0x2000098c

0800d4b0 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 800d4b0:	b480      	push	{r7}
 800d4b2:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 800d4b4:	4b05      	ldr	r3, [pc, #20]	; (800d4cc <TRACE_IsLocked+0x1c>)
 800d4b6:	8adb      	ldrh	r3, [r3, #22]
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	bf14      	ite	ne
 800d4bc:	2301      	movne	r3, #1
 800d4be:	2300      	moveq	r3, #0
 800d4c0:	b2db      	uxtb	r3, r3
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bc80      	pop	{r7}
 800d4c8:	4770      	bx	lr
 800d4ca:	bf00      	nop
 800d4cc:	2000098c 	.word	0x2000098c

0800d4d0 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800d4d0:	b480      	push	{r7}
 800d4d2:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800d4d4:	4b04      	ldr	r3, [pc, #16]	; (800d4e8 <UTIL_LPM_Init+0x18>)
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800d4da:	4b04      	ldr	r3, [pc, #16]	; (800d4ec <UTIL_LPM_Init+0x1c>)
 800d4dc:	2200      	movs	r2, #0
 800d4de:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800d4e0:	bf00      	nop
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	bc80      	pop	{r7}
 800d4e6:	4770      	bx	lr
 800d4e8:	20000ca4 	.word	0x20000ca4
 800d4ec:	20000ca8 	.word	0x20000ca8

0800d4f0 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800d4f0:	b480      	push	{r7}
 800d4f2:	b087      	sub	sp, #28
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
 800d4f8:	460b      	mov	r3, r1
 800d4fa:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d4fc:	f3ef 8310 	mrs	r3, PRIMASK
 800d500:	613b      	str	r3, [r7, #16]
  return(result);
 800d502:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800d504:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d506:	b672      	cpsid	i
}
 800d508:	bf00      	nop
  
  switch( state )
 800d50a:	78fb      	ldrb	r3, [r7, #3]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d008      	beq.n	800d522 <UTIL_LPM_SetStopMode+0x32>
 800d510:	2b01      	cmp	r3, #1
 800d512:	d10e      	bne.n	800d532 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800d514:	4b0d      	ldr	r3, [pc, #52]	; (800d54c <UTIL_LPM_SetStopMode+0x5c>)
 800d516:	681a      	ldr	r2, [r3, #0]
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	4313      	orrs	r3, r2
 800d51c:	4a0b      	ldr	r2, [pc, #44]	; (800d54c <UTIL_LPM_SetStopMode+0x5c>)
 800d51e:	6013      	str	r3, [r2, #0]
      break;
 800d520:	e008      	b.n	800d534 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	43da      	mvns	r2, r3
 800d526:	4b09      	ldr	r3, [pc, #36]	; (800d54c <UTIL_LPM_SetStopMode+0x5c>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	4013      	ands	r3, r2
 800d52c:	4a07      	ldr	r2, [pc, #28]	; (800d54c <UTIL_LPM_SetStopMode+0x5c>)
 800d52e:	6013      	str	r3, [r2, #0]
      break;
 800d530:	e000      	b.n	800d534 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 800d532:	bf00      	nop
 800d534:	697b      	ldr	r3, [r7, #20]
 800d536:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	f383 8810 	msr	PRIMASK, r3
}
 800d53e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800d540:	bf00      	nop
 800d542:	371c      	adds	r7, #28
 800d544:	46bd      	mov	sp, r7
 800d546:	bc80      	pop	{r7}
 800d548:	4770      	bx	lr
 800d54a:	bf00      	nop
 800d54c:	20000ca4 	.word	0x20000ca4

0800d550 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800d550:	b480      	push	{r7}
 800d552:	b087      	sub	sp, #28
 800d554:	af00      	add	r7, sp, #0
 800d556:	6078      	str	r0, [r7, #4]
 800d558:	460b      	mov	r3, r1
 800d55a:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d55c:	f3ef 8310 	mrs	r3, PRIMASK
 800d560:	613b      	str	r3, [r7, #16]
  return(result);
 800d562:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800d564:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d566:	b672      	cpsid	i
}
 800d568:	bf00      	nop
  
  switch(state)
 800d56a:	78fb      	ldrb	r3, [r7, #3]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d008      	beq.n	800d582 <UTIL_LPM_SetOffMode+0x32>
 800d570:	2b01      	cmp	r3, #1
 800d572:	d10e      	bne.n	800d592 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800d574:	4b0d      	ldr	r3, [pc, #52]	; (800d5ac <UTIL_LPM_SetOffMode+0x5c>)
 800d576:	681a      	ldr	r2, [r3, #0]
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	4313      	orrs	r3, r2
 800d57c:	4a0b      	ldr	r2, [pc, #44]	; (800d5ac <UTIL_LPM_SetOffMode+0x5c>)
 800d57e:	6013      	str	r3, [r2, #0]
      break;
 800d580:	e008      	b.n	800d594 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	43da      	mvns	r2, r3
 800d586:	4b09      	ldr	r3, [pc, #36]	; (800d5ac <UTIL_LPM_SetOffMode+0x5c>)
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	4013      	ands	r3, r2
 800d58c:	4a07      	ldr	r2, [pc, #28]	; (800d5ac <UTIL_LPM_SetOffMode+0x5c>)
 800d58e:	6013      	str	r3, [r2, #0]
      break;
 800d590:	e000      	b.n	800d594 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800d592:	bf00      	nop
 800d594:	697b      	ldr	r3, [r7, #20]
 800d596:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	f383 8810 	msr	PRIMASK, r3
}
 800d59e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800d5a0:	bf00      	nop
 800d5a2:	371c      	adds	r7, #28
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bc80      	pop	{r7}
 800d5a8:	4770      	bx	lr
 800d5aa:	bf00      	nop
 800d5ac:	20000ca8 	.word	0x20000ca8

0800d5b0 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b084      	sub	sp, #16
 800d5b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d5b6:	f3ef 8310 	mrs	r3, PRIMASK
 800d5ba:	60bb      	str	r3, [r7, #8]
  return(result);
 800d5bc:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 800d5be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800d5c0:	b672      	cpsid	i
}
 800d5c2:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 800d5c4:	4b12      	ldr	r3, [pc, #72]	; (800d610 <UTIL_LPM_EnterLowPower+0x60>)
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d006      	beq.n	800d5da <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 800d5cc:	4b11      	ldr	r3, [pc, #68]	; (800d614 <UTIL_LPM_EnterLowPower+0x64>)
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 800d5d2:	4b10      	ldr	r3, [pc, #64]	; (800d614 <UTIL_LPM_EnterLowPower+0x64>)
 800d5d4:	685b      	ldr	r3, [r3, #4]
 800d5d6:	4798      	blx	r3
 800d5d8:	e010      	b.n	800d5fc <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 800d5da:	4b0f      	ldr	r3, [pc, #60]	; (800d618 <UTIL_LPM_EnterLowPower+0x68>)
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d006      	beq.n	800d5f0 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 800d5e2:	4b0c      	ldr	r3, [pc, #48]	; (800d614 <UTIL_LPM_EnterLowPower+0x64>)
 800d5e4:	689b      	ldr	r3, [r3, #8]
 800d5e6:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 800d5e8:	4b0a      	ldr	r3, [pc, #40]	; (800d614 <UTIL_LPM_EnterLowPower+0x64>)
 800d5ea:	68db      	ldr	r3, [r3, #12]
 800d5ec:	4798      	blx	r3
 800d5ee:	e005      	b.n	800d5fc <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 800d5f0:	4b08      	ldr	r3, [pc, #32]	; (800d614 <UTIL_LPM_EnterLowPower+0x64>)
 800d5f2:	691b      	ldr	r3, [r3, #16]
 800d5f4:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 800d5f6:	4b07      	ldr	r3, [pc, #28]	; (800d614 <UTIL_LPM_EnterLowPower+0x64>)
 800d5f8:	695b      	ldr	r3, [r3, #20]
 800d5fa:	4798      	blx	r3
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	f383 8810 	msr	PRIMASK, r3
}
 800d606:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 800d608:	bf00      	nop
 800d60a:	3710      	adds	r7, #16
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}
 800d610:	20000ca4 	.word	0x20000ca4
 800d614:	080106a4 	.word	0x080106a4
 800d618:	20000ca8 	.word	0x20000ca8

0800d61c <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 800d61c:	b480      	push	{r7}
 800d61e:	b085      	sub	sp, #20
 800d620:	af00      	add	r7, sp, #0
 800d622:	6078      	str	r0, [r7, #4]
 800d624:	460b      	mov	r3, r1
 800d626:	70fb      	strb	r3, [r7, #3]
 800d628:	4613      	mov	r3, r2
 800d62a:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	60fb      	str	r3, [r7, #12]
  while( size-- )
 800d630:	e004      	b.n	800d63c <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	1c5a      	adds	r2, r3, #1
 800d636:	60fa      	str	r2, [r7, #12]
 800d638:	78fa      	ldrb	r2, [r7, #3]
 800d63a:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800d63c:	883b      	ldrh	r3, [r7, #0]
 800d63e:	1e5a      	subs	r2, r3, #1
 800d640:	803a      	strh	r2, [r7, #0]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d1f5      	bne.n	800d632 <UTIL_MEM_set_8+0x16>
  }
}
 800d646:	bf00      	nop
 800d648:	bf00      	nop
 800d64a:	3714      	adds	r7, #20
 800d64c:	46bd      	mov	sp, r7
 800d64e:	bc80      	pop	{r7}
 800d650:	4770      	bx	lr
	...

0800d654 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b08c      	sub	sp, #48	; 0x30
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800d65c:	4b67      	ldr	r3, [pc, #412]	; (800d7fc <UTIL_SEQ_Run+0x1a8>)
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 800d662:	4b66      	ldr	r3, [pc, #408]	; (800d7fc <UTIL_SEQ_Run+0x1a8>)
 800d664:	681a      	ldr	r2, [r3, #0]
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	4013      	ands	r3, r2
 800d66a:	4a64      	ldr	r2, [pc, #400]	; (800d7fc <UTIL_SEQ_Run+0x1a8>)
 800d66c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 800d66e:	e083      	b.n	800d778 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 800d670:	2300      	movs	r3, #0
 800d672:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 800d674:	e002      	b.n	800d67c <UTIL_SEQ_Run+0x28>
    {
      counter++;
 800d676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d678:	3301      	adds	r3, #1
 800d67a:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 800d67c:	4a60      	ldr	r2, [pc, #384]	; (800d800 <UTIL_SEQ_Run+0x1ac>)
 800d67e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d680:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d684:	4b5f      	ldr	r3, [pc, #380]	; (800d804 <UTIL_SEQ_Run+0x1b0>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	401a      	ands	r2, r3
 800d68a:	4b5c      	ldr	r3, [pc, #368]	; (800d7fc <UTIL_SEQ_Run+0x1a8>)
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	4013      	ands	r3, r2
 800d690:	2b00      	cmp	r3, #0
 800d692:	d0f0      	beq.n	800d676 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 800d694:	4a5a      	ldr	r2, [pc, #360]	; (800d800 <UTIL_SEQ_Run+0x1ac>)
 800d696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d698:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d69c:	4b59      	ldr	r3, [pc, #356]	; (800d804 <UTIL_SEQ_Run+0x1b0>)
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	401a      	ands	r2, r3
 800d6a2:	4b56      	ldr	r3, [pc, #344]	; (800d7fc <UTIL_SEQ_Run+0x1a8>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	4013      	ands	r3, r2
 800d6a8:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800d6aa:	4a55      	ldr	r2, [pc, #340]	; (800d800 <UTIL_SEQ_Run+0x1ac>)
 800d6ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6ae:	00db      	lsls	r3, r3, #3
 800d6b0:	4413      	add	r3, r2
 800d6b2:	685a      	ldr	r2, [r3, #4]
 800d6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6b6:	4013      	ands	r3, r2
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d106      	bne.n	800d6ca <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800d6bc:	4a50      	ldr	r2, [pc, #320]	; (800d800 <UTIL_SEQ_Run+0x1ac>)
 800d6be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6c0:	00db      	lsls	r3, r3, #3
 800d6c2:	4413      	add	r3, r2
 800d6c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d6c8:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800d6ca:	4a4d      	ldr	r2, [pc, #308]	; (800d800 <UTIL_SEQ_Run+0x1ac>)
 800d6cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6ce:	00db      	lsls	r3, r3, #3
 800d6d0:	4413      	add	r3, r2
 800d6d2:	685a      	ldr	r2, [r3, #4]
 800d6d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6d6:	4013      	ands	r3, r2
 800d6d8:	4618      	mov	r0, r3
 800d6da:	f000 f8f9 	bl	800d8d0 <SEQ_BitPosition>
 800d6de:	4603      	mov	r3, r0
 800d6e0:	461a      	mov	r2, r3
 800d6e2:	4b49      	ldr	r3, [pc, #292]	; (800d808 <UTIL_SEQ_Run+0x1b4>)
 800d6e4:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800d6e6:	4a46      	ldr	r2, [pc, #280]	; (800d800 <UTIL_SEQ_Run+0x1ac>)
 800d6e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6ea:	00db      	lsls	r3, r3, #3
 800d6ec:	4413      	add	r3, r2
 800d6ee:	685a      	ldr	r2, [r3, #4]
 800d6f0:	4b45      	ldr	r3, [pc, #276]	; (800d808 <UTIL_SEQ_Run+0x1b4>)
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	2101      	movs	r1, #1
 800d6f6:	fa01 f303 	lsl.w	r3, r1, r3
 800d6fa:	43db      	mvns	r3, r3
 800d6fc:	401a      	ands	r2, r3
 800d6fe:	4940      	ldr	r1, [pc, #256]	; (800d800 <UTIL_SEQ_Run+0x1ac>)
 800d700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d702:	00db      	lsls	r3, r3, #3
 800d704:	440b      	add	r3, r1
 800d706:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d708:	f3ef 8310 	mrs	r3, PRIMASK
 800d70c:	61bb      	str	r3, [r7, #24]
  return(result);
 800d70e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d710:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800d712:	b672      	cpsid	i
}
 800d714:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800d716:	4b3c      	ldr	r3, [pc, #240]	; (800d808 <UTIL_SEQ_Run+0x1b4>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	2201      	movs	r2, #1
 800d71c:	fa02 f303 	lsl.w	r3, r2, r3
 800d720:	43da      	mvns	r2, r3
 800d722:	4b3a      	ldr	r3, [pc, #232]	; (800d80c <UTIL_SEQ_Run+0x1b8>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	4013      	ands	r3, r2
 800d728:	4a38      	ldr	r2, [pc, #224]	; (800d80c <UTIL_SEQ_Run+0x1b8>)
 800d72a:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800d72c:	2302      	movs	r3, #2
 800d72e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d730:	e013      	b.n	800d75a <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800d732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d734:	3b01      	subs	r3, #1
 800d736:	4a32      	ldr	r2, [pc, #200]	; (800d800 <UTIL_SEQ_Run+0x1ac>)
 800d738:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800d73c:	4b32      	ldr	r3, [pc, #200]	; (800d808 <UTIL_SEQ_Run+0x1b4>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	2201      	movs	r2, #1
 800d742:	fa02 f303 	lsl.w	r3, r2, r3
 800d746:	43da      	mvns	r2, r3
 800d748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d74a:	3b01      	subs	r3, #1
 800d74c:	400a      	ands	r2, r1
 800d74e:	492c      	ldr	r1, [pc, #176]	; (800d800 <UTIL_SEQ_Run+0x1ac>)
 800d750:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800d754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d756:	3b01      	subs	r3, #1
 800d758:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d75a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d1e8      	bne.n	800d732 <UTIL_SEQ_Run+0xde>
 800d760:	6a3b      	ldr	r3, [r7, #32]
 800d762:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d764:	697b      	ldr	r3, [r7, #20]
 800d766:	f383 8810 	msr	PRIMASK, r3
}
 800d76a:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800d76c:	4b26      	ldr	r3, [pc, #152]	; (800d808 <UTIL_SEQ_Run+0x1b4>)
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	4a27      	ldr	r2, [pc, #156]	; (800d810 <UTIL_SEQ_Run+0x1bc>)
 800d772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d776:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 800d778:	4b24      	ldr	r3, [pc, #144]	; (800d80c <UTIL_SEQ_Run+0x1b8>)
 800d77a:	681a      	ldr	r2, [r3, #0]
 800d77c:	4b21      	ldr	r3, [pc, #132]	; (800d804 <UTIL_SEQ_Run+0x1b0>)
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	401a      	ands	r2, r3
 800d782:	4b1e      	ldr	r3, [pc, #120]	; (800d7fc <UTIL_SEQ_Run+0x1a8>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	4013      	ands	r3, r2
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d007      	beq.n	800d79c <UTIL_SEQ_Run+0x148>
 800d78c:	4b21      	ldr	r3, [pc, #132]	; (800d814 <UTIL_SEQ_Run+0x1c0>)
 800d78e:	681a      	ldr	r2, [r3, #0]
 800d790:	4b21      	ldr	r3, [pc, #132]	; (800d818 <UTIL_SEQ_Run+0x1c4>)
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	4013      	ands	r3, r2
 800d796:	2b00      	cmp	r3, #0
 800d798:	f43f af6a 	beq.w	800d670 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800d79c:	4b1a      	ldr	r3, [pc, #104]	; (800d808 <UTIL_SEQ_Run+0x1b4>)
 800d79e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d7a2:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800d7a4:	f000 f888 	bl	800d8b8 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d7a8:	f3ef 8310 	mrs	r3, PRIMASK
 800d7ac:	613b      	str	r3, [r7, #16]
  return(result);
 800d7ae:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800d7b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800d7b2:	b672      	cpsid	i
}
 800d7b4:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 800d7b6:	4b15      	ldr	r3, [pc, #84]	; (800d80c <UTIL_SEQ_Run+0x1b8>)
 800d7b8:	681a      	ldr	r2, [r3, #0]
 800d7ba:	4b12      	ldr	r3, [pc, #72]	; (800d804 <UTIL_SEQ_Run+0x1b0>)
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	401a      	ands	r2, r3
 800d7c0:	4b0e      	ldr	r3, [pc, #56]	; (800d7fc <UTIL_SEQ_Run+0x1a8>)
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	4013      	ands	r3, r2
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d108      	bne.n	800d7dc <UTIL_SEQ_Run+0x188>
 800d7ca:	4b12      	ldr	r3, [pc, #72]	; (800d814 <UTIL_SEQ_Run+0x1c0>)
 800d7cc:	681a      	ldr	r2, [r3, #0]
 800d7ce:	4b12      	ldr	r3, [pc, #72]	; (800d818 <UTIL_SEQ_Run+0x1c4>)
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	4013      	ands	r3, r2
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d101      	bne.n	800d7dc <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 800d7d8:	f7f6 fc8e 	bl	80040f8 <UTIL_SEQ_Idle>
 800d7dc:	69fb      	ldr	r3, [r7, #28]
 800d7de:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	f383 8810 	msr	PRIMASK, r3
}
 800d7e6:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 800d7e8:	f000 f86c 	bl	800d8c4 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800d7ec:	4a03      	ldr	r2, [pc, #12]	; (800d7fc <UTIL_SEQ_Run+0x1a8>)
 800d7ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7f0:	6013      	str	r3, [r2, #0]

  return;
 800d7f2:	bf00      	nop
}
 800d7f4:	3730      	adds	r7, #48	; 0x30
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	bd80      	pop	{r7, pc}
 800d7fa:	bf00      	nop
 800d7fc:	20000020 	.word	0x20000020
 800d800:	20000d3c 	.word	0x20000d3c
 800d804:	2000001c 	.word	0x2000001c
 800d808:	20000cb8 	.word	0x20000cb8
 800d80c:	20000cac 	.word	0x20000cac
 800d810:	20000cbc 	.word	0x20000cbc
 800d814:	20000cb0 	.word	0x20000cb0
 800d818:	20000cb4 	.word	0x20000cb4

0800d81c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b088      	sub	sp, #32
 800d820:	af00      	add	r7, sp, #0
 800d822:	60f8      	str	r0, [r7, #12]
 800d824:	60b9      	str	r1, [r7, #8]
 800d826:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d828:	f3ef 8310 	mrs	r3, PRIMASK
 800d82c:	617b      	str	r3, [r7, #20]
  return(result);
 800d82e:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800d830:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800d832:	b672      	cpsid	i
}
 800d834:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800d836:	68f8      	ldr	r0, [r7, #12]
 800d838:	f000 f84a 	bl	800d8d0 <SEQ_BitPosition>
 800d83c:	4603      	mov	r3, r0
 800d83e:	4619      	mov	r1, r3
 800d840:	4a06      	ldr	r2, [pc, #24]	; (800d85c <UTIL_SEQ_RegTask+0x40>)
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d848:	69fb      	ldr	r3, [r7, #28]
 800d84a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d84c:	69bb      	ldr	r3, [r7, #24]
 800d84e:	f383 8810 	msr	PRIMASK, r3
}
 800d852:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800d854:	bf00      	nop
}
 800d856:	3720      	adds	r7, #32
 800d858:	46bd      	mov	sp, r7
 800d85a:	bd80      	pop	{r7, pc}
 800d85c:	20000cbc 	.word	0x20000cbc

0800d860 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800d860:	b480      	push	{r7}
 800d862:	b087      	sub	sp, #28
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
 800d868:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d86a:	f3ef 8310 	mrs	r3, PRIMASK
 800d86e:	60fb      	str	r3, [r7, #12]
  return(result);
 800d870:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d872:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d874:	b672      	cpsid	i
}
 800d876:	bf00      	nop

  TaskSet |= TaskId_bm;
 800d878:	4b0d      	ldr	r3, [pc, #52]	; (800d8b0 <UTIL_SEQ_SetTask+0x50>)
 800d87a:	681a      	ldr	r2, [r3, #0]
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	4313      	orrs	r3, r2
 800d880:	4a0b      	ldr	r2, [pc, #44]	; (800d8b0 <UTIL_SEQ_SetTask+0x50>)
 800d882:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800d884:	4a0b      	ldr	r2, [pc, #44]	; (800d8b4 <UTIL_SEQ_SetTask+0x54>)
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	431a      	orrs	r2, r3
 800d890:	4908      	ldr	r1, [pc, #32]	; (800d8b4 <UTIL_SEQ_SetTask+0x54>)
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800d898:	697b      	ldr	r3, [r7, #20]
 800d89a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d89c:	693b      	ldr	r3, [r7, #16]
 800d89e:	f383 8810 	msr	PRIMASK, r3
}
 800d8a2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800d8a4:	bf00      	nop
}
 800d8a6:	371c      	adds	r7, #28
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	bc80      	pop	{r7}
 800d8ac:	4770      	bx	lr
 800d8ae:	bf00      	nop
 800d8b0:	20000cac 	.word	0x20000cac
 800d8b4:	20000d3c 	.word	0x20000d3c

0800d8b8 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800d8b8:	b480      	push	{r7}
 800d8ba:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800d8bc:	bf00      	nop
}
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	bc80      	pop	{r7}
 800d8c2:	4770      	bx	lr

0800d8c4 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800d8c4:	b480      	push	{r7}
 800d8c6:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800d8c8:	bf00      	nop
}
 800d8ca:	46bd      	mov	sp, r7
 800d8cc:	bc80      	pop	{r7}
 800d8ce:	4770      	bx	lr

0800d8d0 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800d8d0:	b480      	push	{r7}
 800d8d2:	b085      	sub	sp, #20
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 800d8d8:	2300      	movs	r3, #0
 800d8da:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	0c1b      	lsrs	r3, r3, #16
 800d8e0:	041b      	lsls	r3, r3, #16
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d104      	bne.n	800d8f0 <SEQ_BitPosition+0x20>
 800d8e6:	2310      	movs	r3, #16
 800d8e8:	73fb      	strb	r3, [r7, #15]
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	041b      	lsls	r3, r3, #16
 800d8ee:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d105      	bne.n	800d906 <SEQ_BitPosition+0x36>
 800d8fa:	7bfb      	ldrb	r3, [r7, #15]
 800d8fc:	3308      	adds	r3, #8
 800d8fe:	73fb      	strb	r3, [r7, #15]
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	021b      	lsls	r3, r3, #8
 800d904:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d105      	bne.n	800d91c <SEQ_BitPosition+0x4c>
 800d910:	7bfb      	ldrb	r3, [r7, #15]
 800d912:	3304      	adds	r3, #4
 800d914:	73fb      	strb	r3, [r7, #15]
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	011b      	lsls	r3, r3, #4
 800d91a:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	0f1b      	lsrs	r3, r3, #28
 800d920:	4a06      	ldr	r2, [pc, #24]	; (800d93c <SEQ_BitPosition+0x6c>)
 800d922:	5cd2      	ldrb	r2, [r2, r3]
 800d924:	7bfb      	ldrb	r3, [r7, #15]
 800d926:	4413      	add	r3, r2
 800d928:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800d92a:	7bfb      	ldrb	r3, [r7, #15]
 800d92c:	f1c3 031f 	rsb	r3, r3, #31
 800d930:	b2db      	uxtb	r3, r3
}
 800d932:	4618      	mov	r0, r3
 800d934:	3714      	adds	r7, #20
 800d936:	46bd      	mov	sp, r7
 800d938:	bc80      	pop	{r7}
 800d93a:	4770      	bx	lr
 800d93c:	080108fc 	.word	0x080108fc

0800d940 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 800d940:	b082      	sub	sp, #8
 800d942:	b480      	push	{r7}
 800d944:	b087      	sub	sp, #28
 800d946:	af00      	add	r7, sp, #0
 800d948:	60f8      	str	r0, [r7, #12]
 800d94a:	1d38      	adds	r0, r7, #4
 800d94c:	e880 0006 	stmia.w	r0, {r1, r2}
 800d950:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 800d952:	2300      	movs	r3, #0
 800d954:	613b      	str	r3, [r7, #16]
 800d956:	2300      	movs	r3, #0
 800d958:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 800d95a:	687a      	ldr	r2, [r7, #4]
 800d95c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d95e:	4413      	add	r3, r2
 800d960:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 800d962:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800d966:	b29a      	uxth	r2, r3
 800d968:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800d96c:	b29b      	uxth	r3, r3
 800d96e:	4413      	add	r3, r2
 800d970:	b29b      	uxth	r3, r3
 800d972:	b21b      	sxth	r3, r3
 800d974:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 800d976:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800d97a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d97e:	db0a      	blt.n	800d996 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 800d980:	693b      	ldr	r3, [r7, #16]
 800d982:	3301      	adds	r3, #1
 800d984:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 800d986:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800d98a:	b29b      	uxth	r3, r3
 800d98c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 800d990:	b29b      	uxth	r3, r3
 800d992:	b21b      	sxth	r3, r3
 800d994:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	461a      	mov	r2, r3
 800d99a:	f107 0310 	add.w	r3, r7, #16
 800d99e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d9a2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800d9a6:	68f8      	ldr	r0, [r7, #12]
 800d9a8:	371c      	adds	r7, #28
 800d9aa:	46bd      	mov	sp, r7
 800d9ac:	bc80      	pop	{r7}
 800d9ae:	b002      	add	sp, #8
 800d9b0:	4770      	bx	lr
	...

0800d9b4 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b08a      	sub	sp, #40	; 0x28
 800d9b8:	af02      	add	r7, sp, #8
 800d9ba:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800d9bc:	2300      	movs	r3, #0
 800d9be:	61bb      	str	r3, [r7, #24]
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	613b      	str	r3, [r7, #16]
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800d9cc:	4b14      	ldr	r3, [pc, #80]	; (800da20 <SysTimeGet+0x6c>)
 800d9ce:	691b      	ldr	r3, [r3, #16]
 800d9d0:	f107 0218 	add.w	r2, r7, #24
 800d9d4:	3204      	adds	r2, #4
 800d9d6:	4610      	mov	r0, r2
 800d9d8:	4798      	blx	r3
 800d9da:	4603      	mov	r3, r0
 800d9dc:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800d9de:	4b10      	ldr	r3, [pc, #64]	; (800da20 <SysTimeGet+0x6c>)
 800d9e0:	68db      	ldr	r3, [r3, #12]
 800d9e2:	4798      	blx	r3
 800d9e4:	4603      	mov	r3, r0
 800d9e6:	b21b      	sxth	r3, r3
 800d9e8:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800d9ea:	4b0d      	ldr	r3, [pc, #52]	; (800da20 <SysTimeGet+0x6c>)
 800d9ec:	685b      	ldr	r3, [r3, #4]
 800d9ee:	4798      	blx	r3
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 800d9f4:	f107 0010 	add.w	r0, r7, #16
 800d9f8:	69fb      	ldr	r3, [r7, #28]
 800d9fa:	9300      	str	r3, [sp, #0]
 800d9fc:	69bb      	ldr	r3, [r7, #24]
 800d9fe:	f107 0208 	add.w	r2, r7, #8
 800da02:	ca06      	ldmia	r2, {r1, r2}
 800da04:	f7ff ff9c 	bl	800d940 <SysTimeAdd>

  return sysTime;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	461a      	mov	r2, r3
 800da0c:	f107 0310 	add.w	r3, r7, #16
 800da10:	e893 0003 	ldmia.w	r3, {r0, r1}
 800da14:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800da18:	6878      	ldr	r0, [r7, #4]
 800da1a:	3720      	adds	r7, #32
 800da1c:	46bd      	mov	sp, r7
 800da1e:	bd80      	pop	{r7, pc}
 800da20:	080106e8 	.word	0x080106e8

0800da24 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 800da28:	4b04      	ldr	r3, [pc, #16]	; (800da3c <UTIL_TIMER_Init+0x18>)
 800da2a:	2200      	movs	r2, #0
 800da2c:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 800da2e:	4b04      	ldr	r3, [pc, #16]	; (800da40 <UTIL_TIMER_Init+0x1c>)
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	4798      	blx	r3
 800da34:	4603      	mov	r3, r0
}
 800da36:	4618      	mov	r0, r3
 800da38:	bd80      	pop	{r7, pc}
 800da3a:	bf00      	nop
 800da3c:	20000d4c 	.word	0x20000d4c
 800da40:	080106bc 	.word	0x080106bc

0800da44 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b084      	sub	sp, #16
 800da48:	af00      	add	r7, sp, #0
 800da4a:	60f8      	str	r0, [r7, #12]
 800da4c:	60b9      	str	r1, [r7, #8]
 800da4e:	603b      	str	r3, [r7, #0]
 800da50:	4613      	mov	r3, r2
 800da52:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d023      	beq.n	800daa2 <UTIL_TIMER_Create+0x5e>
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d020      	beq.n	800daa2 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	2200      	movs	r2, #0
 800da64:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800da66:	4b11      	ldr	r3, [pc, #68]	; (800daac <UTIL_TIMER_Create+0x68>)
 800da68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da6a:	68b8      	ldr	r0, [r7, #8]
 800da6c:	4798      	blx	r3
 800da6e:	4602      	mov	r2, r0
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	2200      	movs	r2, #0
 800da78:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	2200      	movs	r2, #0
 800da7e:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	2200      	movs	r2, #0
 800da84:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	683a      	ldr	r2, [r7, #0]
 800da8a:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	69ba      	ldr	r2, [r7, #24]
 800da90:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	79fa      	ldrb	r2, [r7, #7]
 800da96:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	2200      	movs	r2, #0
 800da9c:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 800da9e:	2300      	movs	r3, #0
 800daa0:	e000      	b.n	800daa4 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 800daa2:	2301      	movs	r3, #1
  }
}
 800daa4:	4618      	mov	r0, r3
 800daa6:	3710      	adds	r7, #16
 800daa8:	46bd      	mov	sp, r7
 800daaa:	bd80      	pop	{r7, pc}
 800daac:	080106bc 	.word	0x080106bc

0800dab0 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 800dab0:	b580      	push	{r7, lr}
 800dab2:	b08a      	sub	sp, #40	; 0x28
 800dab4:	af00      	add	r7, sp, #0
 800dab6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800dab8:	2300      	movs	r3, #0
 800daba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d056      	beq.n	800db72 <UTIL_TIMER_Start+0xc2>
 800dac4:	6878      	ldr	r0, [r7, #4]
 800dac6:	f000 f9a9 	bl	800de1c <TimerExists>
 800daca:	4603      	mov	r3, r0
 800dacc:	f083 0301 	eor.w	r3, r3, #1
 800dad0:	b2db      	uxtb	r3, r3
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d04d      	beq.n	800db72 <UTIL_TIMER_Start+0xc2>
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	7a5b      	ldrb	r3, [r3, #9]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d149      	bne.n	800db72 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dade:	f3ef 8310 	mrs	r3, PRIMASK
 800dae2:	613b      	str	r3, [r7, #16]
  return(result);
 800dae4:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800dae6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800dae8:	b672      	cpsid	i
}
 800daea:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	685b      	ldr	r3, [r3, #4]
 800daf0:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800daf2:	4b24      	ldr	r3, [pc, #144]	; (800db84 <UTIL_TIMER_Start+0xd4>)
 800daf4:	6a1b      	ldr	r3, [r3, #32]
 800daf6:	4798      	blx	r3
 800daf8:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800dafa:	6a3a      	ldr	r2, [r7, #32]
 800dafc:	69bb      	ldr	r3, [r7, #24]
 800dafe:	429a      	cmp	r2, r3
 800db00:	d201      	bcs.n	800db06 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 800db02:	69bb      	ldr	r3, [r7, #24]
 800db04:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	6a3a      	ldr	r2, [r7, #32]
 800db0a:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	2200      	movs	r2, #0
 800db10:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	2201      	movs	r2, #1
 800db16:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2200      	movs	r2, #0
 800db1c:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 800db1e:	4b1a      	ldr	r3, [pc, #104]	; (800db88 <UTIL_TIMER_Start+0xd8>)
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d106      	bne.n	800db34 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800db26:	4b17      	ldr	r3, [pc, #92]	; (800db84 <UTIL_TIMER_Start+0xd4>)
 800db28:	691b      	ldr	r3, [r3, #16]
 800db2a:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800db2c:	6878      	ldr	r0, [r7, #4]
 800db2e:	f000 f9eb 	bl	800df08 <TimerInsertNewHeadTimer>
 800db32:	e017      	b.n	800db64 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800db34:	4b13      	ldr	r3, [pc, #76]	; (800db84 <UTIL_TIMER_Start+0xd4>)
 800db36:	699b      	ldr	r3, [r3, #24]
 800db38:	4798      	blx	r3
 800db3a:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681a      	ldr	r2, [r3, #0]
 800db40:	697b      	ldr	r3, [r7, #20]
 800db42:	441a      	add	r2, r3
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681a      	ldr	r2, [r3, #0]
 800db4c:	4b0e      	ldr	r3, [pc, #56]	; (800db88 <UTIL_TIMER_Start+0xd8>)
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	429a      	cmp	r2, r3
 800db54:	d203      	bcs.n	800db5e <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800db56:	6878      	ldr	r0, [r7, #4]
 800db58:	f000 f9d6 	bl	800df08 <TimerInsertNewHeadTimer>
 800db5c:	e002      	b.n	800db64 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 800db5e:	6878      	ldr	r0, [r7, #4]
 800db60:	f000 f9a2 	bl	800dea8 <TimerInsertTimer>
 800db64:	69fb      	ldr	r3, [r7, #28]
 800db66:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	f383 8810 	msr	PRIMASK, r3
}
 800db6e:	bf00      	nop
  {
 800db70:	e002      	b.n	800db78 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 800db72:	2301      	movs	r3, #1
 800db74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 800db78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	3728      	adds	r7, #40	; 0x28
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}
 800db84:	080106bc 	.word	0x080106bc
 800db88:	20000d4c 	.word	0x20000d4c

0800db8c <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b088      	sub	sp, #32
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800db94:	2300      	movs	r3, #0
 800db96:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d05b      	beq.n	800dc56 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db9e:	f3ef 8310 	mrs	r3, PRIMASK
 800dba2:	60fb      	str	r3, [r7, #12]
  return(result);
 800dba4:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800dba6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800dba8:	b672      	cpsid	i
}
 800dbaa:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800dbac:	4b2d      	ldr	r3, [pc, #180]	; (800dc64 <UTIL_TIMER_Stop+0xd8>)
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800dbb2:	4b2c      	ldr	r3, [pc, #176]	; (800dc64 <UTIL_TIMER_Stop+0xd8>)
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	2201      	movs	r2, #1
 800dbbc:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 800dbbe:	4b29      	ldr	r3, [pc, #164]	; (800dc64 <UTIL_TIMER_Stop+0xd8>)
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d041      	beq.n	800dc4a <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	2200      	movs	r2, #0
 800dbca:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800dbcc:	4b25      	ldr	r3, [pc, #148]	; (800dc64 <UTIL_TIMER_Stop+0xd8>)
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	687a      	ldr	r2, [r7, #4]
 800dbd2:	429a      	cmp	r2, r3
 800dbd4:	d134      	bne.n	800dc40 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800dbd6:	4b23      	ldr	r3, [pc, #140]	; (800dc64 <UTIL_TIMER_Stop+0xd8>)
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	2200      	movs	r2, #0
 800dbdc:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 800dbde:	4b21      	ldr	r3, [pc, #132]	; (800dc64 <UTIL_TIMER_Stop+0xd8>)
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	695b      	ldr	r3, [r3, #20]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d00a      	beq.n	800dbfe <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800dbe8:	4b1e      	ldr	r3, [pc, #120]	; (800dc64 <UTIL_TIMER_Stop+0xd8>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	695b      	ldr	r3, [r3, #20]
 800dbee:	4a1d      	ldr	r2, [pc, #116]	; (800dc64 <UTIL_TIMER_Stop+0xd8>)
 800dbf0:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 800dbf2:	4b1c      	ldr	r3, [pc, #112]	; (800dc64 <UTIL_TIMER_Stop+0xd8>)
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	f000 f92c 	bl	800de54 <TimerSetTimeout>
 800dbfc:	e023      	b.n	800dc46 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 800dbfe:	4b1a      	ldr	r3, [pc, #104]	; (800dc68 <UTIL_TIMER_Stop+0xdc>)
 800dc00:	68db      	ldr	r3, [r3, #12]
 800dc02:	4798      	blx	r3
            TimerListHead = NULL;
 800dc04:	4b17      	ldr	r3, [pc, #92]	; (800dc64 <UTIL_TIMER_Stop+0xd8>)
 800dc06:	2200      	movs	r2, #0
 800dc08:	601a      	str	r2, [r3, #0]
 800dc0a:	e01c      	b.n	800dc46 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 800dc0c:	697a      	ldr	r2, [r7, #20]
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	429a      	cmp	r2, r3
 800dc12:	d110      	bne.n	800dc36 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 800dc14:	697b      	ldr	r3, [r7, #20]
 800dc16:	695b      	ldr	r3, [r3, #20]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d006      	beq.n	800dc2a <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 800dc1c:	697b      	ldr	r3, [r7, #20]
 800dc1e:	695b      	ldr	r3, [r3, #20]
 800dc20:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800dc22:	69bb      	ldr	r3, [r7, #24]
 800dc24:	697a      	ldr	r2, [r7, #20]
 800dc26:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800dc28:	e00d      	b.n	800dc46 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800dc2e:	69bb      	ldr	r3, [r7, #24]
 800dc30:	697a      	ldr	r2, [r7, #20]
 800dc32:	615a      	str	r2, [r3, #20]
            break;
 800dc34:	e007      	b.n	800dc46 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800dc36:	697b      	ldr	r3, [r7, #20]
 800dc38:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800dc3a:	697b      	ldr	r3, [r7, #20]
 800dc3c:	695b      	ldr	r3, [r3, #20]
 800dc3e:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 800dc40:	697b      	ldr	r3, [r7, #20]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d1e2      	bne.n	800dc0c <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800dc46:	2300      	movs	r3, #0
 800dc48:	77fb      	strb	r3, [r7, #31]
 800dc4a:	693b      	ldr	r3, [r7, #16]
 800dc4c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc4e:	68bb      	ldr	r3, [r7, #8]
 800dc50:	f383 8810 	msr	PRIMASK, r3
}
 800dc54:	e001      	b.n	800dc5a <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800dc56:	2301      	movs	r3, #1
 800dc58:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800dc5a:	7ffb      	ldrb	r3, [r7, #31]
}
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	3720      	adds	r7, #32
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd80      	pop	{r7, pc}
 800dc64:	20000d4c 	.word	0x20000d4c
 800dc68:	080106bc 	.word	0x080106bc

0800dc6c <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	b084      	sub	sp, #16
 800dc70:	af00      	add	r7, sp, #0
 800dc72:	6078      	str	r0, [r7, #4]
 800dc74:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800dc76:	2300      	movs	r3, #0
 800dc78:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d102      	bne.n	800dc86 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 800dc80:	2301      	movs	r3, #1
 800dc82:	73fb      	strb	r3, [r7, #15]
 800dc84:	e014      	b.n	800dcb0 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800dc86:	4b0d      	ldr	r3, [pc, #52]	; (800dcbc <UTIL_TIMER_SetPeriod+0x50>)
 800dc88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc8a:	6838      	ldr	r0, [r7, #0]
 800dc8c:	4798      	blx	r3
 800dc8e:	4602      	mov	r2, r0
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 800dc94:	6878      	ldr	r0, [r7, #4]
 800dc96:	f000 f8c1 	bl	800de1c <TimerExists>
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d007      	beq.n	800dcb0 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 800dca0:	6878      	ldr	r0, [r7, #4]
 800dca2:	f7ff ff73 	bl	800db8c <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f7ff ff02 	bl	800dab0 <UTIL_TIMER_Start>
 800dcac:	4603      	mov	r3, r0
 800dcae:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800dcb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	3710      	adds	r7, #16
 800dcb6:	46bd      	mov	sp, r7
 800dcb8:	bd80      	pop	{r7, pc}
 800dcba:	bf00      	nop
 800dcbc:	080106bc 	.word	0x080106bc

0800dcc0 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 800dcc0:	b590      	push	{r4, r7, lr}
 800dcc2:	b089      	sub	sp, #36	; 0x24
 800dcc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dcc6:	f3ef 8310 	mrs	r3, PRIMASK
 800dcca:	60bb      	str	r3, [r7, #8]
  return(result);
 800dccc:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800dcce:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800dcd0:	b672      	cpsid	i
}
 800dcd2:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 800dcd4:	4b38      	ldr	r3, [pc, #224]	; (800ddb8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800dcd6:	695b      	ldr	r3, [r3, #20]
 800dcd8:	4798      	blx	r3
 800dcda:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800dcdc:	4b36      	ldr	r3, [pc, #216]	; (800ddb8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800dcde:	691b      	ldr	r3, [r3, #16]
 800dce0:	4798      	blx	r3
 800dce2:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 800dce4:	693a      	ldr	r2, [r7, #16]
 800dce6:	697b      	ldr	r3, [r7, #20]
 800dce8:	1ad3      	subs	r3, r2, r3
 800dcea:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 800dcec:	4b33      	ldr	r3, [pc, #204]	; (800ddbc <UTIL_TIMER_IRQ_Handler+0xfc>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d037      	beq.n	800dd64 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 800dcf4:	4b31      	ldr	r3, [pc, #196]	; (800ddbc <UTIL_TIMER_IRQ_Handler+0xfc>)
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 800dcfa:	69fb      	ldr	r3, [r7, #28]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	68fa      	ldr	r2, [r7, #12]
 800dd00:	429a      	cmp	r2, r3
 800dd02:	d206      	bcs.n	800dd12 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 800dd04:	69fb      	ldr	r3, [r7, #28]
 800dd06:	681a      	ldr	r2, [r3, #0]
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	1ad2      	subs	r2, r2, r3
 800dd0c:	69fb      	ldr	r3, [r7, #28]
 800dd0e:	601a      	str	r2, [r3, #0]
 800dd10:	e002      	b.n	800dd18 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 800dd12:	69fb      	ldr	r3, [r7, #28]
 800dd14:	2200      	movs	r2, #0
 800dd16:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 800dd18:	69fb      	ldr	r3, [r7, #28]
 800dd1a:	695b      	ldr	r3, [r3, #20]
 800dd1c:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 800dd1e:	69fb      	ldr	r3, [r7, #28]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d1ea      	bne.n	800dcfa <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800dd24:	e01e      	b.n	800dd64 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 800dd26:	4b25      	ldr	r3, [pc, #148]	; (800ddbc <UTIL_TIMER_IRQ_Handler+0xfc>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 800dd2c:	4b23      	ldr	r3, [pc, #140]	; (800ddbc <UTIL_TIMER_IRQ_Handler+0xfc>)
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	695b      	ldr	r3, [r3, #20]
 800dd32:	4a22      	ldr	r2, [pc, #136]	; (800ddbc <UTIL_TIMER_IRQ_Handler+0xfc>)
 800dd34:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 800dd36:	69fb      	ldr	r3, [r7, #28]
 800dd38:	2200      	movs	r2, #0
 800dd3a:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 800dd3c:	69fb      	ldr	r3, [r7, #28]
 800dd3e:	2200      	movs	r2, #0
 800dd40:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 800dd42:	69fb      	ldr	r3, [r7, #28]
 800dd44:	68db      	ldr	r3, [r3, #12]
 800dd46:	69fa      	ldr	r2, [r7, #28]
 800dd48:	6912      	ldr	r2, [r2, #16]
 800dd4a:	4610      	mov	r0, r2
 800dd4c:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800dd4e:	69fb      	ldr	r3, [r7, #28]
 800dd50:	7adb      	ldrb	r3, [r3, #11]
 800dd52:	2b01      	cmp	r3, #1
 800dd54:	d106      	bne.n	800dd64 <UTIL_TIMER_IRQ_Handler+0xa4>
 800dd56:	69fb      	ldr	r3, [r7, #28]
 800dd58:	7a9b      	ldrb	r3, [r3, #10]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d102      	bne.n	800dd64 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 800dd5e:	69f8      	ldr	r0, [r7, #28]
 800dd60:	f7ff fea6 	bl	800dab0 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800dd64:	4b15      	ldr	r3, [pc, #84]	; (800ddbc <UTIL_TIMER_IRQ_Handler+0xfc>)
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d00d      	beq.n	800dd88 <UTIL_TIMER_IRQ_Handler+0xc8>
 800dd6c:	4b13      	ldr	r3, [pc, #76]	; (800ddbc <UTIL_TIMER_IRQ_Handler+0xfc>)
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d0d7      	beq.n	800dd26 <UTIL_TIMER_IRQ_Handler+0x66>
 800dd76:	4b11      	ldr	r3, [pc, #68]	; (800ddbc <UTIL_TIMER_IRQ_Handler+0xfc>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	681c      	ldr	r4, [r3, #0]
 800dd7c:	4b0e      	ldr	r3, [pc, #56]	; (800ddb8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800dd7e:	699b      	ldr	r3, [r3, #24]
 800dd80:	4798      	blx	r3
 800dd82:	4603      	mov	r3, r0
 800dd84:	429c      	cmp	r4, r3
 800dd86:	d3ce      	bcc.n	800dd26 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800dd88:	4b0c      	ldr	r3, [pc, #48]	; (800ddbc <UTIL_TIMER_IRQ_Handler+0xfc>)
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d009      	beq.n	800dda4 <UTIL_TIMER_IRQ_Handler+0xe4>
 800dd90:	4b0a      	ldr	r3, [pc, #40]	; (800ddbc <UTIL_TIMER_IRQ_Handler+0xfc>)
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	7a1b      	ldrb	r3, [r3, #8]
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d104      	bne.n	800dda4 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 800dd9a:	4b08      	ldr	r3, [pc, #32]	; (800ddbc <UTIL_TIMER_IRQ_Handler+0xfc>)
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	4618      	mov	r0, r3
 800dda0:	f000 f858 	bl	800de54 <TimerSetTimeout>
 800dda4:	69bb      	ldr	r3, [r7, #24]
 800dda6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f383 8810 	msr	PRIMASK, r3
}
 800ddae:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 800ddb0:	bf00      	nop
 800ddb2:	3724      	adds	r7, #36	; 0x24
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	bd90      	pop	{r4, r7, pc}
 800ddb8:	080106bc 	.word	0x080106bc
 800ddbc:	20000d4c 	.word	0x20000d4c

0800ddc0 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b082      	sub	sp, #8
 800ddc4:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800ddc6:	4b06      	ldr	r3, [pc, #24]	; (800dde0 <UTIL_TIMER_GetCurrentTime+0x20>)
 800ddc8:	69db      	ldr	r3, [r3, #28]
 800ddca:	4798      	blx	r3
 800ddcc:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 800ddce:	4b04      	ldr	r3, [pc, #16]	; (800dde0 <UTIL_TIMER_GetCurrentTime+0x20>)
 800ddd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ddd2:	6878      	ldr	r0, [r7, #4]
 800ddd4:	4798      	blx	r3
 800ddd6:	4603      	mov	r3, r0
}
 800ddd8:	4618      	mov	r0, r3
 800ddda:	3708      	adds	r7, #8
 800dddc:	46bd      	mov	sp, r7
 800ddde:	bd80      	pop	{r7, pc}
 800dde0:	080106bc 	.word	0x080106bc

0800dde4 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b084      	sub	sp, #16
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800ddec:	4b0a      	ldr	r3, [pc, #40]	; (800de18 <UTIL_TIMER_GetElapsedTime+0x34>)
 800ddee:	69db      	ldr	r3, [r3, #28]
 800ddf0:	4798      	blx	r3
 800ddf2:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800ddf4:	4b08      	ldr	r3, [pc, #32]	; (800de18 <UTIL_TIMER_GetElapsedTime+0x34>)
 800ddf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddf8:	6878      	ldr	r0, [r7, #4]
 800ddfa:	4798      	blx	r3
 800ddfc:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800ddfe:	4b06      	ldr	r3, [pc, #24]	; (800de18 <UTIL_TIMER_GetElapsedTime+0x34>)
 800de00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de02:	68f9      	ldr	r1, [r7, #12]
 800de04:	68ba      	ldr	r2, [r7, #8]
 800de06:	1a8a      	subs	r2, r1, r2
 800de08:	4610      	mov	r0, r2
 800de0a:	4798      	blx	r3
 800de0c:	4603      	mov	r3, r0
}
 800de0e:	4618      	mov	r0, r3
 800de10:	3710      	adds	r7, #16
 800de12:	46bd      	mov	sp, r7
 800de14:	bd80      	pop	{r7, pc}
 800de16:	bf00      	nop
 800de18:	080106bc 	.word	0x080106bc

0800de1c <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 800de1c:	b480      	push	{r7}
 800de1e:	b085      	sub	sp, #20
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800de24:	4b0a      	ldr	r3, [pc, #40]	; (800de50 <TimerExists+0x34>)
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800de2a:	e008      	b.n	800de3e <TimerExists+0x22>
  {
    if( cur == TimerObject )
 800de2c:	68fa      	ldr	r2, [r7, #12]
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	429a      	cmp	r2, r3
 800de32:	d101      	bne.n	800de38 <TimerExists+0x1c>
    {
      return true;
 800de34:	2301      	movs	r3, #1
 800de36:	e006      	b.n	800de46 <TimerExists+0x2a>
    }
    cur = cur->Next;
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	695b      	ldr	r3, [r3, #20]
 800de3c:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d1f3      	bne.n	800de2c <TimerExists+0x10>
  }
  return false;
 800de44:	2300      	movs	r3, #0
}
 800de46:	4618      	mov	r0, r3
 800de48:	3714      	adds	r7, #20
 800de4a:	46bd      	mov	sp, r7
 800de4c:	bc80      	pop	{r7}
 800de4e:	4770      	bx	lr
 800de50:	20000d4c 	.word	0x20000d4c

0800de54 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800de54:	b590      	push	{r4, r7, lr}
 800de56:	b085      	sub	sp, #20
 800de58:	af00      	add	r7, sp, #0
 800de5a:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800de5c:	4b11      	ldr	r3, [pc, #68]	; (800dea4 <TimerSetTimeout+0x50>)
 800de5e:	6a1b      	ldr	r3, [r3, #32]
 800de60:	4798      	blx	r3
 800de62:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	2201      	movs	r2, #1
 800de68:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	681c      	ldr	r4, [r3, #0]
 800de6e:	4b0d      	ldr	r3, [pc, #52]	; (800dea4 <TimerSetTimeout+0x50>)
 800de70:	699b      	ldr	r3, [r3, #24]
 800de72:	4798      	blx	r3
 800de74:	4602      	mov	r2, r0
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	4413      	add	r3, r2
 800de7a:	429c      	cmp	r4, r3
 800de7c:	d207      	bcs.n	800de8e <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800de7e:	4b09      	ldr	r3, [pc, #36]	; (800dea4 <TimerSetTimeout+0x50>)
 800de80:	699b      	ldr	r3, [r3, #24]
 800de82:	4798      	blx	r3
 800de84:	4602      	mov	r2, r0
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	441a      	add	r2, r3
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800de8e:	4b05      	ldr	r3, [pc, #20]	; (800dea4 <TimerSetTimeout+0x50>)
 800de90:	689b      	ldr	r3, [r3, #8]
 800de92:	687a      	ldr	r2, [r7, #4]
 800de94:	6812      	ldr	r2, [r2, #0]
 800de96:	4610      	mov	r0, r2
 800de98:	4798      	blx	r3
}
 800de9a:	bf00      	nop
 800de9c:	3714      	adds	r7, #20
 800de9e:	46bd      	mov	sp, r7
 800dea0:	bd90      	pop	{r4, r7, pc}
 800dea2:	bf00      	nop
 800dea4:	080106bc 	.word	0x080106bc

0800dea8 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800dea8:	b480      	push	{r7}
 800deaa:	b085      	sub	sp, #20
 800deac:	af00      	add	r7, sp, #0
 800deae:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800deb0:	4b14      	ldr	r3, [pc, #80]	; (800df04 <TimerInsertTimer+0x5c>)
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800deb6:	4b13      	ldr	r3, [pc, #76]	; (800df04 <TimerInsertTimer+0x5c>)
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	695b      	ldr	r3, [r3, #20]
 800debc:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 800debe:	e012      	b.n	800dee6 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	681a      	ldr	r2, [r3, #0]
 800dec4:	68bb      	ldr	r3, [r7, #8]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	429a      	cmp	r2, r3
 800deca:	d905      	bls.n	800ded8 <TimerInsertTimer+0x30>
    {
        cur = next;
 800decc:	68bb      	ldr	r3, [r7, #8]
 800dece:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 800ded0:	68bb      	ldr	r3, [r7, #8]
 800ded2:	695b      	ldr	r3, [r3, #20]
 800ded4:	60bb      	str	r3, [r7, #8]
 800ded6:	e006      	b.n	800dee6 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	687a      	ldr	r2, [r7, #4]
 800dedc:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	68ba      	ldr	r2, [r7, #8]
 800dee2:	615a      	str	r2, [r3, #20]
        return;
 800dee4:	e009      	b.n	800defa <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	695b      	ldr	r3, [r3, #20]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d1e8      	bne.n	800dec0 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	687a      	ldr	r2, [r7, #4]
 800def2:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	2200      	movs	r2, #0
 800def8:	615a      	str	r2, [r3, #20]
}
 800defa:	3714      	adds	r7, #20
 800defc:	46bd      	mov	sp, r7
 800defe:	bc80      	pop	{r7}
 800df00:	4770      	bx	lr
 800df02:	bf00      	nop
 800df04:	20000d4c 	.word	0x20000d4c

0800df08 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800df08:	b580      	push	{r7, lr}
 800df0a:	b084      	sub	sp, #16
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800df10:	4b0b      	ldr	r3, [pc, #44]	; (800df40 <TimerInsertNewHeadTimer+0x38>)
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d002      	beq.n	800df22 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	2200      	movs	r2, #0
 800df20:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	68fa      	ldr	r2, [r7, #12]
 800df26:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 800df28:	4a05      	ldr	r2, [pc, #20]	; (800df40 <TimerInsertNewHeadTimer+0x38>)
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800df2e:	4b04      	ldr	r3, [pc, #16]	; (800df40 <TimerInsertNewHeadTimer+0x38>)
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	4618      	mov	r0, r3
 800df34:	f7ff ff8e 	bl	800de54 <TimerSetTimeout>
}
 800df38:	bf00      	nop
 800df3a:	3710      	adds	r7, #16
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd80      	pop	{r7, pc}
 800df40:	20000d4c 	.word	0x20000d4c

0800df44 <tiny_vfscanf>:
 * vfscanf
 */

static inline int
VFSCANF(const char *str, const char *fmt0, va_list ap)
{
 800df44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800df48:	f5ad 7d2c 	sub.w	sp, sp, #688	; 0x2b0
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800df52:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 800df56:	6018      	str	r0, [r3, #0]
 800df58:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800df5c:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 800df60:	6019      	str	r1, [r3, #0]
 800df62:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800df66:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800df6a:	601a      	str	r2, [r3, #0]
  u_char *fmt = (u_char *)fmt0;
 800df6c:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800df70:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
#else  
  static short basefix[17] =
    { 10, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 };
#endif
    
   fp_p = str;
 800df7a:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800df7e:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
  fp_r = strlen(str);
 800df88:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800df8c:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 800df90:	6818      	ldr	r0, [r3, #0]
 800df92:	f7f2 f8f5 	bl	8000180 <strlen>
 800df96:	4603      	mov	r3, r0
 800df98:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288

  nassigned = 0;
 800df9c:	2300      	movs	r3, #0
 800df9e:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
  nread = 0;
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
  base = 0;    /* XXX just to keep gcc happy */
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
  for (;;) {
    c = *fmt++;
 800dfae:	f8d7 22ac 	ldr.w	r2, [r7, #684]	; 0x2ac
 800dfb2:	1c53      	adds	r3, r2, #1
 800dfb4:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
 800dfb8:	7813      	ldrb	r3, [r2, #0]
 800dfba:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
    if (c == 0)
 800dfbe:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d102      	bne.n	800dfcc <tiny_vfscanf+0x88>
      return (nassigned);
 800dfc6:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800dfca:	e386      	b.n	800e6da <tiny_vfscanf+0x796>
          isspace(*fp_p))
        nread++, fp_r--, fp_p++;
      continue;
    }
#endif
    if (c != '%')
 800dfcc:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800dfd0:	2b25      	cmp	r3, #37	; 0x25
 800dfd2:	f040 809f 	bne.w	800e114 <tiny_vfscanf+0x1d0>
      goto literal;
    width = 0;
 800dfd6:	2300      	movs	r3, #0
 800dfd8:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
    flags = 0;
 800dfdc:	2300      	movs	r3, #0
 800dfde:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
    /*
     * switch on the format.  continue if done;
     * break once format type is derived.
     */
again:    c = *fmt++;
 800dfe2:	f8d7 22ac 	ldr.w	r2, [r7, #684]	; 0x2ac
 800dfe6:	1c53      	adds	r3, r2, #1
 800dfe8:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
 800dfec:	7813      	ldrb	r3, [r2, #0]
 800dfee:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
    switch (c) {
 800dff2:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800dff6:	2b78      	cmp	r3, #120	; 0x78
 800dff8:	f300 8102 	bgt.w	800e200 <tiny_vfscanf+0x2bc>
 800dffc:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e000:	2b44      	cmp	r3, #68	; 0x44
 800e002:	da13      	bge.n	800e02c <tiny_vfscanf+0xe8>
 800e004:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e008:	2b39      	cmp	r3, #57	; 0x39
 800e00a:	f300 80f9 	bgt.w	800e200 <tiny_vfscanf+0x2bc>
 800e00e:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e012:	2b30      	cmp	r3, #48	; 0x30
 800e014:	f280 80bc 	bge.w	800e190 <tiny_vfscanf+0x24c>
 800e018:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	f000 80ec 	beq.w	800e1fa <tiny_vfscanf+0x2b6>
 800e022:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e026:	2b25      	cmp	r3, #37	; 0x25
 800e028:	d075      	beq.n	800e116 <tiny_vfscanf+0x1d2>
      if (isupper(c))
        flags |= LONG;
      c = CT_INT;
      base = 10;
#endif
      break;
 800e02a:	e0e9      	b.n	800e200 <tiny_vfscanf+0x2bc>
    switch (c) {
 800e02c:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e030:	3b44      	subs	r3, #68	; 0x44
 800e032:	2b34      	cmp	r3, #52	; 0x34
 800e034:	f200 80e4 	bhi.w	800e200 <tiny_vfscanf+0x2bc>
 800e038:	a201      	add	r2, pc, #4	; (adr r2, 800e040 <tiny_vfscanf+0xfc>)
 800e03a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e03e:	bf00      	nop
 800e040:	0800e1ad 	.word	0x0800e1ad
 800e044:	0800e201 	.word	0x0800e201
 800e048:	0800e201 	.word	0x0800e201
 800e04c:	0800e201 	.word	0x0800e201
 800e050:	0800e201 	.word	0x0800e201
 800e054:	0800e201 	.word	0x0800e201
 800e058:	0800e201 	.word	0x0800e201
 800e05c:	0800e201 	.word	0x0800e201
 800e060:	0800e201 	.word	0x0800e201
 800e064:	0800e201 	.word	0x0800e201
 800e068:	0800e201 	.word	0x0800e201
 800e06c:	0800e201 	.word	0x0800e201
 800e070:	0800e201 	.word	0x0800e201
 800e074:	0800e201 	.word	0x0800e201
 800e078:	0800e201 	.word	0x0800e201
 800e07c:	0800e201 	.word	0x0800e201
 800e080:	0800e201 	.word	0x0800e201
 800e084:	0800e201 	.word	0x0800e201
 800e088:	0800e201 	.word	0x0800e201
 800e08c:	0800e201 	.word	0x0800e201
 800e090:	0800e1e1 	.word	0x0800e1e1
 800e094:	0800e201 	.word	0x0800e201
 800e098:	0800e201 	.word	0x0800e201
 800e09c:	0800e201 	.word	0x0800e201
 800e0a0:	0800e201 	.word	0x0800e201
 800e0a4:	0800e201 	.word	0x0800e201
 800e0a8:	0800e201 	.word	0x0800e201
 800e0ac:	0800e201 	.word	0x0800e201
 800e0b0:	0800e201 	.word	0x0800e201
 800e0b4:	0800e201 	.word	0x0800e201
 800e0b8:	0800e201 	.word	0x0800e201
 800e0bc:	0800e201 	.word	0x0800e201
 800e0c0:	0800e1b9 	.word	0x0800e1b9
 800e0c4:	0800e201 	.word	0x0800e201
 800e0c8:	0800e201 	.word	0x0800e201
 800e0cc:	0800e201 	.word	0x0800e201
 800e0d0:	0800e153 	.word	0x0800e153
 800e0d4:	0800e201 	.word	0x0800e201
 800e0d8:	0800e201 	.word	0x0800e201
 800e0dc:	0800e201 	.word	0x0800e201
 800e0e0:	0800e183 	.word	0x0800e183
 800e0e4:	0800e201 	.word	0x0800e201
 800e0e8:	0800e201 	.word	0x0800e201
 800e0ec:	0800e201 	.word	0x0800e201
 800e0f0:	0800e201 	.word	0x0800e201
 800e0f4:	0800e201 	.word	0x0800e201
 800e0f8:	0800e201 	.word	0x0800e201
 800e0fc:	0800e201 	.word	0x0800e201
 800e100:	0800e201 	.word	0x0800e201
 800e104:	0800e1c7 	.word	0x0800e1c7
 800e108:	0800e201 	.word	0x0800e201
 800e10c:	0800e201 	.word	0x0800e201
 800e110:	0800e1e1 	.word	0x0800e1e1
      goto literal;
 800e114:	bf00      	nop
      if (fp_r <= 0 && __srefill(fp))
 800e116:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	f340 82cb 	ble.w	800e6b6 <tiny_vfscanf+0x772>
      if (*fp_p != c)
 800e120:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 800e124:	781b      	ldrb	r3, [r3, #0]
 800e126:	461a      	mov	r2, r3
 800e128:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e12c:	4293      	cmp	r3, r2
 800e12e:	f040 82cf 	bne.w	800e6d0 <tiny_vfscanf+0x78c>
      fp_r--, fp_p++;
 800e132:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800e136:	3b01      	subs	r3, #1
 800e138:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 800e13c:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 800e140:	3301      	adds	r3, #1
 800e142:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
      nread++;
 800e146:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 800e14a:	3301      	adds	r3, #1
 800e14c:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
      continue;
 800e150:	e2b0      	b.n	800e6b4 <tiny_vfscanf+0x770>
      if (*fmt == 'h') {
 800e152:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 800e156:	781b      	ldrb	r3, [r3, #0]
 800e158:	2b68      	cmp	r3, #104	; 0x68
 800e15a:	d10b      	bne.n	800e174 <tiny_vfscanf+0x230>
        fmt++;
 800e15c:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 800e160:	3301      	adds	r3, #1
 800e162:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
        flags |= SHORTSHORT;
 800e166:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e16a:	f043 0308 	orr.w	r3, r3, #8
 800e16e:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 800e172:	e736      	b.n	800dfe2 <tiny_vfscanf+0x9e>
        flags |= SHORT;
 800e174:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e178:	f043 0304 	orr.w	r3, r3, #4
 800e17c:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      goto again;
 800e180:	e72f      	b.n	800dfe2 <tiny_vfscanf+0x9e>
      flags |= LONG;
 800e182:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e186:	f043 0301 	orr.w	r3, r3, #1
 800e18a:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      goto again;
 800e18e:	e728      	b.n	800dfe2 <tiny_vfscanf+0x9e>
      width = width * 10 + c - '0';
 800e190:	f8d7 22a4 	ldr.w	r2, [r7, #676]	; 0x2a4
 800e194:	4613      	mov	r3, r2
 800e196:	009b      	lsls	r3, r3, #2
 800e198:	4413      	add	r3, r2
 800e19a:	005b      	lsls	r3, r3, #1
 800e19c:	461a      	mov	r2, r3
 800e19e:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e1a2:	4413      	add	r3, r2
 800e1a4:	3b30      	subs	r3, #48	; 0x30
 800e1a6:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
      goto again;
 800e1aa:	e71a      	b.n	800dfe2 <tiny_vfscanf+0x9e>
      flags |= LONG;
 800e1ac:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e1b0:	f043 0301 	orr.w	r3, r3, #1
 800e1b4:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      c = CT_INT;
 800e1b8:	2303      	movs	r3, #3
 800e1ba:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
      base = 10;
 800e1be:	230a      	movs	r3, #10
 800e1c0:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
      break;
 800e1c4:	e01d      	b.n	800e202 <tiny_vfscanf+0x2be>
      c = CT_INT;
 800e1c6:	2303      	movs	r3, #3
 800e1c8:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
      flags |= UNSIGNED;
 800e1cc:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e1d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800e1d4:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      base = 10;
 800e1d8:	230a      	movs	r3, #10
 800e1da:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
      break;
 800e1de:	e010      	b.n	800e202 <tiny_vfscanf+0x2be>
      c = CT_INT;
 800e1e0:	2303      	movs	r3, #3
 800e1e2:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
      flags |= UNSIGNED;
 800e1e6:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e1ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800e1ee:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      base = 16;
 800e1f2:	2310      	movs	r3, #16
 800e1f4:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
      break;
 800e1f8:	e003      	b.n	800e202 <tiny_vfscanf+0x2be>
      return (EOF);
 800e1fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e1fe:	e26c      	b.n	800e6da <tiny_vfscanf+0x796>
      break;
 800e200:	bf00      	nop
    }

    /*
     * We have a conversion that requires input.
     */
    if (fp_r <= 0 && __srefill(fp))
 800e202:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800e206:	2b00      	cmp	r3, #0
 800e208:	f340 8257 	ble.w	800e6ba <tiny_vfscanf+0x776>
#endif
    
    /*
     * Do the conversion.
     */
    switch (c) {
 800e20c:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e210:	2b03      	cmp	r3, #3
 800e212:	f47f aecc 	bne.w	800dfae <tiny_vfscanf+0x6a>
#ifdef hardway
      if (width == 0 || width > sizeof(buf) - 1)
        width = sizeof(buf) - 1;
#else
      /* size_t is unsigned, hence this optimisation */
      if (--width > sizeof(buf) - 2)
 800e216:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800e21a:	3b01      	subs	r3, #1
 800e21c:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
 800e220:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800e224:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e228:	d303      	bcc.n	800e232 <tiny_vfscanf+0x2ee>
        width = sizeof(buf) - 2;
 800e22a:	f240 13ff 	movw	r3, #511	; 0x1ff
 800e22e:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
      width++;
 800e232:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800e236:	3301      	adds	r3, #1
 800e238:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
#endif

#ifdef TINY_NO_OX
      flags |= SIGNOK | NDIGITS;
 800e23c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e240:	f443 43a0 	orr.w	r3, r3, #20480	; 0x5000
 800e244:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
      flags |= SIGNOK | NDIGITS | NZDIGITS;
#endif
      
      sign_minus = 0;
 800e248:	2300      	movs	r3, #0
 800e24a:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
      value = 0;
 800e24e:	f04f 0200 	mov.w	r2, #0
 800e252:	f04f 0300 	mov.w	r3, #0
 800e256:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
      for (p = buf; width; width--) {
 800e25a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800e25e:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 800e262:	e182      	b.n	800e56a <tiny_vfscanf+0x626>
        c = *fp_p;
 800e264:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 800e268:	781b      	ldrb	r3, [r3, #0]
 800e26a:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 800e26e:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e272:	3b2b      	subs	r3, #43	; 0x2b
 800e274:	2b3b      	cmp	r3, #59	; 0x3b
 800e276:	f200 817e 	bhi.w	800e576 <tiny_vfscanf+0x632>
 800e27a:	a201      	add	r2, pc, #4	; (adr r2, 800e280 <tiny_vfscanf+0x33c>)
 800e27c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e280:	0800e501 	.word	0x0800e501
 800e284:	0800e577 	.word	0x0800e577
 800e288:	0800e4ef 	.word	0x0800e4ef
 800e28c:	0800e577 	.word	0x0800e577
 800e290:	0800e577 	.word	0x0800e577
 800e294:	0800e371 	.word	0x0800e371
 800e298:	0800e371 	.word	0x0800e371
 800e29c:	0800e371 	.word	0x0800e371
 800e2a0:	0800e371 	.word	0x0800e371
 800e2a4:	0800e371 	.word	0x0800e371
 800e2a8:	0800e371 	.word	0x0800e371
 800e2ac:	0800e371 	.word	0x0800e371
 800e2b0:	0800e371 	.word	0x0800e371
 800e2b4:	0800e371 	.word	0x0800e371
 800e2b8:	0800e371 	.word	0x0800e371
 800e2bc:	0800e577 	.word	0x0800e577
 800e2c0:	0800e577 	.word	0x0800e577
 800e2c4:	0800e577 	.word	0x0800e577
 800e2c8:	0800e577 	.word	0x0800e577
 800e2cc:	0800e577 	.word	0x0800e577
 800e2d0:	0800e577 	.word	0x0800e577
 800e2d4:	0800e577 	.word	0x0800e577
 800e2d8:	0800e3e9 	.word	0x0800e3e9
 800e2dc:	0800e3e9 	.word	0x0800e3e9
 800e2e0:	0800e3e9 	.word	0x0800e3e9
 800e2e4:	0800e3e9 	.word	0x0800e3e9
 800e2e8:	0800e3e9 	.word	0x0800e3e9
 800e2ec:	0800e3e9 	.word	0x0800e3e9
 800e2f0:	0800e577 	.word	0x0800e577
 800e2f4:	0800e577 	.word	0x0800e577
 800e2f8:	0800e577 	.word	0x0800e577
 800e2fc:	0800e577 	.word	0x0800e577
 800e300:	0800e577 	.word	0x0800e577
 800e304:	0800e577 	.word	0x0800e577
 800e308:	0800e577 	.word	0x0800e577
 800e30c:	0800e577 	.word	0x0800e577
 800e310:	0800e577 	.word	0x0800e577
 800e314:	0800e577 	.word	0x0800e577
 800e318:	0800e577 	.word	0x0800e577
 800e31c:	0800e577 	.word	0x0800e577
 800e320:	0800e577 	.word	0x0800e577
 800e324:	0800e577 	.word	0x0800e577
 800e328:	0800e577 	.word	0x0800e577
 800e32c:	0800e577 	.word	0x0800e577
 800e330:	0800e577 	.word	0x0800e577
 800e334:	0800e577 	.word	0x0800e577
 800e338:	0800e577 	.word	0x0800e577
 800e33c:	0800e577 	.word	0x0800e577
 800e340:	0800e577 	.word	0x0800e577
 800e344:	0800e577 	.word	0x0800e577
 800e348:	0800e577 	.word	0x0800e577
 800e34c:	0800e577 	.word	0x0800e577
 800e350:	0800e577 	.word	0x0800e577
 800e354:	0800e577 	.word	0x0800e577
 800e358:	0800e46d 	.word	0x0800e46d
 800e35c:	0800e46d 	.word	0x0800e46d
 800e360:	0800e46d 	.word	0x0800e46d
 800e364:	0800e46d 	.word	0x0800e46d
 800e368:	0800e46d 	.word	0x0800e46d
 800e36c:	0800e46d 	.word	0x0800e46d
        /* we only support base 10 and 16 */
        case '1': case '2': case '3':
        case '4': case '5': case '6': case '7':
        case '8': case '9':
#ifdef TINY_NO_OX 
          flags &= ~(SIGNOK | NDIGITS);
 800e370:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e374:	f423 43a0 	bic.w	r3, r3, #20480	; 0x5000
 800e378:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
          flags &= ~(SIGNOK | PFXOK | NDIGITS);
#endif
          value = value * base + c - '0';
 800e37c:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800e380:	17da      	asrs	r2, r3, #31
 800e382:	663b      	str	r3, [r7, #96]	; 0x60
 800e384:	667a      	str	r2, [r7, #100]	; 0x64
 800e386:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e38a:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800e38e:	460a      	mov	r2, r1
 800e390:	fb02 f203 	mul.w	r2, r2, r3
 800e394:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800e398:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
 800e39c:	4601      	mov	r1, r0
 800e39e:	fb01 f303 	mul.w	r3, r1, r3
 800e3a2:	441a      	add	r2, r3
 800e3a4:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e3a8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e3aa:	fba3 4501 	umull	r4, r5, r3, r1
 800e3ae:	1953      	adds	r3, r2, r5
 800e3b0:	461d      	mov	r5, r3
 800e3b2:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e3b6:	17da      	asrs	r2, r3, #31
 800e3b8:	64bb      	str	r3, [r7, #72]	; 0x48
 800e3ba:	64fa      	str	r2, [r7, #76]	; 0x4c
 800e3bc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800e3c0:	460b      	mov	r3, r1
 800e3c2:	18e3      	adds	r3, r4, r3
 800e3c4:	643b      	str	r3, [r7, #64]	; 0x40
 800e3c6:	4613      	mov	r3, r2
 800e3c8:	eb45 0303 	adc.w	r3, r5, r3
 800e3cc:	647b      	str	r3, [r7, #68]	; 0x44
 800e3ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e3d2:	4611      	mov	r1, r2
 800e3d4:	3930      	subs	r1, #48	; 0x30
 800e3d6:	61b9      	str	r1, [r7, #24]
 800e3d8:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 800e3dc:	61fb      	str	r3, [r7, #28]
 800e3de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e3e2:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          goto ok;
 800e3e6:	e0a4      	b.n	800e532 <tiny_vfscanf+0x5ee>
          
        /* letters ok iff hex */
        case 'A': case 'B': case 'C':
        case 'D': case 'E': case 'F':
          /* no need to fix base here */
          if (base <= 10)
 800e3e8:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800e3ec:	2b0a      	cmp	r3, #10
 800e3ee:	f340 809a 	ble.w	800e526 <tiny_vfscanf+0x5e2>
            break;  /* not legal here */
#ifdef TINY_NO_OX 
          flags &= ~(SIGNOK | NDIGITS);
 800e3f2:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e3f6:	f423 43a0 	bic.w	r3, r3, #20480	; 0x5000
 800e3fa:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
          flags &= ~(SIGNOK | PFXOK | NDIGITS);
#endif
          value = value * base + c - 'A' + 10;
 800e3fe:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800e402:	17da      	asrs	r2, r3, #31
 800e404:	65bb      	str	r3, [r7, #88]	; 0x58
 800e406:	65fa      	str	r2, [r7, #92]	; 0x5c
 800e408:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e40c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800e410:	460a      	mov	r2, r1
 800e412:	fb02 f203 	mul.w	r2, r2, r3
 800e416:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800e41a:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
 800e41e:	4601      	mov	r1, r0
 800e420:	fb01 f303 	mul.w	r3, r1, r3
 800e424:	441a      	add	r2, r3
 800e426:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e42a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e42c:	fba3 8901 	umull	r8, r9, r3, r1
 800e430:	eb02 0309 	add.w	r3, r2, r9
 800e434:	4699      	mov	r9, r3
 800e436:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e43a:	17da      	asrs	r2, r3, #31
 800e43c:	63bb      	str	r3, [r7, #56]	; 0x38
 800e43e:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e440:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800e444:	4611      	mov	r1, r2
 800e446:	eb18 0101 	adds.w	r1, r8, r1
 800e44a:	6339      	str	r1, [r7, #48]	; 0x30
 800e44c:	eb49 0303 	adc.w	r3, r9, r3
 800e450:	637b      	str	r3, [r7, #52]	; 0x34
 800e452:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e456:	4611      	mov	r1, r2
 800e458:	3937      	subs	r1, #55	; 0x37
 800e45a:	6139      	str	r1, [r7, #16]
 800e45c:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 800e460:	617b      	str	r3, [r7, #20]
 800e462:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e466:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          goto ok;          
 800e46a:	e062      	b.n	800e532 <tiny_vfscanf+0x5ee>
        
        case 'a': case 'b': case 'c':
        case 'd': case 'e': case 'f':
          /* no need to fix base here */
          if (base <= 10)
 800e46c:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800e470:	2b0a      	cmp	r3, #10
 800e472:	dd5a      	ble.n	800e52a <tiny_vfscanf+0x5e6>
            break;  /* not legal here */
#ifdef TINY_NO_OX 
          flags &= ~(SIGNOK | NDIGITS);
 800e474:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e478:	f423 43a0 	bic.w	r3, r3, #20480	; 0x5000
 800e47c:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
          flags &= ~(SIGNOK | PFXOK | NDIGITS);
#endif
          value = value * base + c - 'a' + 10;
 800e480:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800e484:	17da      	asrs	r2, r3, #31
 800e486:	653b      	str	r3, [r7, #80]	; 0x50
 800e488:	657a      	str	r2, [r7, #84]	; 0x54
 800e48a:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e48e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800e492:	460a      	mov	r2, r1
 800e494:	fb02 f203 	mul.w	r2, r2, r3
 800e498:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800e49c:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
 800e4a0:	4601      	mov	r1, r0
 800e4a2:	fb01 f303 	mul.w	r3, r1, r3
 800e4a6:	441a      	add	r2, r3
 800e4a8:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e4ac:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e4ae:	fba3 ab01 	umull	sl, fp, r3, r1
 800e4b2:	eb02 030b 	add.w	r3, r2, fp
 800e4b6:	469b      	mov	fp, r3
 800e4b8:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e4bc:	17da      	asrs	r2, r3, #31
 800e4be:	62bb      	str	r3, [r7, #40]	; 0x28
 800e4c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e4c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e4c6:	4611      	mov	r1, r2
 800e4c8:	eb1a 0101 	adds.w	r1, sl, r1
 800e4cc:	6239      	str	r1, [r7, #32]
 800e4ce:	eb4b 0303 	adc.w	r3, fp, r3
 800e4d2:	627b      	str	r3, [r7, #36]	; 0x24
 800e4d4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e4d8:	4611      	mov	r1, r2
 800e4da:	3957      	subs	r1, #87	; 0x57
 800e4dc:	60b9      	str	r1, [r7, #8]
 800e4de:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 800e4e2:	60fb      	str	r3, [r7, #12]
 800e4e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e4e8:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          goto ok;
 800e4ec:	e021      	b.n	800e532 <tiny_vfscanf+0x5ee>

        /* sign ok only as first character */
        case '-':
          if (!(flags & HAVESIGN)) {
 800e4ee:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e4f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d102      	bne.n	800e500 <tiny_vfscanf+0x5bc>
            sign_minus = 1;
 800e4fa:	2301      	movs	r3, #1
 800e4fc:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
          }
          /* FALLTHROUGH */
        case '+':
          if (flags & SIGNOK) {
 800e500:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e504:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d010      	beq.n	800e52e <tiny_vfscanf+0x5ea>
            flags &= ~SIGNOK;
 800e50c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e510:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e514:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
            flags |= HAVESIGN;
 800e518:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e51c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e520:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
            goto ok;
 800e524:	e005      	b.n	800e532 <tiny_vfscanf+0x5ee>
            break;  /* not legal here */
 800e526:	bf00      	nop
 800e528:	e025      	b.n	800e576 <tiny_vfscanf+0x632>
            break;  /* not legal here */
 800e52a:	bf00      	nop
 800e52c:	e023      	b.n	800e576 <tiny_vfscanf+0x632>
          }
          break;
 800e52e:	bf00      	nop

        /*
         * If we got here, c is not a legal character
         * for a number.  Stop accumulating digits.
         */
        break;
 800e530:	e021      	b.n	800e576 <tiny_vfscanf+0x632>
    ok:
        /*
         * c is legal: store it and look at the next.
         */
        *p++ = c;
 800e532:	f8d7 22a0 	ldr.w	r2, [r7, #672]	; 0x2a0
 800e536:	1c53      	adds	r3, r2, #1
 800e538:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 800e53c:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e540:	b2db      	uxtb	r3, r3
 800e542:	7013      	strb	r3, [r2, #0]
        if (--fp_r > 0)
 800e544:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800e548:	3b01      	subs	r3, #1
 800e54a:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 800e54e:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800e552:	2b00      	cmp	r3, #0
 800e554:	dd11      	ble.n	800e57a <tiny_vfscanf+0x636>
          fp_p++;
 800e556:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 800e55a:	3301      	adds	r3, #1
 800e55c:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
      for (p = buf; width; width--) {
 800e560:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800e564:	3b01      	subs	r3, #1
 800e566:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
 800e56a:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800e56e:	2b00      	cmp	r3, #0
 800e570:	f47f ae78 	bne.w	800e264 <tiny_vfscanf+0x320>
 800e574:	e002      	b.n	800e57c <tiny_vfscanf+0x638>
        break;
 800e576:	bf00      	nop
 800e578:	e000      	b.n	800e57c <tiny_vfscanf+0x638>
        else if (__srefill(fp))
          break;    /* EOF */
 800e57a:	bf00      	nop
       * If we had only a sign, it is no good; push
       * back the sign.  If the number ends in `x',
       * it was [sign] '0' 'x', so push back the x
       * and treat it as [sign] '0'.
       */
      if (flags & NDIGITS) {
 800e57c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e580:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e584:	2b00      	cmp	r3, #0
 800e586:	d020      	beq.n	800e5ca <tiny_vfscanf+0x686>
        if (p > buf)
 800e588:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800e58c:	f8d7 22a0 	ldr.w	r2, [r7, #672]	; 0x2a0
 800e590:	429a      	cmp	r2, r3
 800e592:	f240 809f 	bls.w	800e6d4 <tiny_vfscanf+0x790>
        {
          --c;
 800e596:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e59a:	3b01      	subs	r3, #1
 800e59c:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
          --p;
 800e5a0:	f8d7 32a0 	ldr.w	r3, [r7, #672]	; 0x2a0
 800e5a4:	3b01      	subs	r3, #1
 800e5a6:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
          ungetc(c++, fp);
 800e5aa:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e5ae:	3301      	adds	r3, #1
 800e5b0:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 800e5b4:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 800e5b8:	3b01      	subs	r3, #1
 800e5ba:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 800e5be:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800e5c2:	3301      	adds	r3, #1
 800e5c4:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
          /* There is a dummy post-increment to 
             avoid an unused value warning */
        }
        goto match_failure;
 800e5c8:	e084      	b.n	800e6d4 <tiny_vfscanf+0x790>
      {
#else
      if ((flags & SUPPRESS) == 0) {
#endif

        *p = '\0';
 800e5ca:	f8d7 22a0 	ldr.w	r2, [r7, #672]	; 0x2a0
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	7013      	strb	r3, [r2, #0]
        if (sign_minus)
 800e5d2:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d00b      	beq.n	800e5f2 <tiny_vfscanf+0x6ae>
          value = -value;
 800e5da:	e9d7 23a0 	ldrd	r2, r3, [r7, #640]	; 0x280
 800e5de:	2100      	movs	r1, #0
 800e5e0:	4250      	negs	r0, r2
 800e5e2:	6038      	str	r0, [r7, #0]
 800e5e4:	eb61 0303 	sbc.w	r3, r1, r3
 800e5e8:	607b      	str	r3, [r7, #4]
 800e5ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e5ee:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          *va_arg(ap, size_t *) = value;
        else if (flags & PTRINT)
          *va_arg(ap, ptrdiff_t *) = value;
        else 
#endif
        if (flags & LONG)
 800e5f2:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e5f6:	f003 0301 	and.w	r3, r3, #1
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d00f      	beq.n	800e61e <tiny_vfscanf+0x6da>
          *va_arg(ap, long *) = value;
 800e5fe:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e602:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800e606:	6819      	ldr	r1, [r3, #0]
 800e608:	1d0a      	adds	r2, r1, #4
 800e60a:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e60e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800e612:	601a      	str	r2, [r3, #0]
 800e614:	680a      	ldr	r2, [r1, #0]
 800e616:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e61a:	6013      	str	r3, [r2, #0]
 800e61c:	e03a      	b.n	800e694 <tiny_vfscanf+0x750>
        else if (flags & SHORT)
 800e61e:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e622:	f003 0304 	and.w	r3, r3, #4
 800e626:	2b00      	cmp	r3, #0
 800e628:	d00f      	beq.n	800e64a <tiny_vfscanf+0x706>
          *va_arg(ap, short *) = value;
 800e62a:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e62e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800e632:	6819      	ldr	r1, [r3, #0]
 800e634:	1d0a      	adds	r2, r1, #4
 800e636:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e63a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800e63e:	601a      	str	r2, [r3, #0]
 800e640:	680a      	ldr	r2, [r1, #0]
 800e642:	f9b7 3280 	ldrsh.w	r3, [r7, #640]	; 0x280
 800e646:	8013      	strh	r3, [r2, #0]
 800e648:	e024      	b.n	800e694 <tiny_vfscanf+0x750>
        else if (flags & SHORTSHORT)
 800e64a:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e64e:	f003 0308 	and.w	r3, r3, #8
 800e652:	2b00      	cmp	r3, #0
 800e654:	d00f      	beq.n	800e676 <tiny_vfscanf+0x732>
          *va_arg(ap, char *) = value;
 800e656:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e65a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800e65e:	6819      	ldr	r1, [r3, #0]
 800e660:	1d0a      	adds	r2, r1, #4
 800e662:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e666:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800e66a:	601a      	str	r2, [r3, #0]
 800e66c:	680a      	ldr	r2, [r1, #0]
 800e66e:	f897 3280 	ldrb.w	r3, [r7, #640]	; 0x280
 800e672:	7013      	strb	r3, [r2, #0]
 800e674:	e00e      	b.n	800e694 <tiny_vfscanf+0x750>
        else
          *va_arg(ap, int *) = value;
 800e676:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e67a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800e67e:	6819      	ldr	r1, [r3, #0]
 800e680:	1d0a      	adds	r2, r1, #4
 800e682:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e686:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800e68a:	601a      	str	r2, [r3, #0]
 800e68c:	680a      	ldr	r2, [r1, #0]
 800e68e:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e692:	6013      	str	r3, [r2, #0]
        nassigned++;
 800e694:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800e698:	3301      	adds	r3, #1
 800e69a:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
      }
      nread += p - buf;
 800e69e:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800e6a2:	f8d7 32a0 	ldr.w	r3, [r7, #672]	; 0x2a0
 800e6a6:	1a9a      	subs	r2, r3, r2
 800e6a8:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 800e6ac:	4413      	add	r3, r2
 800e6ae:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
      break;
 800e6b2:	bf00      	nop
    c = *fmt++;
 800e6b4:	e47b      	b.n	800dfae <tiny_vfscanf+0x6a>
        goto input_failure;
 800e6b6:	bf00      	nop
 800e6b8:	e000      	b.n	800e6bc <tiny_vfscanf+0x778>
      goto input_failure;
 800e6ba:	bf00      	nop
      break;
#endif /* FLOATING_POINT */
    }
  }
input_failure:
  return (nassigned ? nassigned : -1);
 800e6bc:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d002      	beq.n	800e6ca <tiny_vfscanf+0x786>
 800e6c4:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800e6c8:	e007      	b.n	800e6da <tiny_vfscanf+0x796>
 800e6ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e6ce:	e004      	b.n	800e6da <tiny_vfscanf+0x796>
        goto match_failure;
 800e6d0:	bf00      	nop
 800e6d2:	e000      	b.n	800e6d6 <tiny_vfscanf+0x792>
        goto match_failure;
 800e6d4:	bf00      	nop
match_failure:
  return (nassigned);
 800e6d6:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
}
 800e6da:	4618      	mov	r0, r3
 800e6dc:	f507 772c 	add.w	r7, r7, #688	; 0x2b0
 800e6e0:	46bd      	mov	sp, r7
 800e6e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e6e6:	bf00      	nop

0800e6e8 <tiny_sscanf>:
}
#endif

int
tiny_sscanf(const char *str, const char *fmt, ...)
{
 800e6e8:	b40e      	push	{r1, r2, r3}
 800e6ea:	b580      	push	{r7, lr}
 800e6ec:	b085      	sub	sp, #20
 800e6ee:	af00      	add	r7, sp, #0
 800e6f0:	6078      	str	r0, [r7, #4]
  int ret;
  va_list ap;
  
  va_start(ap, fmt);
 800e6f2:	f107 0320 	add.w	r3, r7, #32
 800e6f6:	60bb      	str	r3, [r7, #8]
  ret = tiny_vfscanf(str, fmt, ap);
 800e6f8:	68ba      	ldr	r2, [r7, #8]
 800e6fa:	69f9      	ldr	r1, [r7, #28]
 800e6fc:	6878      	ldr	r0, [r7, #4]
 800e6fe:	f7ff fc21 	bl	800df44 <tiny_vfscanf>
 800e702:	60f8      	str	r0, [r7, #12]
  va_end(ap);
  return (ret);
 800e704:	68fb      	ldr	r3, [r7, #12]
}
 800e706:	4618      	mov	r0, r3
 800e708:	3714      	adds	r7, #20
 800e70a:	46bd      	mov	sp, r7
 800e70c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e710:	b003      	add	sp, #12
 800e712:	4770      	bx	lr

0800e714 <__errno>:
 800e714:	4b01      	ldr	r3, [pc, #4]	; (800e71c <__errno+0x8>)
 800e716:	6818      	ldr	r0, [r3, #0]
 800e718:	4770      	bx	lr
 800e71a:	bf00      	nop
 800e71c:	20000024 	.word	0x20000024

0800e720 <__libc_init_array>:
 800e720:	b570      	push	{r4, r5, r6, lr}
 800e722:	4d0d      	ldr	r5, [pc, #52]	; (800e758 <__libc_init_array+0x38>)
 800e724:	4c0d      	ldr	r4, [pc, #52]	; (800e75c <__libc_init_array+0x3c>)
 800e726:	1b64      	subs	r4, r4, r5
 800e728:	10a4      	asrs	r4, r4, #2
 800e72a:	2600      	movs	r6, #0
 800e72c:	42a6      	cmp	r6, r4
 800e72e:	d109      	bne.n	800e744 <__libc_init_array+0x24>
 800e730:	4d0b      	ldr	r5, [pc, #44]	; (800e760 <__libc_init_array+0x40>)
 800e732:	4c0c      	ldr	r4, [pc, #48]	; (800e764 <__libc_init_array+0x44>)
 800e734:	f000 fcba 	bl	800f0ac <_init>
 800e738:	1b64      	subs	r4, r4, r5
 800e73a:	10a4      	asrs	r4, r4, #2
 800e73c:	2600      	movs	r6, #0
 800e73e:	42a6      	cmp	r6, r4
 800e740:	d105      	bne.n	800e74e <__libc_init_array+0x2e>
 800e742:	bd70      	pop	{r4, r5, r6, pc}
 800e744:	f855 3b04 	ldr.w	r3, [r5], #4
 800e748:	4798      	blx	r3
 800e74a:	3601      	adds	r6, #1
 800e74c:	e7ee      	b.n	800e72c <__libc_init_array+0xc>
 800e74e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e752:	4798      	blx	r3
 800e754:	3601      	adds	r6, #1
 800e756:	e7f2      	b.n	800e73e <__libc_init_array+0x1e>
 800e758:	08010948 	.word	0x08010948
 800e75c:	08010948 	.word	0x08010948
 800e760:	08010948 	.word	0x08010948
 800e764:	0801094c 	.word	0x0801094c

0800e768 <memcpy>:
 800e768:	440a      	add	r2, r1
 800e76a:	4291      	cmp	r1, r2
 800e76c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800e770:	d100      	bne.n	800e774 <memcpy+0xc>
 800e772:	4770      	bx	lr
 800e774:	b510      	push	{r4, lr}
 800e776:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e77a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e77e:	4291      	cmp	r1, r2
 800e780:	d1f9      	bne.n	800e776 <memcpy+0xe>
 800e782:	bd10      	pop	{r4, pc}

0800e784 <memset>:
 800e784:	4402      	add	r2, r0
 800e786:	4603      	mov	r3, r0
 800e788:	4293      	cmp	r3, r2
 800e78a:	d100      	bne.n	800e78e <memset+0xa>
 800e78c:	4770      	bx	lr
 800e78e:	f803 1b01 	strb.w	r1, [r3], #1
 800e792:	e7f9      	b.n	800e788 <memset+0x4>

0800e794 <strncmp>:
 800e794:	b510      	push	{r4, lr}
 800e796:	4603      	mov	r3, r0
 800e798:	b172      	cbz	r2, 800e7b8 <strncmp+0x24>
 800e79a:	3901      	subs	r1, #1
 800e79c:	1884      	adds	r4, r0, r2
 800e79e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e7a2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e7a6:	4290      	cmp	r0, r2
 800e7a8:	d101      	bne.n	800e7ae <strncmp+0x1a>
 800e7aa:	42a3      	cmp	r3, r4
 800e7ac:	d101      	bne.n	800e7b2 <strncmp+0x1e>
 800e7ae:	1a80      	subs	r0, r0, r2
 800e7b0:	bd10      	pop	{r4, pc}
 800e7b2:	2800      	cmp	r0, #0
 800e7b4:	d1f3      	bne.n	800e79e <strncmp+0xa>
 800e7b6:	e7fa      	b.n	800e7ae <strncmp+0x1a>
 800e7b8:	4610      	mov	r0, r2
 800e7ba:	e7f9      	b.n	800e7b0 <strncmp+0x1c>

0800e7bc <_vsniprintf_r>:
 800e7bc:	b530      	push	{r4, r5, lr}
 800e7be:	4614      	mov	r4, r2
 800e7c0:	2c00      	cmp	r4, #0
 800e7c2:	b09b      	sub	sp, #108	; 0x6c
 800e7c4:	4605      	mov	r5, r0
 800e7c6:	461a      	mov	r2, r3
 800e7c8:	da05      	bge.n	800e7d6 <_vsniprintf_r+0x1a>
 800e7ca:	238b      	movs	r3, #139	; 0x8b
 800e7cc:	6003      	str	r3, [r0, #0]
 800e7ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e7d2:	b01b      	add	sp, #108	; 0x6c
 800e7d4:	bd30      	pop	{r4, r5, pc}
 800e7d6:	f44f 7302 	mov.w	r3, #520	; 0x208
 800e7da:	f8ad 300c 	strh.w	r3, [sp, #12]
 800e7de:	bf14      	ite	ne
 800e7e0:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800e7e4:	4623      	moveq	r3, r4
 800e7e6:	9302      	str	r3, [sp, #8]
 800e7e8:	9305      	str	r3, [sp, #20]
 800e7ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e7ee:	9100      	str	r1, [sp, #0]
 800e7f0:	9104      	str	r1, [sp, #16]
 800e7f2:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e7f6:	4669      	mov	r1, sp
 800e7f8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e7fa:	f000 f875 	bl	800e8e8 <_svfiprintf_r>
 800e7fe:	1c43      	adds	r3, r0, #1
 800e800:	bfbc      	itt	lt
 800e802:	238b      	movlt	r3, #139	; 0x8b
 800e804:	602b      	strlt	r3, [r5, #0]
 800e806:	2c00      	cmp	r4, #0
 800e808:	d0e3      	beq.n	800e7d2 <_vsniprintf_r+0x16>
 800e80a:	9b00      	ldr	r3, [sp, #0]
 800e80c:	2200      	movs	r2, #0
 800e80e:	701a      	strb	r2, [r3, #0]
 800e810:	e7df      	b.n	800e7d2 <_vsniprintf_r+0x16>
	...

0800e814 <vsniprintf>:
 800e814:	b507      	push	{r0, r1, r2, lr}
 800e816:	9300      	str	r3, [sp, #0]
 800e818:	4613      	mov	r3, r2
 800e81a:	460a      	mov	r2, r1
 800e81c:	4601      	mov	r1, r0
 800e81e:	4803      	ldr	r0, [pc, #12]	; (800e82c <vsniprintf+0x18>)
 800e820:	6800      	ldr	r0, [r0, #0]
 800e822:	f7ff ffcb 	bl	800e7bc <_vsniprintf_r>
 800e826:	b003      	add	sp, #12
 800e828:	f85d fb04 	ldr.w	pc, [sp], #4
 800e82c:	20000024 	.word	0x20000024

0800e830 <__ssputs_r>:
 800e830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e834:	688e      	ldr	r6, [r1, #8]
 800e836:	429e      	cmp	r6, r3
 800e838:	4682      	mov	sl, r0
 800e83a:	460c      	mov	r4, r1
 800e83c:	4690      	mov	r8, r2
 800e83e:	461f      	mov	r7, r3
 800e840:	d838      	bhi.n	800e8b4 <__ssputs_r+0x84>
 800e842:	898a      	ldrh	r2, [r1, #12]
 800e844:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e848:	d032      	beq.n	800e8b0 <__ssputs_r+0x80>
 800e84a:	6825      	ldr	r5, [r4, #0]
 800e84c:	6909      	ldr	r1, [r1, #16]
 800e84e:	eba5 0901 	sub.w	r9, r5, r1
 800e852:	6965      	ldr	r5, [r4, #20]
 800e854:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e858:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e85c:	3301      	adds	r3, #1
 800e85e:	444b      	add	r3, r9
 800e860:	106d      	asrs	r5, r5, #1
 800e862:	429d      	cmp	r5, r3
 800e864:	bf38      	it	cc
 800e866:	461d      	movcc	r5, r3
 800e868:	0553      	lsls	r3, r2, #21
 800e86a:	d531      	bpl.n	800e8d0 <__ssputs_r+0xa0>
 800e86c:	4629      	mov	r1, r5
 800e86e:	f000 fb53 	bl	800ef18 <_malloc_r>
 800e872:	4606      	mov	r6, r0
 800e874:	b950      	cbnz	r0, 800e88c <__ssputs_r+0x5c>
 800e876:	230c      	movs	r3, #12
 800e878:	f8ca 3000 	str.w	r3, [sl]
 800e87c:	89a3      	ldrh	r3, [r4, #12]
 800e87e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e882:	81a3      	strh	r3, [r4, #12]
 800e884:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e88c:	6921      	ldr	r1, [r4, #16]
 800e88e:	464a      	mov	r2, r9
 800e890:	f7ff ff6a 	bl	800e768 <memcpy>
 800e894:	89a3      	ldrh	r3, [r4, #12]
 800e896:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e89a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e89e:	81a3      	strh	r3, [r4, #12]
 800e8a0:	6126      	str	r6, [r4, #16]
 800e8a2:	6165      	str	r5, [r4, #20]
 800e8a4:	444e      	add	r6, r9
 800e8a6:	eba5 0509 	sub.w	r5, r5, r9
 800e8aa:	6026      	str	r6, [r4, #0]
 800e8ac:	60a5      	str	r5, [r4, #8]
 800e8ae:	463e      	mov	r6, r7
 800e8b0:	42be      	cmp	r6, r7
 800e8b2:	d900      	bls.n	800e8b6 <__ssputs_r+0x86>
 800e8b4:	463e      	mov	r6, r7
 800e8b6:	6820      	ldr	r0, [r4, #0]
 800e8b8:	4632      	mov	r2, r6
 800e8ba:	4641      	mov	r1, r8
 800e8bc:	f000 faa8 	bl	800ee10 <memmove>
 800e8c0:	68a3      	ldr	r3, [r4, #8]
 800e8c2:	1b9b      	subs	r3, r3, r6
 800e8c4:	60a3      	str	r3, [r4, #8]
 800e8c6:	6823      	ldr	r3, [r4, #0]
 800e8c8:	4433      	add	r3, r6
 800e8ca:	6023      	str	r3, [r4, #0]
 800e8cc:	2000      	movs	r0, #0
 800e8ce:	e7db      	b.n	800e888 <__ssputs_r+0x58>
 800e8d0:	462a      	mov	r2, r5
 800e8d2:	f000 fb95 	bl	800f000 <_realloc_r>
 800e8d6:	4606      	mov	r6, r0
 800e8d8:	2800      	cmp	r0, #0
 800e8da:	d1e1      	bne.n	800e8a0 <__ssputs_r+0x70>
 800e8dc:	6921      	ldr	r1, [r4, #16]
 800e8de:	4650      	mov	r0, sl
 800e8e0:	f000 fab0 	bl	800ee44 <_free_r>
 800e8e4:	e7c7      	b.n	800e876 <__ssputs_r+0x46>
	...

0800e8e8 <_svfiprintf_r>:
 800e8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8ec:	4698      	mov	r8, r3
 800e8ee:	898b      	ldrh	r3, [r1, #12]
 800e8f0:	061b      	lsls	r3, r3, #24
 800e8f2:	b09d      	sub	sp, #116	; 0x74
 800e8f4:	4607      	mov	r7, r0
 800e8f6:	460d      	mov	r5, r1
 800e8f8:	4614      	mov	r4, r2
 800e8fa:	d50e      	bpl.n	800e91a <_svfiprintf_r+0x32>
 800e8fc:	690b      	ldr	r3, [r1, #16]
 800e8fe:	b963      	cbnz	r3, 800e91a <_svfiprintf_r+0x32>
 800e900:	2140      	movs	r1, #64	; 0x40
 800e902:	f000 fb09 	bl	800ef18 <_malloc_r>
 800e906:	6028      	str	r0, [r5, #0]
 800e908:	6128      	str	r0, [r5, #16]
 800e90a:	b920      	cbnz	r0, 800e916 <_svfiprintf_r+0x2e>
 800e90c:	230c      	movs	r3, #12
 800e90e:	603b      	str	r3, [r7, #0]
 800e910:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e914:	e0d1      	b.n	800eaba <_svfiprintf_r+0x1d2>
 800e916:	2340      	movs	r3, #64	; 0x40
 800e918:	616b      	str	r3, [r5, #20]
 800e91a:	2300      	movs	r3, #0
 800e91c:	9309      	str	r3, [sp, #36]	; 0x24
 800e91e:	2320      	movs	r3, #32
 800e920:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e924:	f8cd 800c 	str.w	r8, [sp, #12]
 800e928:	2330      	movs	r3, #48	; 0x30
 800e92a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ead4 <_svfiprintf_r+0x1ec>
 800e92e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e932:	f04f 0901 	mov.w	r9, #1
 800e936:	4623      	mov	r3, r4
 800e938:	469a      	mov	sl, r3
 800e93a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e93e:	b10a      	cbz	r2, 800e944 <_svfiprintf_r+0x5c>
 800e940:	2a25      	cmp	r2, #37	; 0x25
 800e942:	d1f9      	bne.n	800e938 <_svfiprintf_r+0x50>
 800e944:	ebba 0b04 	subs.w	fp, sl, r4
 800e948:	d00b      	beq.n	800e962 <_svfiprintf_r+0x7a>
 800e94a:	465b      	mov	r3, fp
 800e94c:	4622      	mov	r2, r4
 800e94e:	4629      	mov	r1, r5
 800e950:	4638      	mov	r0, r7
 800e952:	f7ff ff6d 	bl	800e830 <__ssputs_r>
 800e956:	3001      	adds	r0, #1
 800e958:	f000 80aa 	beq.w	800eab0 <_svfiprintf_r+0x1c8>
 800e95c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e95e:	445a      	add	r2, fp
 800e960:	9209      	str	r2, [sp, #36]	; 0x24
 800e962:	f89a 3000 	ldrb.w	r3, [sl]
 800e966:	2b00      	cmp	r3, #0
 800e968:	f000 80a2 	beq.w	800eab0 <_svfiprintf_r+0x1c8>
 800e96c:	2300      	movs	r3, #0
 800e96e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e972:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e976:	f10a 0a01 	add.w	sl, sl, #1
 800e97a:	9304      	str	r3, [sp, #16]
 800e97c:	9307      	str	r3, [sp, #28]
 800e97e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e982:	931a      	str	r3, [sp, #104]	; 0x68
 800e984:	4654      	mov	r4, sl
 800e986:	2205      	movs	r2, #5
 800e988:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e98c:	4851      	ldr	r0, [pc, #324]	; (800ead4 <_svfiprintf_r+0x1ec>)
 800e98e:	f7f1 fbff 	bl	8000190 <memchr>
 800e992:	9a04      	ldr	r2, [sp, #16]
 800e994:	b9d8      	cbnz	r0, 800e9ce <_svfiprintf_r+0xe6>
 800e996:	06d0      	lsls	r0, r2, #27
 800e998:	bf44      	itt	mi
 800e99a:	2320      	movmi	r3, #32
 800e99c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e9a0:	0711      	lsls	r1, r2, #28
 800e9a2:	bf44      	itt	mi
 800e9a4:	232b      	movmi	r3, #43	; 0x2b
 800e9a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e9aa:	f89a 3000 	ldrb.w	r3, [sl]
 800e9ae:	2b2a      	cmp	r3, #42	; 0x2a
 800e9b0:	d015      	beq.n	800e9de <_svfiprintf_r+0xf6>
 800e9b2:	9a07      	ldr	r2, [sp, #28]
 800e9b4:	4654      	mov	r4, sl
 800e9b6:	2000      	movs	r0, #0
 800e9b8:	f04f 0c0a 	mov.w	ip, #10
 800e9bc:	4621      	mov	r1, r4
 800e9be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e9c2:	3b30      	subs	r3, #48	; 0x30
 800e9c4:	2b09      	cmp	r3, #9
 800e9c6:	d94e      	bls.n	800ea66 <_svfiprintf_r+0x17e>
 800e9c8:	b1b0      	cbz	r0, 800e9f8 <_svfiprintf_r+0x110>
 800e9ca:	9207      	str	r2, [sp, #28]
 800e9cc:	e014      	b.n	800e9f8 <_svfiprintf_r+0x110>
 800e9ce:	eba0 0308 	sub.w	r3, r0, r8
 800e9d2:	fa09 f303 	lsl.w	r3, r9, r3
 800e9d6:	4313      	orrs	r3, r2
 800e9d8:	9304      	str	r3, [sp, #16]
 800e9da:	46a2      	mov	sl, r4
 800e9dc:	e7d2      	b.n	800e984 <_svfiprintf_r+0x9c>
 800e9de:	9b03      	ldr	r3, [sp, #12]
 800e9e0:	1d19      	adds	r1, r3, #4
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	9103      	str	r1, [sp, #12]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	bfbb      	ittet	lt
 800e9ea:	425b      	neglt	r3, r3
 800e9ec:	f042 0202 	orrlt.w	r2, r2, #2
 800e9f0:	9307      	strge	r3, [sp, #28]
 800e9f2:	9307      	strlt	r3, [sp, #28]
 800e9f4:	bfb8      	it	lt
 800e9f6:	9204      	strlt	r2, [sp, #16]
 800e9f8:	7823      	ldrb	r3, [r4, #0]
 800e9fa:	2b2e      	cmp	r3, #46	; 0x2e
 800e9fc:	d10c      	bne.n	800ea18 <_svfiprintf_r+0x130>
 800e9fe:	7863      	ldrb	r3, [r4, #1]
 800ea00:	2b2a      	cmp	r3, #42	; 0x2a
 800ea02:	d135      	bne.n	800ea70 <_svfiprintf_r+0x188>
 800ea04:	9b03      	ldr	r3, [sp, #12]
 800ea06:	1d1a      	adds	r2, r3, #4
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	9203      	str	r2, [sp, #12]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	bfb8      	it	lt
 800ea10:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ea14:	3402      	adds	r4, #2
 800ea16:	9305      	str	r3, [sp, #20]
 800ea18:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800ead8 <_svfiprintf_r+0x1f0>
 800ea1c:	7821      	ldrb	r1, [r4, #0]
 800ea1e:	2203      	movs	r2, #3
 800ea20:	4650      	mov	r0, sl
 800ea22:	f7f1 fbb5 	bl	8000190 <memchr>
 800ea26:	b140      	cbz	r0, 800ea3a <_svfiprintf_r+0x152>
 800ea28:	2340      	movs	r3, #64	; 0x40
 800ea2a:	eba0 000a 	sub.w	r0, r0, sl
 800ea2e:	fa03 f000 	lsl.w	r0, r3, r0
 800ea32:	9b04      	ldr	r3, [sp, #16]
 800ea34:	4303      	orrs	r3, r0
 800ea36:	3401      	adds	r4, #1
 800ea38:	9304      	str	r3, [sp, #16]
 800ea3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea3e:	4827      	ldr	r0, [pc, #156]	; (800eadc <_svfiprintf_r+0x1f4>)
 800ea40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ea44:	2206      	movs	r2, #6
 800ea46:	f7f1 fba3 	bl	8000190 <memchr>
 800ea4a:	2800      	cmp	r0, #0
 800ea4c:	d038      	beq.n	800eac0 <_svfiprintf_r+0x1d8>
 800ea4e:	4b24      	ldr	r3, [pc, #144]	; (800eae0 <_svfiprintf_r+0x1f8>)
 800ea50:	bb1b      	cbnz	r3, 800ea9a <_svfiprintf_r+0x1b2>
 800ea52:	9b03      	ldr	r3, [sp, #12]
 800ea54:	3307      	adds	r3, #7
 800ea56:	f023 0307 	bic.w	r3, r3, #7
 800ea5a:	3308      	adds	r3, #8
 800ea5c:	9303      	str	r3, [sp, #12]
 800ea5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea60:	4433      	add	r3, r6
 800ea62:	9309      	str	r3, [sp, #36]	; 0x24
 800ea64:	e767      	b.n	800e936 <_svfiprintf_r+0x4e>
 800ea66:	fb0c 3202 	mla	r2, ip, r2, r3
 800ea6a:	460c      	mov	r4, r1
 800ea6c:	2001      	movs	r0, #1
 800ea6e:	e7a5      	b.n	800e9bc <_svfiprintf_r+0xd4>
 800ea70:	2300      	movs	r3, #0
 800ea72:	3401      	adds	r4, #1
 800ea74:	9305      	str	r3, [sp, #20]
 800ea76:	4619      	mov	r1, r3
 800ea78:	f04f 0c0a 	mov.w	ip, #10
 800ea7c:	4620      	mov	r0, r4
 800ea7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea82:	3a30      	subs	r2, #48	; 0x30
 800ea84:	2a09      	cmp	r2, #9
 800ea86:	d903      	bls.n	800ea90 <_svfiprintf_r+0x1a8>
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d0c5      	beq.n	800ea18 <_svfiprintf_r+0x130>
 800ea8c:	9105      	str	r1, [sp, #20]
 800ea8e:	e7c3      	b.n	800ea18 <_svfiprintf_r+0x130>
 800ea90:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea94:	4604      	mov	r4, r0
 800ea96:	2301      	movs	r3, #1
 800ea98:	e7f0      	b.n	800ea7c <_svfiprintf_r+0x194>
 800ea9a:	ab03      	add	r3, sp, #12
 800ea9c:	9300      	str	r3, [sp, #0]
 800ea9e:	462a      	mov	r2, r5
 800eaa0:	4b10      	ldr	r3, [pc, #64]	; (800eae4 <_svfiprintf_r+0x1fc>)
 800eaa2:	a904      	add	r1, sp, #16
 800eaa4:	4638      	mov	r0, r7
 800eaa6:	f3af 8000 	nop.w
 800eaaa:	1c42      	adds	r2, r0, #1
 800eaac:	4606      	mov	r6, r0
 800eaae:	d1d6      	bne.n	800ea5e <_svfiprintf_r+0x176>
 800eab0:	89ab      	ldrh	r3, [r5, #12]
 800eab2:	065b      	lsls	r3, r3, #25
 800eab4:	f53f af2c 	bmi.w	800e910 <_svfiprintf_r+0x28>
 800eab8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eaba:	b01d      	add	sp, #116	; 0x74
 800eabc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eac0:	ab03      	add	r3, sp, #12
 800eac2:	9300      	str	r3, [sp, #0]
 800eac4:	462a      	mov	r2, r5
 800eac6:	4b07      	ldr	r3, [pc, #28]	; (800eae4 <_svfiprintf_r+0x1fc>)
 800eac8:	a904      	add	r1, sp, #16
 800eaca:	4638      	mov	r0, r7
 800eacc:	f000 f87a 	bl	800ebc4 <_printf_i>
 800ead0:	e7eb      	b.n	800eaaa <_svfiprintf_r+0x1c2>
 800ead2:	bf00      	nop
 800ead4:	0801090c 	.word	0x0801090c
 800ead8:	08010912 	.word	0x08010912
 800eadc:	08010916 	.word	0x08010916
 800eae0:	00000000 	.word	0x00000000
 800eae4:	0800e831 	.word	0x0800e831

0800eae8 <_printf_common>:
 800eae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eaec:	4616      	mov	r6, r2
 800eaee:	4699      	mov	r9, r3
 800eaf0:	688a      	ldr	r2, [r1, #8]
 800eaf2:	690b      	ldr	r3, [r1, #16]
 800eaf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eaf8:	4293      	cmp	r3, r2
 800eafa:	bfb8      	it	lt
 800eafc:	4613      	movlt	r3, r2
 800eafe:	6033      	str	r3, [r6, #0]
 800eb00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eb04:	4607      	mov	r7, r0
 800eb06:	460c      	mov	r4, r1
 800eb08:	b10a      	cbz	r2, 800eb0e <_printf_common+0x26>
 800eb0a:	3301      	adds	r3, #1
 800eb0c:	6033      	str	r3, [r6, #0]
 800eb0e:	6823      	ldr	r3, [r4, #0]
 800eb10:	0699      	lsls	r1, r3, #26
 800eb12:	bf42      	ittt	mi
 800eb14:	6833      	ldrmi	r3, [r6, #0]
 800eb16:	3302      	addmi	r3, #2
 800eb18:	6033      	strmi	r3, [r6, #0]
 800eb1a:	6825      	ldr	r5, [r4, #0]
 800eb1c:	f015 0506 	ands.w	r5, r5, #6
 800eb20:	d106      	bne.n	800eb30 <_printf_common+0x48>
 800eb22:	f104 0a19 	add.w	sl, r4, #25
 800eb26:	68e3      	ldr	r3, [r4, #12]
 800eb28:	6832      	ldr	r2, [r6, #0]
 800eb2a:	1a9b      	subs	r3, r3, r2
 800eb2c:	42ab      	cmp	r3, r5
 800eb2e:	dc26      	bgt.n	800eb7e <_printf_common+0x96>
 800eb30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eb34:	1e13      	subs	r3, r2, #0
 800eb36:	6822      	ldr	r2, [r4, #0]
 800eb38:	bf18      	it	ne
 800eb3a:	2301      	movne	r3, #1
 800eb3c:	0692      	lsls	r2, r2, #26
 800eb3e:	d42b      	bmi.n	800eb98 <_printf_common+0xb0>
 800eb40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eb44:	4649      	mov	r1, r9
 800eb46:	4638      	mov	r0, r7
 800eb48:	47c0      	blx	r8
 800eb4a:	3001      	adds	r0, #1
 800eb4c:	d01e      	beq.n	800eb8c <_printf_common+0xa4>
 800eb4e:	6823      	ldr	r3, [r4, #0]
 800eb50:	68e5      	ldr	r5, [r4, #12]
 800eb52:	6832      	ldr	r2, [r6, #0]
 800eb54:	f003 0306 	and.w	r3, r3, #6
 800eb58:	2b04      	cmp	r3, #4
 800eb5a:	bf08      	it	eq
 800eb5c:	1aad      	subeq	r5, r5, r2
 800eb5e:	68a3      	ldr	r3, [r4, #8]
 800eb60:	6922      	ldr	r2, [r4, #16]
 800eb62:	bf0c      	ite	eq
 800eb64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eb68:	2500      	movne	r5, #0
 800eb6a:	4293      	cmp	r3, r2
 800eb6c:	bfc4      	itt	gt
 800eb6e:	1a9b      	subgt	r3, r3, r2
 800eb70:	18ed      	addgt	r5, r5, r3
 800eb72:	2600      	movs	r6, #0
 800eb74:	341a      	adds	r4, #26
 800eb76:	42b5      	cmp	r5, r6
 800eb78:	d11a      	bne.n	800ebb0 <_printf_common+0xc8>
 800eb7a:	2000      	movs	r0, #0
 800eb7c:	e008      	b.n	800eb90 <_printf_common+0xa8>
 800eb7e:	2301      	movs	r3, #1
 800eb80:	4652      	mov	r2, sl
 800eb82:	4649      	mov	r1, r9
 800eb84:	4638      	mov	r0, r7
 800eb86:	47c0      	blx	r8
 800eb88:	3001      	adds	r0, #1
 800eb8a:	d103      	bne.n	800eb94 <_printf_common+0xac>
 800eb8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800eb90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb94:	3501      	adds	r5, #1
 800eb96:	e7c6      	b.n	800eb26 <_printf_common+0x3e>
 800eb98:	18e1      	adds	r1, r4, r3
 800eb9a:	1c5a      	adds	r2, r3, #1
 800eb9c:	2030      	movs	r0, #48	; 0x30
 800eb9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800eba2:	4422      	add	r2, r4
 800eba4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800eba8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ebac:	3302      	adds	r3, #2
 800ebae:	e7c7      	b.n	800eb40 <_printf_common+0x58>
 800ebb0:	2301      	movs	r3, #1
 800ebb2:	4622      	mov	r2, r4
 800ebb4:	4649      	mov	r1, r9
 800ebb6:	4638      	mov	r0, r7
 800ebb8:	47c0      	blx	r8
 800ebba:	3001      	adds	r0, #1
 800ebbc:	d0e6      	beq.n	800eb8c <_printf_common+0xa4>
 800ebbe:	3601      	adds	r6, #1
 800ebc0:	e7d9      	b.n	800eb76 <_printf_common+0x8e>
	...

0800ebc4 <_printf_i>:
 800ebc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ebc8:	7e0f      	ldrb	r7, [r1, #24]
 800ebca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ebcc:	2f78      	cmp	r7, #120	; 0x78
 800ebce:	4691      	mov	r9, r2
 800ebd0:	4680      	mov	r8, r0
 800ebd2:	460c      	mov	r4, r1
 800ebd4:	469a      	mov	sl, r3
 800ebd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ebda:	d807      	bhi.n	800ebec <_printf_i+0x28>
 800ebdc:	2f62      	cmp	r7, #98	; 0x62
 800ebde:	d80a      	bhi.n	800ebf6 <_printf_i+0x32>
 800ebe0:	2f00      	cmp	r7, #0
 800ebe2:	f000 80d8 	beq.w	800ed96 <_printf_i+0x1d2>
 800ebe6:	2f58      	cmp	r7, #88	; 0x58
 800ebe8:	f000 80a3 	beq.w	800ed32 <_printf_i+0x16e>
 800ebec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ebf0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ebf4:	e03a      	b.n	800ec6c <_printf_i+0xa8>
 800ebf6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ebfa:	2b15      	cmp	r3, #21
 800ebfc:	d8f6      	bhi.n	800ebec <_printf_i+0x28>
 800ebfe:	a101      	add	r1, pc, #4	; (adr r1, 800ec04 <_printf_i+0x40>)
 800ec00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ec04:	0800ec5d 	.word	0x0800ec5d
 800ec08:	0800ec71 	.word	0x0800ec71
 800ec0c:	0800ebed 	.word	0x0800ebed
 800ec10:	0800ebed 	.word	0x0800ebed
 800ec14:	0800ebed 	.word	0x0800ebed
 800ec18:	0800ebed 	.word	0x0800ebed
 800ec1c:	0800ec71 	.word	0x0800ec71
 800ec20:	0800ebed 	.word	0x0800ebed
 800ec24:	0800ebed 	.word	0x0800ebed
 800ec28:	0800ebed 	.word	0x0800ebed
 800ec2c:	0800ebed 	.word	0x0800ebed
 800ec30:	0800ed7d 	.word	0x0800ed7d
 800ec34:	0800eca1 	.word	0x0800eca1
 800ec38:	0800ed5f 	.word	0x0800ed5f
 800ec3c:	0800ebed 	.word	0x0800ebed
 800ec40:	0800ebed 	.word	0x0800ebed
 800ec44:	0800ed9f 	.word	0x0800ed9f
 800ec48:	0800ebed 	.word	0x0800ebed
 800ec4c:	0800eca1 	.word	0x0800eca1
 800ec50:	0800ebed 	.word	0x0800ebed
 800ec54:	0800ebed 	.word	0x0800ebed
 800ec58:	0800ed67 	.word	0x0800ed67
 800ec5c:	682b      	ldr	r3, [r5, #0]
 800ec5e:	1d1a      	adds	r2, r3, #4
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	602a      	str	r2, [r5, #0]
 800ec64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	e0a3      	b.n	800edb8 <_printf_i+0x1f4>
 800ec70:	6820      	ldr	r0, [r4, #0]
 800ec72:	6829      	ldr	r1, [r5, #0]
 800ec74:	0606      	lsls	r6, r0, #24
 800ec76:	f101 0304 	add.w	r3, r1, #4
 800ec7a:	d50a      	bpl.n	800ec92 <_printf_i+0xce>
 800ec7c:	680e      	ldr	r6, [r1, #0]
 800ec7e:	602b      	str	r3, [r5, #0]
 800ec80:	2e00      	cmp	r6, #0
 800ec82:	da03      	bge.n	800ec8c <_printf_i+0xc8>
 800ec84:	232d      	movs	r3, #45	; 0x2d
 800ec86:	4276      	negs	r6, r6
 800ec88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ec8c:	485e      	ldr	r0, [pc, #376]	; (800ee08 <_printf_i+0x244>)
 800ec8e:	230a      	movs	r3, #10
 800ec90:	e019      	b.n	800ecc6 <_printf_i+0x102>
 800ec92:	680e      	ldr	r6, [r1, #0]
 800ec94:	602b      	str	r3, [r5, #0]
 800ec96:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ec9a:	bf18      	it	ne
 800ec9c:	b236      	sxthne	r6, r6
 800ec9e:	e7ef      	b.n	800ec80 <_printf_i+0xbc>
 800eca0:	682b      	ldr	r3, [r5, #0]
 800eca2:	6820      	ldr	r0, [r4, #0]
 800eca4:	1d19      	adds	r1, r3, #4
 800eca6:	6029      	str	r1, [r5, #0]
 800eca8:	0601      	lsls	r1, r0, #24
 800ecaa:	d501      	bpl.n	800ecb0 <_printf_i+0xec>
 800ecac:	681e      	ldr	r6, [r3, #0]
 800ecae:	e002      	b.n	800ecb6 <_printf_i+0xf2>
 800ecb0:	0646      	lsls	r6, r0, #25
 800ecb2:	d5fb      	bpl.n	800ecac <_printf_i+0xe8>
 800ecb4:	881e      	ldrh	r6, [r3, #0]
 800ecb6:	4854      	ldr	r0, [pc, #336]	; (800ee08 <_printf_i+0x244>)
 800ecb8:	2f6f      	cmp	r7, #111	; 0x6f
 800ecba:	bf0c      	ite	eq
 800ecbc:	2308      	moveq	r3, #8
 800ecbe:	230a      	movne	r3, #10
 800ecc0:	2100      	movs	r1, #0
 800ecc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ecc6:	6865      	ldr	r5, [r4, #4]
 800ecc8:	60a5      	str	r5, [r4, #8]
 800ecca:	2d00      	cmp	r5, #0
 800eccc:	bfa2      	ittt	ge
 800ecce:	6821      	ldrge	r1, [r4, #0]
 800ecd0:	f021 0104 	bicge.w	r1, r1, #4
 800ecd4:	6021      	strge	r1, [r4, #0]
 800ecd6:	b90e      	cbnz	r6, 800ecdc <_printf_i+0x118>
 800ecd8:	2d00      	cmp	r5, #0
 800ecda:	d04d      	beq.n	800ed78 <_printf_i+0x1b4>
 800ecdc:	4615      	mov	r5, r2
 800ecde:	fbb6 f1f3 	udiv	r1, r6, r3
 800ece2:	fb03 6711 	mls	r7, r3, r1, r6
 800ece6:	5dc7      	ldrb	r7, [r0, r7]
 800ece8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ecec:	4637      	mov	r7, r6
 800ecee:	42bb      	cmp	r3, r7
 800ecf0:	460e      	mov	r6, r1
 800ecf2:	d9f4      	bls.n	800ecde <_printf_i+0x11a>
 800ecf4:	2b08      	cmp	r3, #8
 800ecf6:	d10b      	bne.n	800ed10 <_printf_i+0x14c>
 800ecf8:	6823      	ldr	r3, [r4, #0]
 800ecfa:	07de      	lsls	r6, r3, #31
 800ecfc:	d508      	bpl.n	800ed10 <_printf_i+0x14c>
 800ecfe:	6923      	ldr	r3, [r4, #16]
 800ed00:	6861      	ldr	r1, [r4, #4]
 800ed02:	4299      	cmp	r1, r3
 800ed04:	bfde      	ittt	le
 800ed06:	2330      	movle	r3, #48	; 0x30
 800ed08:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ed0c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ed10:	1b52      	subs	r2, r2, r5
 800ed12:	6122      	str	r2, [r4, #16]
 800ed14:	f8cd a000 	str.w	sl, [sp]
 800ed18:	464b      	mov	r3, r9
 800ed1a:	aa03      	add	r2, sp, #12
 800ed1c:	4621      	mov	r1, r4
 800ed1e:	4640      	mov	r0, r8
 800ed20:	f7ff fee2 	bl	800eae8 <_printf_common>
 800ed24:	3001      	adds	r0, #1
 800ed26:	d14c      	bne.n	800edc2 <_printf_i+0x1fe>
 800ed28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ed2c:	b004      	add	sp, #16
 800ed2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed32:	4835      	ldr	r0, [pc, #212]	; (800ee08 <_printf_i+0x244>)
 800ed34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ed38:	6829      	ldr	r1, [r5, #0]
 800ed3a:	6823      	ldr	r3, [r4, #0]
 800ed3c:	f851 6b04 	ldr.w	r6, [r1], #4
 800ed40:	6029      	str	r1, [r5, #0]
 800ed42:	061d      	lsls	r5, r3, #24
 800ed44:	d514      	bpl.n	800ed70 <_printf_i+0x1ac>
 800ed46:	07df      	lsls	r7, r3, #31
 800ed48:	bf44      	itt	mi
 800ed4a:	f043 0320 	orrmi.w	r3, r3, #32
 800ed4e:	6023      	strmi	r3, [r4, #0]
 800ed50:	b91e      	cbnz	r6, 800ed5a <_printf_i+0x196>
 800ed52:	6823      	ldr	r3, [r4, #0]
 800ed54:	f023 0320 	bic.w	r3, r3, #32
 800ed58:	6023      	str	r3, [r4, #0]
 800ed5a:	2310      	movs	r3, #16
 800ed5c:	e7b0      	b.n	800ecc0 <_printf_i+0xfc>
 800ed5e:	6823      	ldr	r3, [r4, #0]
 800ed60:	f043 0320 	orr.w	r3, r3, #32
 800ed64:	6023      	str	r3, [r4, #0]
 800ed66:	2378      	movs	r3, #120	; 0x78
 800ed68:	4828      	ldr	r0, [pc, #160]	; (800ee0c <_printf_i+0x248>)
 800ed6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ed6e:	e7e3      	b.n	800ed38 <_printf_i+0x174>
 800ed70:	0659      	lsls	r1, r3, #25
 800ed72:	bf48      	it	mi
 800ed74:	b2b6      	uxthmi	r6, r6
 800ed76:	e7e6      	b.n	800ed46 <_printf_i+0x182>
 800ed78:	4615      	mov	r5, r2
 800ed7a:	e7bb      	b.n	800ecf4 <_printf_i+0x130>
 800ed7c:	682b      	ldr	r3, [r5, #0]
 800ed7e:	6826      	ldr	r6, [r4, #0]
 800ed80:	6961      	ldr	r1, [r4, #20]
 800ed82:	1d18      	adds	r0, r3, #4
 800ed84:	6028      	str	r0, [r5, #0]
 800ed86:	0635      	lsls	r5, r6, #24
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	d501      	bpl.n	800ed90 <_printf_i+0x1cc>
 800ed8c:	6019      	str	r1, [r3, #0]
 800ed8e:	e002      	b.n	800ed96 <_printf_i+0x1d2>
 800ed90:	0670      	lsls	r0, r6, #25
 800ed92:	d5fb      	bpl.n	800ed8c <_printf_i+0x1c8>
 800ed94:	8019      	strh	r1, [r3, #0]
 800ed96:	2300      	movs	r3, #0
 800ed98:	6123      	str	r3, [r4, #16]
 800ed9a:	4615      	mov	r5, r2
 800ed9c:	e7ba      	b.n	800ed14 <_printf_i+0x150>
 800ed9e:	682b      	ldr	r3, [r5, #0]
 800eda0:	1d1a      	adds	r2, r3, #4
 800eda2:	602a      	str	r2, [r5, #0]
 800eda4:	681d      	ldr	r5, [r3, #0]
 800eda6:	6862      	ldr	r2, [r4, #4]
 800eda8:	2100      	movs	r1, #0
 800edaa:	4628      	mov	r0, r5
 800edac:	f7f1 f9f0 	bl	8000190 <memchr>
 800edb0:	b108      	cbz	r0, 800edb6 <_printf_i+0x1f2>
 800edb2:	1b40      	subs	r0, r0, r5
 800edb4:	6060      	str	r0, [r4, #4]
 800edb6:	6863      	ldr	r3, [r4, #4]
 800edb8:	6123      	str	r3, [r4, #16]
 800edba:	2300      	movs	r3, #0
 800edbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800edc0:	e7a8      	b.n	800ed14 <_printf_i+0x150>
 800edc2:	6923      	ldr	r3, [r4, #16]
 800edc4:	462a      	mov	r2, r5
 800edc6:	4649      	mov	r1, r9
 800edc8:	4640      	mov	r0, r8
 800edca:	47d0      	blx	sl
 800edcc:	3001      	adds	r0, #1
 800edce:	d0ab      	beq.n	800ed28 <_printf_i+0x164>
 800edd0:	6823      	ldr	r3, [r4, #0]
 800edd2:	079b      	lsls	r3, r3, #30
 800edd4:	d413      	bmi.n	800edfe <_printf_i+0x23a>
 800edd6:	68e0      	ldr	r0, [r4, #12]
 800edd8:	9b03      	ldr	r3, [sp, #12]
 800edda:	4298      	cmp	r0, r3
 800eddc:	bfb8      	it	lt
 800edde:	4618      	movlt	r0, r3
 800ede0:	e7a4      	b.n	800ed2c <_printf_i+0x168>
 800ede2:	2301      	movs	r3, #1
 800ede4:	4632      	mov	r2, r6
 800ede6:	4649      	mov	r1, r9
 800ede8:	4640      	mov	r0, r8
 800edea:	47d0      	blx	sl
 800edec:	3001      	adds	r0, #1
 800edee:	d09b      	beq.n	800ed28 <_printf_i+0x164>
 800edf0:	3501      	adds	r5, #1
 800edf2:	68e3      	ldr	r3, [r4, #12]
 800edf4:	9903      	ldr	r1, [sp, #12]
 800edf6:	1a5b      	subs	r3, r3, r1
 800edf8:	42ab      	cmp	r3, r5
 800edfa:	dcf2      	bgt.n	800ede2 <_printf_i+0x21e>
 800edfc:	e7eb      	b.n	800edd6 <_printf_i+0x212>
 800edfe:	2500      	movs	r5, #0
 800ee00:	f104 0619 	add.w	r6, r4, #25
 800ee04:	e7f5      	b.n	800edf2 <_printf_i+0x22e>
 800ee06:	bf00      	nop
 800ee08:	0801091d 	.word	0x0801091d
 800ee0c:	0801092e 	.word	0x0801092e

0800ee10 <memmove>:
 800ee10:	4288      	cmp	r0, r1
 800ee12:	b510      	push	{r4, lr}
 800ee14:	eb01 0402 	add.w	r4, r1, r2
 800ee18:	d902      	bls.n	800ee20 <memmove+0x10>
 800ee1a:	4284      	cmp	r4, r0
 800ee1c:	4623      	mov	r3, r4
 800ee1e:	d807      	bhi.n	800ee30 <memmove+0x20>
 800ee20:	1e43      	subs	r3, r0, #1
 800ee22:	42a1      	cmp	r1, r4
 800ee24:	d008      	beq.n	800ee38 <memmove+0x28>
 800ee26:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ee2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ee2e:	e7f8      	b.n	800ee22 <memmove+0x12>
 800ee30:	4402      	add	r2, r0
 800ee32:	4601      	mov	r1, r0
 800ee34:	428a      	cmp	r2, r1
 800ee36:	d100      	bne.n	800ee3a <memmove+0x2a>
 800ee38:	bd10      	pop	{r4, pc}
 800ee3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ee3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ee42:	e7f7      	b.n	800ee34 <memmove+0x24>

0800ee44 <_free_r>:
 800ee44:	b538      	push	{r3, r4, r5, lr}
 800ee46:	4605      	mov	r5, r0
 800ee48:	2900      	cmp	r1, #0
 800ee4a:	d041      	beq.n	800eed0 <_free_r+0x8c>
 800ee4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee50:	1f0c      	subs	r4, r1, #4
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	bfb8      	it	lt
 800ee56:	18e4      	addlt	r4, r4, r3
 800ee58:	f000 f912 	bl	800f080 <__malloc_lock>
 800ee5c:	4a1d      	ldr	r2, [pc, #116]	; (800eed4 <_free_r+0x90>)
 800ee5e:	6813      	ldr	r3, [r2, #0]
 800ee60:	b933      	cbnz	r3, 800ee70 <_free_r+0x2c>
 800ee62:	6063      	str	r3, [r4, #4]
 800ee64:	6014      	str	r4, [r2, #0]
 800ee66:	4628      	mov	r0, r5
 800ee68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee6c:	f000 b90e 	b.w	800f08c <__malloc_unlock>
 800ee70:	42a3      	cmp	r3, r4
 800ee72:	d908      	bls.n	800ee86 <_free_r+0x42>
 800ee74:	6820      	ldr	r0, [r4, #0]
 800ee76:	1821      	adds	r1, r4, r0
 800ee78:	428b      	cmp	r3, r1
 800ee7a:	bf01      	itttt	eq
 800ee7c:	6819      	ldreq	r1, [r3, #0]
 800ee7e:	685b      	ldreq	r3, [r3, #4]
 800ee80:	1809      	addeq	r1, r1, r0
 800ee82:	6021      	streq	r1, [r4, #0]
 800ee84:	e7ed      	b.n	800ee62 <_free_r+0x1e>
 800ee86:	461a      	mov	r2, r3
 800ee88:	685b      	ldr	r3, [r3, #4]
 800ee8a:	b10b      	cbz	r3, 800ee90 <_free_r+0x4c>
 800ee8c:	42a3      	cmp	r3, r4
 800ee8e:	d9fa      	bls.n	800ee86 <_free_r+0x42>
 800ee90:	6811      	ldr	r1, [r2, #0]
 800ee92:	1850      	adds	r0, r2, r1
 800ee94:	42a0      	cmp	r0, r4
 800ee96:	d10b      	bne.n	800eeb0 <_free_r+0x6c>
 800ee98:	6820      	ldr	r0, [r4, #0]
 800ee9a:	4401      	add	r1, r0
 800ee9c:	1850      	adds	r0, r2, r1
 800ee9e:	4283      	cmp	r3, r0
 800eea0:	6011      	str	r1, [r2, #0]
 800eea2:	d1e0      	bne.n	800ee66 <_free_r+0x22>
 800eea4:	6818      	ldr	r0, [r3, #0]
 800eea6:	685b      	ldr	r3, [r3, #4]
 800eea8:	6053      	str	r3, [r2, #4]
 800eeaa:	4401      	add	r1, r0
 800eeac:	6011      	str	r1, [r2, #0]
 800eeae:	e7da      	b.n	800ee66 <_free_r+0x22>
 800eeb0:	d902      	bls.n	800eeb8 <_free_r+0x74>
 800eeb2:	230c      	movs	r3, #12
 800eeb4:	602b      	str	r3, [r5, #0]
 800eeb6:	e7d6      	b.n	800ee66 <_free_r+0x22>
 800eeb8:	6820      	ldr	r0, [r4, #0]
 800eeba:	1821      	adds	r1, r4, r0
 800eebc:	428b      	cmp	r3, r1
 800eebe:	bf04      	itt	eq
 800eec0:	6819      	ldreq	r1, [r3, #0]
 800eec2:	685b      	ldreq	r3, [r3, #4]
 800eec4:	6063      	str	r3, [r4, #4]
 800eec6:	bf04      	itt	eq
 800eec8:	1809      	addeq	r1, r1, r0
 800eeca:	6021      	streq	r1, [r4, #0]
 800eecc:	6054      	str	r4, [r2, #4]
 800eece:	e7ca      	b.n	800ee66 <_free_r+0x22>
 800eed0:	bd38      	pop	{r3, r4, r5, pc}
 800eed2:	bf00      	nop
 800eed4:	20000d50 	.word	0x20000d50

0800eed8 <sbrk_aligned>:
 800eed8:	b570      	push	{r4, r5, r6, lr}
 800eeda:	4e0e      	ldr	r6, [pc, #56]	; (800ef14 <sbrk_aligned+0x3c>)
 800eedc:	460c      	mov	r4, r1
 800eede:	6831      	ldr	r1, [r6, #0]
 800eee0:	4605      	mov	r5, r0
 800eee2:	b911      	cbnz	r1, 800eeea <sbrk_aligned+0x12>
 800eee4:	f000 f8bc 	bl	800f060 <_sbrk_r>
 800eee8:	6030      	str	r0, [r6, #0]
 800eeea:	4621      	mov	r1, r4
 800eeec:	4628      	mov	r0, r5
 800eeee:	f000 f8b7 	bl	800f060 <_sbrk_r>
 800eef2:	1c43      	adds	r3, r0, #1
 800eef4:	d00a      	beq.n	800ef0c <sbrk_aligned+0x34>
 800eef6:	1cc4      	adds	r4, r0, #3
 800eef8:	f024 0403 	bic.w	r4, r4, #3
 800eefc:	42a0      	cmp	r0, r4
 800eefe:	d007      	beq.n	800ef10 <sbrk_aligned+0x38>
 800ef00:	1a21      	subs	r1, r4, r0
 800ef02:	4628      	mov	r0, r5
 800ef04:	f000 f8ac 	bl	800f060 <_sbrk_r>
 800ef08:	3001      	adds	r0, #1
 800ef0a:	d101      	bne.n	800ef10 <sbrk_aligned+0x38>
 800ef0c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800ef10:	4620      	mov	r0, r4
 800ef12:	bd70      	pop	{r4, r5, r6, pc}
 800ef14:	20000d54 	.word	0x20000d54

0800ef18 <_malloc_r>:
 800ef18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef1c:	1ccd      	adds	r5, r1, #3
 800ef1e:	f025 0503 	bic.w	r5, r5, #3
 800ef22:	3508      	adds	r5, #8
 800ef24:	2d0c      	cmp	r5, #12
 800ef26:	bf38      	it	cc
 800ef28:	250c      	movcc	r5, #12
 800ef2a:	2d00      	cmp	r5, #0
 800ef2c:	4607      	mov	r7, r0
 800ef2e:	db01      	blt.n	800ef34 <_malloc_r+0x1c>
 800ef30:	42a9      	cmp	r1, r5
 800ef32:	d905      	bls.n	800ef40 <_malloc_r+0x28>
 800ef34:	230c      	movs	r3, #12
 800ef36:	603b      	str	r3, [r7, #0]
 800ef38:	2600      	movs	r6, #0
 800ef3a:	4630      	mov	r0, r6
 800ef3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef40:	4e2e      	ldr	r6, [pc, #184]	; (800effc <_malloc_r+0xe4>)
 800ef42:	f000 f89d 	bl	800f080 <__malloc_lock>
 800ef46:	6833      	ldr	r3, [r6, #0]
 800ef48:	461c      	mov	r4, r3
 800ef4a:	bb34      	cbnz	r4, 800ef9a <_malloc_r+0x82>
 800ef4c:	4629      	mov	r1, r5
 800ef4e:	4638      	mov	r0, r7
 800ef50:	f7ff ffc2 	bl	800eed8 <sbrk_aligned>
 800ef54:	1c43      	adds	r3, r0, #1
 800ef56:	4604      	mov	r4, r0
 800ef58:	d14d      	bne.n	800eff6 <_malloc_r+0xde>
 800ef5a:	6834      	ldr	r4, [r6, #0]
 800ef5c:	4626      	mov	r6, r4
 800ef5e:	2e00      	cmp	r6, #0
 800ef60:	d140      	bne.n	800efe4 <_malloc_r+0xcc>
 800ef62:	6823      	ldr	r3, [r4, #0]
 800ef64:	4631      	mov	r1, r6
 800ef66:	4638      	mov	r0, r7
 800ef68:	eb04 0803 	add.w	r8, r4, r3
 800ef6c:	f000 f878 	bl	800f060 <_sbrk_r>
 800ef70:	4580      	cmp	r8, r0
 800ef72:	d13a      	bne.n	800efea <_malloc_r+0xd2>
 800ef74:	6821      	ldr	r1, [r4, #0]
 800ef76:	3503      	adds	r5, #3
 800ef78:	1a6d      	subs	r5, r5, r1
 800ef7a:	f025 0503 	bic.w	r5, r5, #3
 800ef7e:	3508      	adds	r5, #8
 800ef80:	2d0c      	cmp	r5, #12
 800ef82:	bf38      	it	cc
 800ef84:	250c      	movcc	r5, #12
 800ef86:	4629      	mov	r1, r5
 800ef88:	4638      	mov	r0, r7
 800ef8a:	f7ff ffa5 	bl	800eed8 <sbrk_aligned>
 800ef8e:	3001      	adds	r0, #1
 800ef90:	d02b      	beq.n	800efea <_malloc_r+0xd2>
 800ef92:	6823      	ldr	r3, [r4, #0]
 800ef94:	442b      	add	r3, r5
 800ef96:	6023      	str	r3, [r4, #0]
 800ef98:	e00e      	b.n	800efb8 <_malloc_r+0xa0>
 800ef9a:	6822      	ldr	r2, [r4, #0]
 800ef9c:	1b52      	subs	r2, r2, r5
 800ef9e:	d41e      	bmi.n	800efde <_malloc_r+0xc6>
 800efa0:	2a0b      	cmp	r2, #11
 800efa2:	d916      	bls.n	800efd2 <_malloc_r+0xba>
 800efa4:	1961      	adds	r1, r4, r5
 800efa6:	42a3      	cmp	r3, r4
 800efa8:	6025      	str	r5, [r4, #0]
 800efaa:	bf18      	it	ne
 800efac:	6059      	strne	r1, [r3, #4]
 800efae:	6863      	ldr	r3, [r4, #4]
 800efb0:	bf08      	it	eq
 800efb2:	6031      	streq	r1, [r6, #0]
 800efb4:	5162      	str	r2, [r4, r5]
 800efb6:	604b      	str	r3, [r1, #4]
 800efb8:	4638      	mov	r0, r7
 800efba:	f104 060b 	add.w	r6, r4, #11
 800efbe:	f000 f865 	bl	800f08c <__malloc_unlock>
 800efc2:	f026 0607 	bic.w	r6, r6, #7
 800efc6:	1d23      	adds	r3, r4, #4
 800efc8:	1af2      	subs	r2, r6, r3
 800efca:	d0b6      	beq.n	800ef3a <_malloc_r+0x22>
 800efcc:	1b9b      	subs	r3, r3, r6
 800efce:	50a3      	str	r3, [r4, r2]
 800efd0:	e7b3      	b.n	800ef3a <_malloc_r+0x22>
 800efd2:	6862      	ldr	r2, [r4, #4]
 800efd4:	42a3      	cmp	r3, r4
 800efd6:	bf0c      	ite	eq
 800efd8:	6032      	streq	r2, [r6, #0]
 800efda:	605a      	strne	r2, [r3, #4]
 800efdc:	e7ec      	b.n	800efb8 <_malloc_r+0xa0>
 800efde:	4623      	mov	r3, r4
 800efe0:	6864      	ldr	r4, [r4, #4]
 800efe2:	e7b2      	b.n	800ef4a <_malloc_r+0x32>
 800efe4:	4634      	mov	r4, r6
 800efe6:	6876      	ldr	r6, [r6, #4]
 800efe8:	e7b9      	b.n	800ef5e <_malloc_r+0x46>
 800efea:	230c      	movs	r3, #12
 800efec:	603b      	str	r3, [r7, #0]
 800efee:	4638      	mov	r0, r7
 800eff0:	f000 f84c 	bl	800f08c <__malloc_unlock>
 800eff4:	e7a1      	b.n	800ef3a <_malloc_r+0x22>
 800eff6:	6025      	str	r5, [r4, #0]
 800eff8:	e7de      	b.n	800efb8 <_malloc_r+0xa0>
 800effa:	bf00      	nop
 800effc:	20000d50 	.word	0x20000d50

0800f000 <_realloc_r>:
 800f000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f004:	4680      	mov	r8, r0
 800f006:	4614      	mov	r4, r2
 800f008:	460e      	mov	r6, r1
 800f00a:	b921      	cbnz	r1, 800f016 <_realloc_r+0x16>
 800f00c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f010:	4611      	mov	r1, r2
 800f012:	f7ff bf81 	b.w	800ef18 <_malloc_r>
 800f016:	b92a      	cbnz	r2, 800f024 <_realloc_r+0x24>
 800f018:	f7ff ff14 	bl	800ee44 <_free_r>
 800f01c:	4625      	mov	r5, r4
 800f01e:	4628      	mov	r0, r5
 800f020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f024:	f000 f838 	bl	800f098 <_malloc_usable_size_r>
 800f028:	4284      	cmp	r4, r0
 800f02a:	4607      	mov	r7, r0
 800f02c:	d802      	bhi.n	800f034 <_realloc_r+0x34>
 800f02e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f032:	d812      	bhi.n	800f05a <_realloc_r+0x5a>
 800f034:	4621      	mov	r1, r4
 800f036:	4640      	mov	r0, r8
 800f038:	f7ff ff6e 	bl	800ef18 <_malloc_r>
 800f03c:	4605      	mov	r5, r0
 800f03e:	2800      	cmp	r0, #0
 800f040:	d0ed      	beq.n	800f01e <_realloc_r+0x1e>
 800f042:	42bc      	cmp	r4, r7
 800f044:	4622      	mov	r2, r4
 800f046:	4631      	mov	r1, r6
 800f048:	bf28      	it	cs
 800f04a:	463a      	movcs	r2, r7
 800f04c:	f7ff fb8c 	bl	800e768 <memcpy>
 800f050:	4631      	mov	r1, r6
 800f052:	4640      	mov	r0, r8
 800f054:	f7ff fef6 	bl	800ee44 <_free_r>
 800f058:	e7e1      	b.n	800f01e <_realloc_r+0x1e>
 800f05a:	4635      	mov	r5, r6
 800f05c:	e7df      	b.n	800f01e <_realloc_r+0x1e>
	...

0800f060 <_sbrk_r>:
 800f060:	b538      	push	{r3, r4, r5, lr}
 800f062:	4d06      	ldr	r5, [pc, #24]	; (800f07c <_sbrk_r+0x1c>)
 800f064:	2300      	movs	r3, #0
 800f066:	4604      	mov	r4, r0
 800f068:	4608      	mov	r0, r1
 800f06a:	602b      	str	r3, [r5, #0]
 800f06c:	f7f5 f8fa 	bl	8004264 <_sbrk>
 800f070:	1c43      	adds	r3, r0, #1
 800f072:	d102      	bne.n	800f07a <_sbrk_r+0x1a>
 800f074:	682b      	ldr	r3, [r5, #0]
 800f076:	b103      	cbz	r3, 800f07a <_sbrk_r+0x1a>
 800f078:	6023      	str	r3, [r4, #0]
 800f07a:	bd38      	pop	{r3, r4, r5, pc}
 800f07c:	20000d58 	.word	0x20000d58

0800f080 <__malloc_lock>:
 800f080:	4801      	ldr	r0, [pc, #4]	; (800f088 <__malloc_lock+0x8>)
 800f082:	f000 b811 	b.w	800f0a8 <__retarget_lock_acquire_recursive>
 800f086:	bf00      	nop
 800f088:	20000d5c 	.word	0x20000d5c

0800f08c <__malloc_unlock>:
 800f08c:	4801      	ldr	r0, [pc, #4]	; (800f094 <__malloc_unlock+0x8>)
 800f08e:	f000 b80c 	b.w	800f0aa <__retarget_lock_release_recursive>
 800f092:	bf00      	nop
 800f094:	20000d5c 	.word	0x20000d5c

0800f098 <_malloc_usable_size_r>:
 800f098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f09c:	1f18      	subs	r0, r3, #4
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	bfbc      	itt	lt
 800f0a2:	580b      	ldrlt	r3, [r1, r0]
 800f0a4:	18c0      	addlt	r0, r0, r3
 800f0a6:	4770      	bx	lr

0800f0a8 <__retarget_lock_acquire_recursive>:
 800f0a8:	4770      	bx	lr

0800f0aa <__retarget_lock_release_recursive>:
 800f0aa:	4770      	bx	lr

0800f0ac <_init>:
 800f0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0ae:	bf00      	nop
 800f0b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0b2:	bc08      	pop	{r3}
 800f0b4:	469e      	mov	lr, r3
 800f0b6:	4770      	bx	lr

0800f0b8 <_fini>:
 800f0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0ba:	bf00      	nop
 800f0bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0be:	bc08      	pop	{r3}
 800f0c0:	469e      	mov	lr, r3
 800f0c2:	4770      	bx	lr
 800f0c4:	0000      	movs	r0, r0
	...
