{"Source Block": ["hdl/library/util_wfifo/util_wfifo.v@113:123@HdlStmAssign", "  assign fifo_rst = ~rstn;\n\n  // write is pass through\n\n  assign fifo_wr = m_wr;\n  assign m_wovf_s = s_wovf | fifo_wovf;\n\n  genvar m;\n  generate\n  for (m = 0; m < M_DATA_WIDTH; m = m + 1) begin: g_wdata\n  assign fifo_wdata[m] = m_wdata[(M_DATA_WIDTH-1)-m];\n"], "Clone Blocks": [["hdl/library/util_wfifo/util_wfifo.v@117:129", "  assign fifo_wr = m_wr;\n  assign m_wovf_s = s_wovf | fifo_wovf;\n\n  genvar m;\n  generate\n  for (m = 0; m < M_DATA_WIDTH; m = m + 1) begin: g_wdata\n  assign fifo_wdata[m] = m_wdata[(M_DATA_WIDTH-1)-m];\n  end\n  endgenerate\n\n  always @(posedge m_clk) begin\n    if (rstn == 1'b0) begin\n      m_wovf_m1 <= 1'b0;\n"], ["hdl/library/util_wfifo/util_wfifo.v@112:122", "\n  assign fifo_rst = ~rstn;\n\n  // write is pass through\n\n  assign fifo_wr = m_wr;\n  assign m_wovf_s = s_wovf | fifo_wovf;\n\n  genvar m;\n  generate\n  for (m = 0; m < M_DATA_WIDTH; m = m + 1) begin: g_wdata\n"], ["hdl/library/util_wfifo/util_wfifo.v@115:125", "  // write is pass through\n\n  assign fifo_wr = m_wr;\n  assign m_wovf_s = s_wovf | fifo_wovf;\n\n  genvar m;\n  generate\n  for (m = 0; m < M_DATA_WIDTH; m = m + 1) begin: g_wdata\n  assign fifo_wdata[m] = m_wdata[(M_DATA_WIDTH-1)-m];\n  end\n  endgenerate\n"]], "Diff Content": {"Delete": [[118, "  assign m_wovf_s = s_wovf | fifo_wovf;\n"]], "Add": [[118, "  assign fifo_wr = adc_wr;\n"]]}}