Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 16:24:07 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  576         
TIMING-18  Warning   Missing input or output delay                              5           
TIMING-20  Warning   Non-clocked latch                                          5           
LATCH-1    Advisory  Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    996.682        0.000                      0                19922        0.098        0.000                      0                19922    -9786.640   -16159.920                       5                  2857  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)           Period(ns)      Frequency(MHz)
-----             ------------           ----------      --------------
clk_pin           {0.000 1000.000}       2000.000        0.500           
  DCM_TMDS_CLKFX  {0.000 500.000}        1000.000        1.000           
  MMCM_pix_clock  {0.000 5000.000}       10000.000       0.100           
  clkfb_in        {0.000 1000.000}       2000.000        0.500           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin              1975.551        0.000                      0                19769        0.098        0.000                      0                19769    -1900.000    -1900.000                       1                  2737  
  DCM_TMDS_CLKFX      997.065        0.000                      0                   39        0.220        0.000                      0                   39     -786.640     -786.640                       1                    37  
  MMCM_pix_clock     9979.666        0.000                      0                  114        0.162        0.000                      0                  114    -9786.640    -9786.640                       1                    80  
  clkfb_in                                                                                                                                                      -1900.000    -3686.640                       2                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX      996.682        0.000                      0                   30        0.201        0.000                      0                   30  
clk_pin         MMCM_pix_clock     1989.446        0.000                      0                   14        1.270        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clk_pin                         
(none)          clkfb_in                        
(none)                          clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack     1975.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack    -1900.000ns,  Total Violation    -1900.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1975.551ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1536_1663_13_13/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.436ns  (logic 2.918ns (12.451%)  route 20.518ns (87.549%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 2004.880 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.740     5.409    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=33, routed)          1.360     7.225    control_unit/mainDecoder/Instr[3]
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     8.244    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.368 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     9.083    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.207 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969    10.177    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341    10.641    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.765 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300    11.065    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.189 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801    11.990    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682    12.796    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.920 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798    13.718    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.842 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    14.293    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.417 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    15.380    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    15.504 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    16.770    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    16.922 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    18.095    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    18.421 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    19.027    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    19.151 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    19.973    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.097 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    21.155    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.279 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    21.744    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.868 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    23.111    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    23.235 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.610    28.845    mem/disMem/memory_reg_1536_1663_13_13/D
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.488  2004.880    mem/disMem/memory_reg_1536_1663_13_13/WCLK
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/DP.HIGH/CLK
                         clock pessimism              0.277  2005.156    
                         clock uncertainty           -0.035  2005.121    
    SLICE_X6Y64          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.396    mem/disMem/memory_reg_1536_1663_13_13/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.396    
                         arrival time                         -28.845    
  -------------------------------------------------------------------
                         slack                               1975.551    

Slack (MET) :             1975.839ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1536_1663_13_13/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.436ns  (logic 2.918ns (12.451%)  route 20.518ns (87.549%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 2004.880 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.740     5.409    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=33, routed)          1.360     7.225    control_unit/mainDecoder/Instr[3]
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     8.244    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.368 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     9.083    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.207 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969    10.177    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341    10.641    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.765 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300    11.065    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.189 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801    11.990    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682    12.796    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.920 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798    13.718    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.842 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    14.293    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.417 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    15.380    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    15.504 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    16.770    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    16.922 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    18.095    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    18.421 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    19.027    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    19.151 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    19.973    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.097 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    21.155    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.279 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    21.744    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.868 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    23.111    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    23.235 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.610    28.845    mem/disMem/memory_reg_1536_1663_13_13/D
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.488  2004.880    mem/disMem/memory_reg_1536_1663_13_13/WCLK
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/SP.HIGH/CLK
                         clock pessimism              0.277  2005.156    
                         clock uncertainty           -0.035  2005.121    
    SLICE_X6Y64          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438  2004.683    mem/disMem/memory_reg_1536_1663_13_13/SP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.683    
                         arrival time                         -28.845    
  -------------------------------------------------------------------
                         slack                               1975.839    

Slack (MET) :             1975.839ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1536_1663_13_13/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.436ns  (logic 2.918ns (12.451%)  route 20.518ns (87.549%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 2004.880 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.740     5.409    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=33, routed)          1.360     7.225    control_unit/mainDecoder/Instr[3]
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     8.244    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.368 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     9.083    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.207 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969    10.177    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341    10.641    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.765 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300    11.065    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.189 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801    11.990    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682    12.796    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.920 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798    13.718    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.842 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    14.293    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.417 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    15.380    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    15.504 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    16.770    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    16.922 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    18.095    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    18.421 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    19.027    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    19.151 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    19.973    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.097 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    21.155    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.279 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    21.744    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.868 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    23.111    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    23.235 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.610    28.845    mem/disMem/memory_reg_1536_1663_13_13/D
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.488  2004.880    mem/disMem/memory_reg_1536_1663_13_13/WCLK
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/DP.LOW/CLK
                         clock pessimism              0.277  2005.156    
                         clock uncertainty           -0.035  2005.121    
    SLICE_X6Y64          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437  2004.684    mem/disMem/memory_reg_1536_1663_13_13/DP.LOW
  -------------------------------------------------------------------
                         required time                       2004.684    
                         arrival time                         -28.845    
  -------------------------------------------------------------------
                         slack                               1975.839    

Slack (MET) :             1976.066ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1024_1151_13_13/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.917ns  (logic 2.918ns (12.733%)  route 19.999ns (87.267%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 2004.876 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.740     5.409    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=33, routed)          1.360     7.225    control_unit/mainDecoder/Instr[3]
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     8.244    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.368 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     9.083    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.207 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969    10.177    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341    10.641    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.765 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300    11.065    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.189 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801    11.990    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682    12.796    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.920 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798    13.718    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.842 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    14.293    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.417 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    15.380    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    15.504 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    16.770    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    16.922 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    18.095    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    18.421 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    19.027    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    19.151 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    19.973    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.097 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    21.155    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.279 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    21.744    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.868 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    23.111    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    23.235 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.091    28.326    mem/disMem/memory_reg_1024_1151_13_13/D
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.484  2004.876    mem/disMem/memory_reg_1024_1151_13_13/WCLK
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/DP.HIGH/CLK
                         clock pessimism              0.277  2005.152    
                         clock uncertainty           -0.035  2005.117    
    SLICE_X10Y68         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.392    mem/disMem/memory_reg_1024_1151_13_13/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.392    
                         arrival time                         -28.326    
  -------------------------------------------------------------------
                         slack                               1976.066    

Slack (MET) :             1976.093ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1536_1663_13_13/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.436ns  (logic 2.918ns (12.451%)  route 20.518ns (87.549%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 2004.880 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.740     5.409    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=33, routed)          1.360     7.225    control_unit/mainDecoder/Instr[3]
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     8.244    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.368 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     9.083    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.207 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969    10.177    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341    10.641    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.765 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300    11.065    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.189 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801    11.990    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682    12.796    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.920 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798    13.718    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.842 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    14.293    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.417 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    15.380    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    15.504 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    16.770    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    16.922 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    18.095    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    18.421 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    19.027    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    19.151 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    19.973    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.097 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    21.155    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.279 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    21.744    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.868 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    23.111    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    23.235 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.610    28.845    mem/disMem/memory_reg_1536_1663_13_13/D
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.488  2004.880    mem/disMem/memory_reg_1536_1663_13_13/WCLK
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/SP.LOW/CLK
                         clock pessimism              0.277  2005.156    
                         clock uncertainty           -0.035  2005.121    
    SLICE_X6Y64          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.184  2004.937    mem/disMem/memory_reg_1536_1663_13_13/SP.LOW
  -------------------------------------------------------------------
                         required time                       2004.937    
                         arrival time                         -28.845    
  -------------------------------------------------------------------
                         slack                               1976.093    

Slack (MET) :             1976.184ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_0_63_0_0__12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.900ns  (logic 2.918ns (12.742%)  route 19.982ns (87.258%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 2004.874 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.740     5.409    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=33, routed)          1.360     7.225    control_unit/mainDecoder/Instr[3]
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     8.244    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.368 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     9.083    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.207 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969    10.177    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341    10.641    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.765 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300    11.065    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.189 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801    11.990    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682    12.796    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.920 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798    13.718    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.842 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    14.293    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.417 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    15.380    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    15.504 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    16.770    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    16.922 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    18.095    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    18.421 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    19.027    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    19.151 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    19.973    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.097 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    21.155    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.279 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    21.744    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.868 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    23.111    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    23.235 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.074    28.309    mem/disMem/memory_reg_0_63_0_0__12/D
    SLICE_X16Y63         RAMD64E                                      r  mem/disMem/memory_reg_0_63_0_0__12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.482  2004.874    mem/disMem/memory_reg_0_63_0_0__12/WCLK
    SLICE_X16Y63         RAMD64E                                      r  mem/disMem/memory_reg_0_63_0_0__12/DP/CLK
                         clock pessimism              0.277  2005.151    
                         clock uncertainty           -0.035  2005.115    
    SLICE_X16Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622  2004.493    mem/disMem/memory_reg_0_63_0_0__12/DP
  -------------------------------------------------------------------
                         required time                       2004.493    
                         arrival time                         -28.309    
  -------------------------------------------------------------------
                         slack                               1976.184    

Slack (MET) :             1976.353ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1024_1151_13_13/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.917ns  (logic 2.918ns (12.733%)  route 19.999ns (87.267%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 2004.876 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.740     5.409    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=33, routed)          1.360     7.225    control_unit/mainDecoder/Instr[3]
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     8.244    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.368 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     9.083    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.207 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969    10.177    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341    10.641    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.765 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300    11.065    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.189 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801    11.990    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682    12.796    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.920 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798    13.718    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.842 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    14.293    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.417 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    15.380    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    15.504 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    16.770    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    16.922 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    18.095    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    18.421 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    19.027    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    19.151 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    19.973    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.097 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    21.155    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.279 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    21.744    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.868 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    23.111    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    23.235 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.091    28.326    mem/disMem/memory_reg_1024_1151_13_13/D
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.484  2004.876    mem/disMem/memory_reg_1024_1151_13_13/WCLK
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/SP.HIGH/CLK
                         clock pessimism              0.277  2005.152    
                         clock uncertainty           -0.035  2005.117    
    SLICE_X10Y68         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438  2004.679    mem/disMem/memory_reg_1024_1151_13_13/SP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.679    
                         arrival time                         -28.326    
  -------------------------------------------------------------------
                         slack                               1976.353    

Slack (MET) :             1976.354ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1024_1151_13_13/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.917ns  (logic 2.918ns (12.733%)  route 19.999ns (87.267%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 2004.876 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.740     5.409    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=33, routed)          1.360     7.225    control_unit/mainDecoder/Instr[3]
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     8.244    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.368 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     9.083    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.207 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969    10.177    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341    10.641    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.765 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300    11.065    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.189 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801    11.990    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682    12.796    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.920 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798    13.718    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.842 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    14.293    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.417 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    15.380    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    15.504 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    16.770    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    16.922 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    18.095    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    18.421 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    19.027    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    19.151 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    19.973    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.097 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    21.155    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.279 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    21.744    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.868 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    23.111    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    23.235 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.091    28.326    mem/disMem/memory_reg_1024_1151_13_13/D
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.484  2004.876    mem/disMem/memory_reg_1024_1151_13_13/WCLK
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/DP.LOW/CLK
                         clock pessimism              0.277  2005.152    
                         clock uncertainty           -0.035  2005.117    
    SLICE_X10Y68         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437  2004.680    mem/disMem/memory_reg_1024_1151_13_13/DP.LOW
  -------------------------------------------------------------------
                         required time                       2004.680    
                         arrival time                         -28.326    
  -------------------------------------------------------------------
                         slack                               1976.354    

Slack (MET) :             1976.430ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_256_383_9_9/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.552ns  (logic 2.918ns (12.939%)  route 19.634ns (87.061%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 2004.875 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.740     5.409    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=33, routed)          1.360     7.225    control_unit/mainDecoder/Instr[3]
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     8.244    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.368 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     9.083    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.207 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969    10.177    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341    10.641    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.765 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300    11.065    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.189 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801    11.990    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682    12.796    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.920 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798    13.718    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.842 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    14.293    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.417 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    15.380    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    15.504 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    16.770    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    16.922 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    18.095    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    18.421 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    19.027    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    19.151 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    19.973    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.097 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    21.155    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.279 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    21.744    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.868 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          0.913    22.781    buf_reg_6/genblk1[1].reg1/d/Zero
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.905 r  buf_reg_6/genblk1[1].reg1/d/memory_reg_0_127_9_9_i_1/O
                         net (fo=76, routed)          5.056    27.961    mem/disMem/memory_reg_256_383_9_9/D
    SLICE_X8Y69          RAMD64E                                      r  mem/disMem/memory_reg_256_383_9_9/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.483  2004.875    mem/disMem/memory_reg_256_383_9_9/WCLK
    SLICE_X8Y69          RAMD64E                                      r  mem/disMem/memory_reg_256_383_9_9/DP.HIGH/CLK
                         clock pessimism              0.277  2005.151    
                         clock uncertainty           -0.035  2005.116    
    SLICE_X8Y69          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.391    mem/disMem/memory_reg_256_383_9_9/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.391    
                         arrival time                         -27.961    
  -------------------------------------------------------------------
                         slack                               1976.430    

Slack (MET) :             1976.461ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_9_9/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.521ns  (logic 2.918ns (12.957%)  route 19.603ns (87.043%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 2004.875 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.740     5.409    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=33, routed)          1.360     7.225    control_unit/mainDecoder/Instr[3]
    SLICE_X39Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     8.244    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.368 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     9.083    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.207 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969    10.177    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341    10.641    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.765 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300    11.065    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.189 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801    11.990    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682    12.796    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.920 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798    13.718    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.842 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    14.293    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.417 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    15.380    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    15.504 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    16.770    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    16.922 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    18.095    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    18.421 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    19.027    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    19.151 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    19.973    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.097 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    21.155    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.279 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    21.744    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.868 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          0.913    22.781    buf_reg_6/genblk1[1].reg1/d/Zero
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.905 r  buf_reg_6/genblk1[1].reg1/d/memory_reg_0_127_9_9_i_1/O
                         net (fo=76, routed)          5.025    27.930    mem/disMem/memory_reg_384_511_9_9/D
    SLICE_X8Y70          RAMD64E                                      r  mem/disMem/memory_reg_384_511_9_9/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.483  2004.875    mem/disMem/memory_reg_384_511_9_9/WCLK
    SLICE_X8Y70          RAMD64E                                      r  mem/disMem/memory_reg_384_511_9_9/DP.HIGH/CLK
                         clock pessimism              0.277  2005.151    
                         clock uncertainty           -0.035  2005.116    
    SLICE_X8Y70          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.391    mem/disMem/memory_reg_384_511_9_9/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.391    
                         arrival time                         -27.930    
  -------------------------------------------------------------------
                         slack                               1976.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 PC1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_256_383_26_26/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.486%)  route 0.280ns (66.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.584     1.496    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  PC1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  PC1_reg[2]/Q
                         net (fo=3654, routed)        0.280     1.917    mem/disMem/memory_reg_256_383_26_26/A0
    SLICE_X42Y27         RAMD64E                                      r  mem/disMem/memory_reg_256_383_26_26/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.850     2.009    mem/disMem/memory_reg_256_383_26_26/WCLK
    SLICE_X42Y27         RAMD64E                                      r  mem/disMem/memory_reg_256_383_26_26/DP.HIGH/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.819    mem/disMem/memory_reg_256_383_26_26/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 PC1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_256_383_26_26/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.486%)  route 0.280ns (66.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.584     1.496    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  PC1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  PC1_reg[2]/Q
                         net (fo=3654, routed)        0.280     1.917    mem/disMem/memory_reg_256_383_26_26/A0
    SLICE_X42Y27         RAMD64E                                      r  mem/disMem/memory_reg_256_383_26_26/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.850     2.009    mem/disMem/memory_reg_256_383_26_26/WCLK
    SLICE_X42Y27         RAMD64E                                      r  mem/disMem/memory_reg_256_383_26_26/DP.LOW/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.819    mem/disMem/memory_reg_256_383_26_26/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 PC1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_256_383_26_26/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.486%)  route 0.280ns (66.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.584     1.496    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  PC1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  PC1_reg[2]/Q
                         net (fo=3654, routed)        0.280     1.917    mem/disMem/memory_reg_256_383_26_26/A0
    SLICE_X42Y27         RAMD64E                                      r  mem/disMem/memory_reg_256_383_26_26/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.850     2.009    mem/disMem/memory_reg_256_383_26_26/WCLK
    SLICE_X42Y27         RAMD64E                                      r  mem/disMem/memory_reg_256_383_26_26/SP.HIGH/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.819    mem/disMem/memory_reg_256_383_26_26/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 PC1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_256_383_26_26/SP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.486%)  route 0.280ns (66.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.584     1.496    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  PC1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  PC1_reg[2]/Q
                         net (fo=3654, routed)        0.280     1.917    mem/disMem/memory_reg_256_383_26_26/A0
    SLICE_X42Y27         RAMD64E                                      r  mem/disMem/memory_reg_256_383_26_26/SP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.850     2.009    mem/disMem/memory_reg_256_383_26_26/WCLK
    SLICE_X42Y27         RAMD64E                                      r  mem/disMem/memory_reg_256_383_26_26/SP.LOW/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.819    mem/disMem/memory_reg_256_383_26_26/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 PC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_896_1023_26_26/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.337%)  route 0.282ns (66.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.584     1.496    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  PC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  PC1_reg[3]/Q
                         net (fo=3655, routed)        0.282     1.919    mem/disMem/memory_reg_896_1023_26_26/A1
    SLICE_X42Y29         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_26_26/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.852     2.011    mem/disMem/memory_reg_896_1023_26_26/WCLK
    SLICE_X42Y29         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_26_26/DP.HIGH/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y29         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.820    mem/disMem/memory_reg_896_1023_26_26/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 PC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_896_1023_26_26/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.337%)  route 0.282ns (66.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.584     1.496    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  PC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  PC1_reg[3]/Q
                         net (fo=3655, routed)        0.282     1.919    mem/disMem/memory_reg_896_1023_26_26/A1
    SLICE_X42Y29         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_26_26/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.852     2.011    mem/disMem/memory_reg_896_1023_26_26/WCLK
    SLICE_X42Y29         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_26_26/DP.LOW/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y29         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.820    mem/disMem/memory_reg_896_1023_26_26/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 PC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_896_1023_26_26/SP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.337%)  route 0.282ns (66.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.584     1.496    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  PC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  PC1_reg[3]/Q
                         net (fo=3655, routed)        0.282     1.919    mem/disMem/memory_reg_896_1023_26_26/A1
    SLICE_X42Y29         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_26_26/SP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.852     2.011    mem/disMem/memory_reg_896_1023_26_26/WCLK
    SLICE_X42Y29         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_26_26/SP.HIGH/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y29         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.820    mem/disMem/memory_reg_896_1023_26_26/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 PC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_896_1023_26_26/SP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.337%)  route 0.282ns (66.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.584     1.496    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  PC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  PC1_reg[3]/Q
                         net (fo=3655, routed)        0.282     1.919    mem/disMem/memory_reg_896_1023_26_26/A1
    SLICE_X42Y29         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_26_26/SP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.852     2.011    mem/disMem/memory_reg_896_1023_26_26/WCLK
    SLICE_X42Y29         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_26_26/SP.LOW/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y29         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.820    mem/disMem/memory_reg_896_1023_26_26/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1280_1407_1_1/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.970%)  route 0.166ns (54.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.581     1.493    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=80, routed)          0.166     1.800    mem/disMem/memory_reg_1280_1407_1_1/D
    SLICE_X42Y24         RAMD64E                                      r  mem/disMem/memory_reg_1280_1407_1_1/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.847     2.006    mem/disMem/memory_reg_1280_1407_1_1/WCLK
    SLICE_X42Y24         RAMD64E                                      r  mem/disMem/memory_reg_1280_1407_1_1/SP.LOW/CLK
                         clock pessimism             -0.480     1.526    
    SLICE_X42Y24         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.670    mem/disMem/memory_reg_1280_1407_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.585     1.497    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDPE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.638 r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.080     1.718    control_unit/mainDecoder/p_0_in
    SLICE_X43Y20         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.852     2.011    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X43Y20         FDCE (Hold_fdce_C_D)         0.076     1.573    control_unit/mainDecoder/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         2000.000    1997.845   BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2000.000    1998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X43Y27     PC1_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         2000.000    1999.000   SLICE_X43Y23     PC1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X43Y23     PC1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X41Y19     PC1_reg[12]/C
Min Period        n/a     FDSE/C             n/a            1.000         2000.000    1999.000   SLICE_X41Y19     PC1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X41Y19     PC1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X41Y19     PC1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X41Y19     PC1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2000.000    -1900.000  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X20Y22     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      997.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -786.640ns,  Total Violation     -786.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             997.065ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.718ns (29.425%)  route 1.722ns (70.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.715    dispDriver/TMDS_mod10[1]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.299     7.014 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.841     7.855    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.454  1005.415    
                         clock uncertainty           -0.066  1005.349    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.429  1004.920    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.920    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                997.065    

Slack (MET) :             997.065ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.718ns (29.425%)  route 1.722ns (70.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.715    dispDriver/TMDS_mod10[1]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.299     7.014 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.841     7.855    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.454  1005.415    
                         clock uncertainty           -0.066  1005.349    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.429  1004.920    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.920    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                997.065    

Slack (MET) :             997.065ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.718ns (29.425%)  route 1.722ns (70.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.715    dispDriver/TMDS_mod10[1]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.299     7.014 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.841     7.855    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.454  1005.415    
                         clock uncertainty           -0.066  1005.349    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.429  1004.920    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.920    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                997.065    

Slack (MET) :             997.065ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.718ns (29.425%)  route 1.722ns (70.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.715    dispDriver/TMDS_mod10[1]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.299     7.014 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.841     7.855    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.454  1005.415    
                         clock uncertainty           -0.066  1005.349    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.429  1004.920    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.920    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                997.065    

Slack (MET) :             997.633ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.580ns (24.875%)  route 1.752ns (75.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 1004.962 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           1.752     7.623    dispDriver/encode_G/Q[4]
    SLICE_X40Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.747 r  dispDriver/encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.747    dispDriver/encode_G_n_4
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567  1004.962    dispDriver/clk_TMDS
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.454  1005.416    
                         clock uncertainty           -0.066  1005.350    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.031  1005.381    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                       1005.381    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                997.633    

Slack (MET) :             997.805ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.609ns (27.632%)  route 1.595ns (72.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           1.595     7.466    dispDriver/encode_R/TMDS_shift_red_reg[8][8]
    SLICE_X40Y54         LUT3 (Prop_lut3_I2_O)        0.153     7.619 r  dispDriver/encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     7.619    dispDriver/encode_R_n_5
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.454  1005.415    
                         clock uncertainty           -0.066  1005.349    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.075  1005.424    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                       1005.424    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                997.805    

Slack (MET) :             997.929ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.718ns (37.019%)  route 1.222ns (62.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.715    dispDriver/TMDS_mod10[1]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.299     7.014 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.340     7.354    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
                         clock pessimism              0.429  1005.390    
                         clock uncertainty           -0.066  1005.324    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)       -0.040  1005.284    dispDriver/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                       1005.284    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                997.929    

Slack (MET) :             997.963ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.747ns (36.507%)  route 1.299ns (63.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/TMDS_shift_blue_reg[5]/Q
                         net (fo=1, routed)           1.299     7.133    dispDriver/encode_B/Q[4]
    SLICE_X41Y54         LUT3 (Prop_lut3_I2_O)        0.328     7.461 r  dispDriver/encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     7.461    dispDriver/encode_B_n_5
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.454  1005.415    
                         clock uncertainty           -0.066  1005.349    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.075  1005.424    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                       1005.424    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                997.963    

Slack (MET) :             998.077ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.718ns (38.505%)  route 1.147ns (61.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 1004.962 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.147     6.980    dispDriver/encode_R/TMDS_shift_load
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.299     7.279 r  dispDriver/encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     7.279    dispDriver/encode_R_n_8
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567  1004.962    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.429  1005.391    
                         clock uncertainty           -0.066  1005.325    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.032  1005.357    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                       1005.357    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                998.077    

Slack (MET) :             998.095ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.743ns (39.319%)  route 1.147ns (60.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 1004.962 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.147     6.980    dispDriver/encode_R/TMDS_shift_load
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.324     7.304 r  dispDriver/encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.304    dispDriver/encode_R_n_6
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567  1004.962    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.429  1005.391    
                         clock uncertainty           -0.066  1005.325    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.075  1005.400    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                       1005.400    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                998.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  dispDriver/TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.086     1.719    dispDriver/encode_R/TMDS_shift_red_reg[8][5]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.098     1.817 r  dispDriver/encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    dispDriver/encode_R_n_8
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism             -0.517     1.505    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.092     1.597    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.159     1.805    dispDriver/encode_R/TMDS_shift_red_reg[8][4]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.042     1.847 r  dispDriver/encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.847    dispDriver/encode_R_n_9
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism             -0.517     1.505    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.107     1.612    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.631%)  route 0.158ns (45.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.158     1.804    dispDriver/encode_G/Q[3]
    SLICE_X40Y51         LUT3 (Prop_lut3_I2_O)        0.049     1.853 r  dispDriver/encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.853    dispDriver/encode_G_n_5
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.517     1.505    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.107     1.612    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.169     1.814    dispDriver/TMDS_mod10[0]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.043     1.857 r  dispDriver/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.857    dispDriver/TMDS_mod10[3]_i_2_n_0
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.517     1.504    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.107     1.611    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.169     1.814    dispDriver/TMDS_mod10[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.859 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X43Y54         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.517     1.504    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.092     1.596    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.203%)  route 0.137ns (37.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.137     1.770    dispDriver/encode_R/TMDS_shift_load
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.098     1.868 r  dispDriver/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.868    dispDriver/encode_R_n_4
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism             -0.517     1.504    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.092     1.596    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.226ns (61.823%)  route 0.140ns (38.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  dispDriver/TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.140     1.773    dispDriver/encode_R/TMDS_shift_red_reg[8][3]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.098     1.871 r  dispDriver/encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    dispDriver/encode_R_n_10
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.517     1.505    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.092     1.597    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.847%)  route 0.145ns (39.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.145     1.778    dispDriver/encode_G/Q[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I2_O)        0.098     1.876 r  dispDriver/encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    dispDriver/encode_G_n_8
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.517     1.504    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.092     1.596    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.598%)  route 0.160ns (41.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/TMDS_shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.160     1.793    dispDriver/encode_B/Q[6]
    SLICE_X40Y54         LUT3 (Prop_lut3_I2_O)        0.099     1.892 r  dispDriver/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.892    dispDriver/encode_B_n_3
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.517     1.504    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.091     1.595    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_red_reg[2]/Q
                         net (fo=1, routed)           0.219     1.865    dispDriver/encode_R/TMDS_shift_red_reg[8][1]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.044     1.909 r  dispDriver/encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    dispDriver/encode_R_n_12
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.517     1.505    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.107     1.612    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y1    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         1000.000    998.751    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y54     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y54     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y54     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y54     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       1000.000    -786.640   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y54     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y54     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X43Y54     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y54     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y54     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack     9979.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack    -9786.640ns,  Total Violation    -9786.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9979.666ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.243ns  (logic 3.821ns (18.875%)  route 16.422ns (81.125%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 10004.960 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X37Y55         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.845     6.714    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.085 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.792    dispDriver/yoffset[2]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.299     8.091 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.091    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.318 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        8.070    16.388    mem/disMem/memory_reg_1792_1919_18_18/DPRA2
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.691 r  mem/disMem/memory_reg_1792_1919_18_18/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.691    mem/disMem/memory_reg_1792_1919_18_18/DPO1
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.905 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920    18.824    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297    19.121 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000    19.121    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    19.338 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632    20.970    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299    21.269 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000    21.269    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    21.481    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    21.575 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876    23.451    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316    23.767 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    23.767    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    23.984 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.373    25.357    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.299    25.656 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    25.656    dispDriver/encode_R/TMDS0[9]
    SLICE_X39Y53         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.565 10004.958    dispDriver/encode_R/pixclk
    SLICE_X39Y53         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.428 10005.386    
                         clock uncertainty           -0.094 10005.292    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)        0.029 10005.321    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                      10005.322    
                         arrival time                         -25.656    
  -------------------------------------------------------------------
                         slack                               9979.666    

Slack (MET) :             9979.694ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.181ns  (logic 3.821ns (18.934%)  route 16.360ns (81.066%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 10004.961 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X37Y55         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.845     6.714    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.085 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.792    dispDriver/yoffset[2]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.299     8.091 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.091    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.318 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        8.070    16.388    mem/disMem/memory_reg_1792_1919_18_18/DPRA2
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.691 r  mem/disMem/memory_reg_1792_1919_18_18/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.691    mem/disMem/memory_reg_1792_1919_18_18/DPO1
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.905 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920    18.824    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297    19.121 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000    19.121    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    19.338 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632    20.970    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299    21.269 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000    21.269    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    21.481    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    21.575 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876    23.451    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316    23.767 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    23.767    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    23.984 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.310    25.294    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.299    25.593 r  dispDriver/encode_R/balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    25.593    dispDriver/encode_R/balance_acc[0]_i_1__0_n_0
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566 10004.959    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.391 10005.350    
                         clock uncertainty           -0.094 10005.256    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.031 10005.287    dispDriver/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                      10005.287    
                         arrival time                         -25.593    
  -------------------------------------------------------------------
                         slack                               9979.694    

Slack (MET) :             9979.700ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.176ns  (logic 3.821ns (18.938%)  route 16.355ns (81.062%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 10004.961 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X37Y55         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.845     6.714    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.085 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.792    dispDriver/yoffset[2]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.299     8.091 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.091    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.318 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        8.070    16.388    mem/disMem/memory_reg_1792_1919_18_18/DPRA2
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.691 r  mem/disMem/memory_reg_1792_1919_18_18/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.691    mem/disMem/memory_reg_1792_1919_18_18/DPO1
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.905 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920    18.824    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297    19.121 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000    19.121    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    19.338 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632    20.970    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299    21.269 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000    21.269    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    21.481    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    21.575 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876    23.451    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316    23.767 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    23.767    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    23.984 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.306    25.290    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.299    25.589 r  dispDriver/encode_R/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    25.589    dispDriver/encode_R/balance_acc[1]_i_1__0_n_0
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566 10004.959    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.391 10005.350    
                         clock uncertainty           -0.094 10005.256    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.032 10005.288    dispDriver/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                      10005.288    
                         arrival time                         -25.589    
  -------------------------------------------------------------------
                         slack                               9979.700    

Slack (MET) :             9979.709ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 3.850ns (19.050%)  route 16.360ns (80.950%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 10004.961 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X37Y55         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.845     6.714    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.085 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.792    dispDriver/yoffset[2]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.299     8.091 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.091    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.318 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        8.070    16.388    mem/disMem/memory_reg_1792_1919_18_18/DPRA2
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.691 f  mem/disMem/memory_reg_1792_1919_18_18/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.691    mem/disMem/memory_reg_1792_1919_18_18/DPO1
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.905 f  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920    18.824    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297    19.121 f  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000    19.121    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    19.338 f  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632    20.970    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299    21.269 f  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000    21.269    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 f  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    21.481    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    21.575 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876    23.451    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316    23.767 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    23.767    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    23.984 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.310    25.294    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.328    25.622 r  dispDriver/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    25.622    dispDriver/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566 10004.959    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.391 10005.350    
                         clock uncertainty           -0.094 10005.256    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.075 10005.331    dispDriver/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                      10005.331    
                         arrival time                         -25.622    
  -------------------------------------------------------------------
                         slack                               9979.709    

Slack (MET) :             9979.717ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.201ns  (logic 3.846ns (19.038%)  route 16.355ns (80.962%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 10004.961 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X37Y55         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.845     6.714    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.085 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.792    dispDriver/yoffset[2]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.299     8.091 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.091    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.318 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        8.070    16.388    mem/disMem/memory_reg_1792_1919_18_18/DPRA2
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.691 r  mem/disMem/memory_reg_1792_1919_18_18/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.691    mem/disMem/memory_reg_1792_1919_18_18/DPO1
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.905 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920    18.824    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297    19.121 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000    19.121    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    19.338 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632    20.970    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299    21.269 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000    21.269    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    21.481    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    21.575 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876    23.451    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316    23.767 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    23.767    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    23.984 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.306    25.290    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.324    25.614 r  dispDriver/encode_R/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.614    dispDriver/encode_R/balance_acc[2]_i_1__0_n_0
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566 10004.959    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.391 10005.350    
                         clock uncertainty           -0.094 10005.256    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.075 10005.331    dispDriver/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.331    
                         arrival time                         -25.614    
  -------------------------------------------------------------------
                         slack                               9979.717    

Slack (MET) :             9979.757ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.120ns  (logic 3.821ns (18.991%)  route 16.299ns (81.009%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 10004.962 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X37Y55         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.845     6.714    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.085 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.792    dispDriver/yoffset[2]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.299     8.091 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.091    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.318 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        8.070    16.388    mem/disMem/memory_reg_1792_1919_18_18/DPRA2
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.691 f  mem/disMem/memory_reg_1792_1919_18_18/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.691    mem/disMem/memory_reg_1792_1919_18_18/DPO1
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.905 f  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920    18.824    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297    19.121 f  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000    19.121    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    19.338 f  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632    20.970    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299    21.269 f  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000    21.269    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 f  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    21.481    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    21.575 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876    23.451    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316    23.767 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    23.767    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    23.984 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.250    25.234    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.299    25.533 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    25.533    dispDriver/encode_R/TMDS0[4]
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.567 10004.960    dispDriver/encode_R/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.391 10005.351    
                         clock uncertainty           -0.094 10005.257    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.032 10005.289    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                      10005.290    
                         arrival time                         -25.533    
  -------------------------------------------------------------------
                         slack                               9979.757    

Slack (MET) :             9979.758ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.119ns  (logic 3.821ns (18.992%)  route 16.298ns (81.008%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 10004.962 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X37Y55         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.845     6.714    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.085 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.792    dispDriver/yoffset[2]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.299     8.091 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.091    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.318 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        8.070    16.388    mem/disMem/memory_reg_1792_1919_18_18/DPRA2
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.691 r  mem/disMem/memory_reg_1792_1919_18_18/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.691    mem/disMem/memory_reg_1792_1919_18_18/DPO1
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.905 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920    18.824    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297    19.121 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000    19.121    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    19.338 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632    20.970    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299    21.269 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000    21.269    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    21.481    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    21.575 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876    23.451    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316    23.767 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    23.767    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    23.984 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.248    25.233    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.299    25.532 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.532    dispDriver/encode_R/TMDS0[2]
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.567 10004.960    dispDriver/encode_R/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.391 10005.351    
                         clock uncertainty           -0.094 10005.257    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031 10005.288    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.289    
                         arrival time                         -25.532    
  -------------------------------------------------------------------
                         slack                               9979.758    

Slack (MET) :             9979.809ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.103ns  (logic 3.821ns (19.008%)  route 16.282ns (80.992%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 10004.960 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X37Y55         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.845     6.714    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.085 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.792    dispDriver/yoffset[2]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.299     8.091 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.091    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.318 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        8.070    16.388    mem/disMem/memory_reg_1792_1919_18_18/DPRA2
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.691 f  mem/disMem/memory_reg_1792_1919_18_18/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.691    mem/disMem/memory_reg_1792_1919_18_18/DPO1
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.905 f  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920    18.824    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297    19.121 f  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000    19.121    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    19.338 f  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632    20.970    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299    21.269 f  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000    21.269    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 f  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    21.481    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    21.575 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876    23.451    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316    23.767 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    23.767    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    23.984 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.232    25.216    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.299    25.515 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    25.515    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.565 10004.958    dispDriver/encode_B/pixclk
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.428 10005.386    
                         clock uncertainty           -0.094 10005.292    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.031 10005.323    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                      10005.324    
                         arrival time                         -25.515    
  -------------------------------------------------------------------
                         slack                               9979.809    

Slack (MET) :             9979.822ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.133ns  (logic 3.851ns (19.128%)  route 16.282ns (80.872%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 10004.960 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X37Y55         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.845     6.714    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.085 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.792    dispDriver/yoffset[2]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.299     8.091 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.091    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.318 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        8.070    16.388    mem/disMem/memory_reg_1792_1919_18_18/DPRA2
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.691 r  mem/disMem/memory_reg_1792_1919_18_18/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.691    mem/disMem/memory_reg_1792_1919_18_18/DPO1
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.905 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920    18.824    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297    19.121 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000    19.121    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    19.338 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632    20.970    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299    21.269 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000    21.269    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    21.481    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    21.575 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876    23.451    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316    23.767 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    23.767    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    23.984 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.232    25.216    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.329    25.545 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    25.545    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.565 10004.958    dispDriver/encode_B/pixclk
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism              0.428 10005.386    
                         clock uncertainty           -0.094 10005.292    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.075 10005.367    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                      10005.367    
                         arrival time                         -25.545    
  -------------------------------------------------------------------
                         slack                               9979.822    

Slack (MET) :             9980.150ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.725ns  (logic 3.821ns (19.371%)  route 15.904ns (80.629%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 10004.962 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X37Y55         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.845     6.714    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.085 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.792    dispDriver/yoffset[2]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.299     8.091 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.091    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.318 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        8.070    16.388    mem/disMem/memory_reg_1792_1919_18_18/DPRA2
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.691 r  mem/disMem/memory_reg_1792_1919_18_18/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.691    mem/disMem/memory_reg_1792_1919_18_18/DPO1
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.905 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920    18.824    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297    19.121 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000    19.121    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217    19.338 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632    20.970    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299    21.269 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000    21.269    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    21.481    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    21.575 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876    23.451    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316    23.767 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    23.767    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    23.984 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.854    24.839    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.299    25.138 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    25.138    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.567 10004.960    dispDriver/encode_G/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.391 10005.351    
                         clock uncertainty           -0.094 10005.257    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.029 10005.286    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.287    
                         arrival time                         -25.138    
  -------------------------------------------------------------------
                         slack                               9980.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.568%)  route 0.081ns (30.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X37Y53         FDRE                                         r  dispDriver/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[6]/Q
                         net (fo=6, routed)           0.081     1.725    dispDriver/CounterX[6]
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  dispDriver/CounterX[8]_i_1/O
                         net (fo=2, routed)           0.000     1.770    dispDriver/data0[8]
    SLICE_X36Y53         FDRE                                         r  dispDriver/CounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X36Y53         FDRE                                         r  dispDriver/CounterX_reg[8]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.092     1.607    dispDriver/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.746%)  route 0.136ns (42.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_R/balance_acc_reg[1]/Q
                         net (fo=10, routed)          0.136     1.781    dispDriver/encode_R/balance_acc[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    dispDriver/encode_R/TMDS0[9]
    SLICE_X39Y53         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/encode_R/pixclk
    SLICE_X39Y53         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism             -0.481     1.538    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.091     1.629    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.563%)  route 0.132ns (41.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y53         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  dispDriver/CounterX_reg[8]/Q
                         net (fo=6, routed)           0.132     1.775    dispDriver/CounterX[8]
    SLICE_X39Y54         LUT5 (Prop_lut5_I3_O)        0.045     1.820 r  dispDriver/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     1.820    dispDriver/DrawArea0
    SLICE_X39Y54         FDRE                                         r  dispDriver/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X39Y54         FDRE                                         r  dispDriver/DrawArea_reg/C
                         clock pessimism             -0.501     1.518    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.092     1.610    dispDriver/DrawArea_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.719%)  route 0.136ns (42.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X37Y53         FDRE                                         r  dispDriver/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[6]/Q
                         net (fo=6, routed)           0.136     1.780    dispDriver/CounterX[6]
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.825    dispDriver/hSync0
    SLICE_X39Y53         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X39Y53         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.501     1.518    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     1.610    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.602%)  route 0.168ns (47.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  dispDriver/encode_R/balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.168     1.813    dispDriver/encode_R/balance_acc[0]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.858    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X39Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_R/pixclk
    SLICE_X39Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism             -0.481     1.539    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.092     1.631    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.336%)  route 0.199ns (51.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X39Y55         FDRE                                         r  dispDriver/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  dispDriver/CounterY_reg[2]/Q
                         net (fo=8, routed)           0.199     1.842    dispDriver/CounterY_reg_n_0_[2]
    SLICE_X40Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.887 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.887    dispDriver/vSync0
    SLICE_X40Y55         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/pixclk
    SLICE_X40Y55         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.481     1.540    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.092     1.632    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.611%)  route 0.174ns (48.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y53         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[8]/Q
                         net (fo=6, routed)           0.174     1.818    dispDriver/CounterX[8]
    SLICE_X37Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.863 r  dispDriver/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000     1.863    dispDriver/data0[9]
    SLICE_X37Y53         FDRE                                         r  dispDriver/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X37Y53         FDRE                                         r  dispDriver/CounterX_reg[9]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.092     1.607    dispDriver/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.411%)  route 0.183ns (49.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_R/balance_acc_reg[1]/Q
                         net (fo=10, routed)          0.183     1.828    dispDriver/encode_R/balance_acc[1]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.873 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    dispDriver/encode_R/TMDS0[4]
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.092     1.613    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.422%)  route 0.169ns (47.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X36Y52         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=8, routed)           0.169     1.813    dispDriver/CounterX[0]
    SLICE_X36Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.858    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/pixclk
    SLICE_X36Y52         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.517     1.503    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.092     1.595    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dispDriver/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.232%)  route 0.225ns (54.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X39Y53         FDRE                                         r  dispDriver/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/hSync_reg/Q
                         net (fo=7, routed)           0.225     1.869    dispDriver/encode_B/CD[0]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.914 r  dispDriver/encode_B/TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    dispDriver/encode_B/TMDS[0]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  dispDriver/encode_B/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_B/pixclk
    SLICE_X41Y53         FDRE                                         r  dispDriver/encode_B/TMDS_reg[0]/C
                         clock pessimism             -0.481     1.540    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.091     1.631    dispDriver/encode_B/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 5000.000 }
Period(ns):         10000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10000.000   9997.844   BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10000.000   9998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X39Y54     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X39Y54     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X36Y54     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X21Y40     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X39Y40     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X25Y49     dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X21Y44     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X21Y40     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10000.000   -9786.640  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y54     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y54     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y54     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y54     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X36Y54     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X36Y54     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X21Y40     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X21Y40     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y40     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y40     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X39Y54     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y54     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X39Y54     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y54     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X36Y54     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X36Y54     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X21Y40     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X21Y40     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X39Y40     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y40     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack    -1900.000ns,  Total Violation    -3686.640ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         2000.000    1997.845   BUFGCTRL_X0Y2    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         2000.000    1998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         2000.000    1998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       2000.000    -1900.000  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       2000.000    -1786.640  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      996.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             996.682ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.610ns (21.535%)  route 2.223ns (78.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/encode_B/pixclk
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           2.223     8.091    dispDriver/encode_B/TMDS_reg_n_0_[2]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.154     8.245 r  dispDriver/encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     8.245    dispDriver/encode_B_n_5
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.106  1005.067    
                         clock uncertainty           -0.214  1004.852    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.075  1004.927    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                       1004.927    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                996.682    

Slack (MET) :             996.685ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.608ns (21.487%)  route 2.222ns (78.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/encode_B/pixclk
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           2.222     8.090    dispDriver/encode_B/TMDS_reg_n_0_[2]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.152     8.242 r  dispDriver/encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.242    dispDriver/encode_B_n_7
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.106  1005.067    
                         clock uncertainty           -0.214  1004.852    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.075  1004.927    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.927    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                996.685    

Slack (MET) :             996.901ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.746ns (28.566%)  route 1.865ns (71.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_B/pixclk
    SLICE_X40Y55         FDRE                                         r  dispDriver/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.865     7.699    dispDriver/encode_B/TMDS_reg_n_0_[9]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.327     8.026 r  dispDriver/encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     8.026    dispDriver/encode_B_n_0
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.106  1005.067    
                         clock uncertainty           -0.214  1004.852    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.075  1004.927    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                       1004.927    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                996.901    

Slack (MET) :             996.950ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.580ns (23.007%)  route 1.941ns (76.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 1004.962 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.742     5.414    dispDriver/encode_R/pixclk
    SLICE_X39Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  dispDriver/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.941     7.811    dispDriver/encode_R/TMDS[3]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.124     7.935 r  dispDriver/encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     7.935    dispDriver/encode_R_n_10
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567  1004.962    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.106  1005.068    
                         clock uncertainty           -0.214  1004.853    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.031  1004.884    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.884    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                996.950    

Slack (MET) :             996.961ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.580ns (23.110%)  route 1.930ns (76.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/encode_B/pixclk
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.930     7.799    dispDriver/encode_B/TMDS_reg_n_0_[1]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.923 r  dispDriver/encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     7.923    dispDriver/encode_B_n_8
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.106  1005.067    
                         clock uncertainty           -0.214  1004.852    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.031  1004.883    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.883    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                996.961    

Slack (MET) :             996.994ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.715ns (28.904%)  route 1.759ns (71.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 1004.962 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_G/pixclk
    SLICE_X41Y53         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           1.759     7.592    dispDriver/encode_G/TMDS_reg_n_0_[4]
    SLICE_X40Y51         LUT2 (Prop_lut2_I1_O)        0.296     7.888 r  dispDriver/encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     7.888    dispDriver/encode_G_n_0
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567  1004.962    dispDriver/clk_TMDS
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.106  1005.068    
                         clock uncertainty           -0.214  1004.853    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.029  1004.882    dispDriver/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                       1004.882    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                996.994    

Slack (MET) :             997.113ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.580ns (24.593%)  route 1.778ns (75.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 1004.961 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.741     5.413    dispDriver/encode_R/pixclk
    SLICE_X39Y53         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.778     7.647    dispDriver/encode_R/TMDS[9]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     7.771 r  dispDriver/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.771    dispDriver/encode_R_n_4
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566  1004.961    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.106  1005.067    
                         clock uncertainty           -0.214  1004.852    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.032  1004.884    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                       1004.884    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                997.113    

Slack (MET) :             997.144ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.715ns (30.742%)  route 1.611ns (69.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 1004.962 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_G/pixclk
    SLICE_X41Y53         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           1.611     7.445    dispDriver/encode_G/TMDS_reg_n_0_[4]
    SLICE_X40Y51         LUT3 (Prop_lut3_I0_O)        0.296     7.741 r  dispDriver/encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.741    dispDriver/encode_G_n_4
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567  1004.962    dispDriver/clk_TMDS
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.106  1005.068    
                         clock uncertainty           -0.214  1004.853    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.031  1004.884    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                       1004.884    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                997.144    

Slack (MET) :             997.159ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.744ns (31.595%)  route 1.611ns (68.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 1004.962 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.743     5.415    dispDriver/encode_G/pixclk
    SLICE_X41Y53         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           1.611     7.445    dispDriver/encode_G/TMDS_reg_n_0_[4]
    SLICE_X40Y51         LUT3 (Prop_lut3_I0_O)        0.325     7.770 r  dispDriver/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.770    dispDriver/encode_G_n_2
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567  1004.962    dispDriver/clk_TMDS
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.106  1005.068    
                         clock uncertainty           -0.214  1004.853    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.075  1004.928    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                       1004.928    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                997.159    

Slack (MET) :             997.167ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.605ns (25.797%)  route 1.740ns (74.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 1004.962 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.744     5.416    dispDriver/encode_G/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/encode_G/TMDS_reg[3]/Q
                         net (fo=2, routed)           1.740     7.612    dispDriver/encode_G/TMDS_reg_n_0_[3]
    SLICE_X40Y51         LUT3 (Prop_lut3_I0_O)        0.149     7.761 r  dispDriver/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.761    dispDriver/encode_G_n_1
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567  1004.962    dispDriver/clk_TMDS
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.106  1005.068    
                         clock uncertainty           -0.214  1004.853    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.075  1004.928    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                       1004.928    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                997.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.449%)  route 0.643ns (77.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/encode_B/pixclk
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.643     2.286    dispDriver/encode_B/TMDS_reg_n_0_[2]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.045     2.331 r  dispDriver/encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     2.331    dispDriver/encode_B_n_1
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.092     2.130    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.184ns (21.244%)  route 0.682ns (78.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_R/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.682     2.328    dispDriver/encode_R/TMDS[2]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.043     2.371 r  dispDriver/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     2.371    dispDriver/encode_R_n_7
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.847%)  route 0.665ns (78.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_B/pixclk
    SLICE_X40Y55         FDRE                                         r  dispDriver/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.665     2.311    dispDriver/encode_B/TMDS_reg_n_0_[3]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.045     2.356 r  dispDriver/encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.356    dispDriver/encode_B_n_6
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.092     2.130    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.225ns (25.757%)  route 0.649ns (74.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_R/pixclk
    SLICE_X40Y55         FDRE                                         r  dispDriver/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           0.649     2.281    dispDriver/encode_R/TMDS[8]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.097     2.378 r  dispDriver/encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     2.378    dispDriver/encode_R_n_5
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.184ns (21.023%)  route 0.691ns (78.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_G/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/encode_G/TMDS_reg[3]/Q
                         net (fo=2, routed)           0.691     2.338    dispDriver/encode_G/TMDS_reg_n_0_[3]
    SLICE_X40Y51         LUT3 (Prop_lut3_I0_O)        0.043     2.381 r  dispDriver/encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.381    dispDriver/encode_G_n_5
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.618%)  route 0.674ns (78.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_G/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.674     2.321    dispDriver/encode_G/TMDS_reg_n_0_[2]
    SLICE_X40Y51         LUT3 (Prop_lut3_I0_O)        0.045     2.366 r  dispDriver/encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.366    dispDriver/encode_G_n_6
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y51         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.092     2.131    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.426%)  route 0.682ns (78.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_R/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.682     2.328    dispDriver/encode_R/TMDS[2]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.045     2.373 r  dispDriver/encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.373    dispDriver/encode_R_n_11
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.092     2.131    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.184ns (20.745%)  route 0.703ns (79.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X41Y53         FDRE                                         r  dispDriver/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.703     2.348    dispDriver/encode_G/TMDS_reg_n_0_[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.043     2.391 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.391    dispDriver/encode_G_n_7
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.226ns (25.841%)  route 0.649ns (74.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_R/pixclk
    SLICE_X40Y55         FDRE                                         r  dispDriver/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           0.649     2.281    dispDriver/encode_R/TMDS[8]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.098     2.379 r  dispDriver/encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     2.379    dispDriver/encode_R_n_3
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y54         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.092     2.130    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.184ns (20.533%)  route 0.712ns (79.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X39Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/encode_R/TMDS_reg[5]/Q
                         net (fo=2, routed)           0.712     2.356    dispDriver/encode_R/TMDS[5]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.043     2.399 r  dispDriver/encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.399    dispDriver/encode_R_n_6
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.254    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack     1989.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1989.446ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.278ns  (logic 3.477ns (33.831%)  route 6.801ns (66.169%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 10004.960 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 8005.335 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.666  8005.335    mem/disMem/memory_reg_1792_1919_18_18/WCLK
    SLICE_X30Y18         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.652 r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.652    mem/disMem/memory_reg_1792_1919_18_18/DPO0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.861 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920  8008.781    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297  8009.078 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000  8009.078    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217  8009.294 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632  8010.926    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299  8011.225 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000  8011.225    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212  8011.437 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000  8011.437    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.531 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876  8013.407    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316  8013.723 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.723    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.373  8015.313    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.299  8015.612 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.612    dispDriver/encode_R/TMDS0[9]
    SLICE_X39Y53         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.565 10004.958    dispDriver/encode_R/pixclk
    SLICE_X39Y53         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.277 10005.234    
                         clock uncertainty           -0.207 10005.028    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)        0.029 10005.058    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                      10005.059    
                         arrival time                       -8015.612    
  -------------------------------------------------------------------
                         slack                               1989.446    

Slack (MET) :             1989.512ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.215ns  (logic 3.477ns (34.039%)  route 6.738ns (65.961%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 10004.961 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 8005.335 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.666  8005.335    mem/disMem/memory_reg_1792_1919_18_18/WCLK
    SLICE_X30Y18         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.652 r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.652    mem/disMem/memory_reg_1792_1919_18_18/DPO0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.861 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920  8008.781    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297  8009.078 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000  8009.078    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217  8009.294 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632  8010.926    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299  8011.225 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000  8011.225    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212  8011.437 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000  8011.437    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.531 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876  8013.407    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316  8013.723 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.723    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.310  8015.250    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.299  8015.549 r  dispDriver/encode_R/balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.549    dispDriver/encode_R/balance_acc[0]_i_1__0_n_0
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566 10004.959    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.277 10005.235    
                         clock uncertainty           -0.207 10005.029    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.031 10005.061    dispDriver/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                      10005.062    
                         arrival time                       -8015.550    
  -------------------------------------------------------------------
                         slack                               1989.512    

Slack (MET) :             1989.518ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.210ns  (logic 3.477ns (34.053%)  route 6.733ns (65.947%))
  Logic Levels:           9  (LUT4=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 10004.961 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 8005.335 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.666  8005.335    mem/disMem/memory_reg_1792_1919_18_18/WCLK
    SLICE_X30Y18         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.652 r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.652    mem/disMem/memory_reg_1792_1919_18_18/DPO0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.861 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920  8008.781    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297  8009.078 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000  8009.078    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217  8009.294 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632  8010.926    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299  8011.225 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000  8011.225    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212  8011.437 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000  8011.437    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.531 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876  8013.407    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316  8013.723 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.723    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.306  8015.246    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.299  8015.544 r  dispDriver/encode_R/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.544    dispDriver/encode_R/balance_acc[1]_i_1__0_n_0
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566 10004.959    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.277 10005.235    
                         clock uncertainty           -0.207 10005.029    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.032 10005.062    dispDriver/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                      10005.062    
                         arrival time                       -8015.545    
  -------------------------------------------------------------------
                         slack                               1989.518    

Slack (MET) :             1989.527ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.244ns  (logic 3.506ns (34.226%)  route 6.738ns (65.774%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 10004.961 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 8005.335 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.666  8005.335    mem/disMem/memory_reg_1792_1919_18_18/WCLK
    SLICE_X30Y18         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.652 f  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.652    mem/disMem/memory_reg_1792_1919_18_18/DPO0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.861 f  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920  8008.781    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297  8009.078 f  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000  8009.078    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217  8009.294 f  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632  8010.926    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299  8011.225 f  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000  8011.225    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212  8011.437 f  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000  8011.437    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.531 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876  8013.407    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316  8013.723 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.723    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.940 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.310  8015.250    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.328  8015.578 r  dispDriver/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000  8015.578    dispDriver/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566 10004.959    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.277 10005.235    
                         clock uncertainty           -0.207 10005.029    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.075 10005.104    dispDriver/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                      10005.105    
                         arrival time                       -8015.579    
  -------------------------------------------------------------------
                         slack                               1989.527    

Slack (MET) :             1989.536ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.235ns  (logic 3.502ns (34.214%)  route 6.733ns (65.786%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 10004.961 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 8005.335 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.666  8005.335    mem/disMem/memory_reg_1792_1919_18_18/WCLK
    SLICE_X30Y18         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.652 r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.652    mem/disMem/memory_reg_1792_1919_18_18/DPO0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.861 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920  8008.781    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297  8009.078 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000  8009.078    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217  8009.294 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632  8010.926    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299  8011.225 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000  8011.225    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212  8011.437 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000  8011.437    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.531 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876  8013.407    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316  8013.723 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.723    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.306  8015.246    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.324  8015.570 r  dispDriver/encode_R/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.570    dispDriver/encode_R/balance_acc[2]_i_1__0_n_0
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.566 10004.959    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.277 10005.235    
                         clock uncertainty           -0.207 10005.029    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.075 10005.104    dispDriver/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.105    
                         arrival time                       -8015.570    
  -------------------------------------------------------------------
                         slack                               1989.536    

Slack (MET) :             1989.574ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.155ns  (logic 3.477ns (34.241%)  route 6.678ns (65.759%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 10004.962 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 8005.335 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.666  8005.335    mem/disMem/memory_reg_1792_1919_18_18/WCLK
    SLICE_X30Y18         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.652 f  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.652    mem/disMem/memory_reg_1792_1919_18_18/DPO0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.861 f  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920  8008.781    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297  8009.078 f  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000  8009.078    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217  8009.294 f  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632  8010.926    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299  8011.225 f  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000  8011.225    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212  8011.437 f  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000  8011.437    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.531 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876  8013.407    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316  8013.723 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.723    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.940 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.250  8015.189    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.299  8015.488 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.488    dispDriver/encode_R/TMDS0[4]
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.567 10004.960    dispDriver/encode_R/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.277 10005.236    
                         clock uncertainty           -0.207 10005.030    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.032 10005.062    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                      10005.063    
                         arrival time                       -8015.490    
  -------------------------------------------------------------------
                         slack                               1989.574    

Slack (MET) :             1989.575ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.153ns  (logic 3.477ns (34.245%)  route 6.676ns (65.755%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 10004.962 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 8005.335 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.666  8005.335    mem/disMem/memory_reg_1792_1919_18_18/WCLK
    SLICE_X30Y18         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.652 r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.652    mem/disMem/memory_reg_1792_1919_18_18/DPO0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.861 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920  8008.781    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297  8009.078 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000  8009.078    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217  8009.294 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632  8010.926    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299  8011.225 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000  8011.225    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212  8011.437 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000  8011.437    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.531 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876  8013.407    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316  8013.723 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.723    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.248  8015.188    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.299  8015.487 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.487    dispDriver/encode_R/TMDS0[2]
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.567 10004.960    dispDriver/encode_R/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.277 10005.236    
                         clock uncertainty           -0.207 10005.030    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031 10005.062    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.062    
                         arrival time                       -8015.488    
  -------------------------------------------------------------------
                         slack                               1989.575    

Slack (MET) :             1989.589ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.137ns  (logic 3.477ns (34.301%)  route 6.660ns (65.699%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 10004.960 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 8005.335 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.666  8005.335    mem/disMem/memory_reg_1792_1919_18_18/WCLK
    SLICE_X30Y18         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.652 f  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.652    mem/disMem/memory_reg_1792_1919_18_18/DPO0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.861 f  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920  8008.781    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297  8009.078 f  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000  8009.078    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217  8009.294 f  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632  8010.926    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299  8011.225 f  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000  8011.225    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212  8011.437 f  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000  8011.437    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.531 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876  8013.407    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316  8013.723 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.723    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.940 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.232  8015.172    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.299  8015.471 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000  8015.471    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.565 10004.958    dispDriver/encode_B/pixclk
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.277 10005.234    
                         clock uncertainty           -0.207 10005.028    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.031 10005.060    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                      10005.061    
                         arrival time                       -8015.471    
  -------------------------------------------------------------------
                         slack                               1989.589    

Slack (MET) :             1989.603ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.167ns  (logic 3.507ns (34.495%)  route 6.660ns (65.505%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 10004.960 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 8005.335 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.666  8005.335    mem/disMem/memory_reg_1792_1919_18_18/WCLK
    SLICE_X30Y18         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.652 r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.652    mem/disMem/memory_reg_1792_1919_18_18/DPO0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.861 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920  8008.781    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297  8009.078 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000  8009.078    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217  8009.294 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632  8010.926    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299  8011.225 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000  8011.225    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212  8011.437 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000  8011.437    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.531 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876  8013.407    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316  8013.723 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.723    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.232  8015.172    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.329  8015.501 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000  8015.501    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.565 10004.958    dispDriver/encode_B/pixclk
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism              0.277 10005.234    
                         clock uncertainty           -0.207 10005.028    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.075 10005.104    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                      10005.104    
                         arrival time                       -8015.501    
  -------------------------------------------------------------------
                         slack                               1989.603    

Slack (MET) :             1989.967ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.759ns  (logic 3.477ns (35.627%)  route 6.282ns (64.373%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 10004.962 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 8005.335 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.666  8005.335    mem/disMem/memory_reg_1792_1919_18_18/WCLK
    SLICE_X30Y18         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.652 r  mem/disMem/memory_reg_1792_1919_18_18/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.652    mem/disMem/memory_reg_1792_1919_18_18/DPO0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.861 r  mem/disMem/memory_reg_1792_1919_18_18/F7.DP/O
                         net (fo=1, routed)           1.920  8008.781    mem/disMem/memory_reg_1792_1919_18_18_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.297  8009.078 r  mem/disMem/balance_acc[3]_i_315/O
                         net (fo=1, routed)           0.000  8009.078    mem/disMem/balance_acc[3]_i_315_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.217  8009.294 r  mem/disMem/balance_acc_reg[3]_i_155/O
                         net (fo=1, routed)           1.632  8010.926    dispDriver/encode_R/balance_acc_reg[3]_i_29_1
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.299  8011.225 r  dispDriver/encode_R/balance_acc[3]_i_60/O
                         net (fo=1, routed)           0.000  8011.225    dispDriver/encode_R/balance_acc[3]_i_60_n_0
    SLICE_X19Y35         MUXF7 (Prop_muxf7_I0_O)      0.212  8011.437 r  dispDriver/encode_R/balance_acc_reg[3]_i_29/O
                         net (fo=1, routed)           0.000  8011.437    dispDriver/encode_R/balance_acc_reg[3]_i_29_n_0
    SLICE_X19Y35         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.531 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.876  8013.407    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316  8013.723 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.723    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.854  8014.794    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.299  8015.093 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000  8015.093    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.567 10004.960    dispDriver/encode_G/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.277 10005.236    
                         clock uncertainty           -0.207 10005.030    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.029 10005.060    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.062    
                         arrival time                       -8015.094    
  -------------------------------------------------------------------
                         slack                               1989.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.969ns (51.727%)  route 0.904ns (48.273%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X34Y61         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 f  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 f  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.196     2.115    dispDriver/encode_R/balance_acc[3]_i_37_1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.108     2.223 f  dispDriver/encode_R/balance_acc[3]_i_87/O
                         net (fo=1, routed)           0.111     2.334    dispDriver/encode_R/balance_acc[3]_i_87_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.379 f  dispDriver/encode_R/balance_acc[3]_i_37/O
                         net (fo=1, routed)           0.000     2.379    dispDriver/encode_R/balance_acc[3]_i_37_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.444 f  dispDriver/encode_R/balance_acc_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.444    dispDriver/encode_R/balance_acc_reg[3]_i_17_n_0
    SLICE_X35Y53         MUXF8 (Prop_muxf8_I1_O)      0.019     2.463 f  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           0.312     2.775    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.112     2.887 f  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     2.887    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     2.949 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.286     3.235    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.108     3.343 r  dispDriver/encode_R/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.343    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_R/pixclk
    SLICE_X39Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.092     2.072    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.969ns (49.457%)  route 0.990ns (50.543%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X34Y61         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.196     2.115    dispDriver/encode_R/balance_acc[3]_i_37_1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.108     2.223 r  dispDriver/encode_R/balance_acc[3]_i_87/O
                         net (fo=1, routed)           0.111     2.334    dispDriver/encode_R/balance_acc[3]_i_87_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.379 r  dispDriver/encode_R/balance_acc[3]_i_37/O
                         net (fo=1, routed)           0.000     2.379    dispDriver/encode_R/balance_acc[3]_i_37_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.444 r  dispDriver/encode_R/balance_acc_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.444    dispDriver/encode_R/balance_acc_reg[3]_i_17_n_0
    SLICE_X35Y53         MUXF8 (Prop_muxf8_I1_O)      0.019     2.463 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           0.312     2.775    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.112     2.887 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     2.887    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     2.949 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.372     3.321    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.108     3.429 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.429    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X39Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_R/pixclk
    SLICE_X39Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.092     2.072    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.969ns (49.457%)  route 0.990ns (50.543%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X34Y61         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 f  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 f  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.196     2.115    dispDriver/encode_R/balance_acc[3]_i_37_1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.108     2.223 f  dispDriver/encode_R/balance_acc[3]_i_87/O
                         net (fo=1, routed)           0.111     2.334    dispDriver/encode_R/balance_acc[3]_i_87_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.379 f  dispDriver/encode_R/balance_acc[3]_i_37/O
                         net (fo=1, routed)           0.000     2.379    dispDriver/encode_R/balance_acc[3]_i_37_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.444 f  dispDriver/encode_R/balance_acc_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.444    dispDriver/encode_R/balance_acc_reg[3]_i_17_n_0
    SLICE_X35Y53         MUXF8 (Prop_muxf8_I1_O)      0.019     2.463 f  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           0.312     2.775    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.112     2.887 f  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     2.887    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     2.949 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.372     3.321    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.108     3.429 r  dispDriver/encode_R/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.429    dispDriver/encode_R/TMDS0[3]
    SLICE_X39Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_R/pixclk
    SLICE_X39Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.091     2.071    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.972ns (48.622%)  route 1.027ns (51.378%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X34Y61         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.196     2.115    dispDriver/encode_R/balance_acc[3]_i_37_1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.108     2.223 r  dispDriver/encode_R/balance_acc[3]_i_87/O
                         net (fo=1, routed)           0.111     2.334    dispDriver/encode_R/balance_acc[3]_i_87_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.379 r  dispDriver/encode_R/balance_acc[3]_i_37/O
                         net (fo=1, routed)           0.000     2.379    dispDriver/encode_R/balance_acc[3]_i_37_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.444 r  dispDriver/encode_R/balance_acc_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.444    dispDriver/encode_R/balance_acc_reg[3]_i_17_n_0
    SLICE_X35Y53         MUXF8 (Prop_muxf8_I1_O)      0.019     2.463 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           0.312     2.775    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.112     2.887 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     2.887    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     2.949 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.408     3.357    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.111     3.468 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     3.468    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/encode_G/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.107     2.089    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.969ns (48.544%)  route 1.027ns (51.456%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X34Y61         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.196     2.115    dispDriver/encode_R/balance_acc[3]_i_37_1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.108     2.223 r  dispDriver/encode_R/balance_acc[3]_i_87/O
                         net (fo=1, routed)           0.111     2.334    dispDriver/encode_R/balance_acc[3]_i_87_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.379 r  dispDriver/encode_R/balance_acc[3]_i_37/O
                         net (fo=1, routed)           0.000     2.379    dispDriver/encode_R/balance_acc[3]_i_37_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.444 r  dispDriver/encode_R/balance_acc_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.444    dispDriver/encode_R/balance_acc_reg[3]_i_17_n_0
    SLICE_X35Y53         MUXF8 (Prop_muxf8_I1_O)      0.019     2.463 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           0.312     2.775    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.112     2.887 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     2.887    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     2.949 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.408     3.357    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.108     3.465 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.465    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/encode_G/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.091     2.073    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.968ns (45.778%)  route 1.147ns (54.222%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X34Y61         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.196     2.115    dispDriver/encode_R/balance_acc[3]_i_37_1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.108     2.223 r  dispDriver/encode_R/balance_acc[3]_i_87/O
                         net (fo=1, routed)           0.111     2.334    dispDriver/encode_R/balance_acc[3]_i_87_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.379 r  dispDriver/encode_R/balance_acc[3]_i_37/O
                         net (fo=1, routed)           0.000     2.379    dispDriver/encode_R/balance_acc[3]_i_37_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.444 r  dispDriver/encode_R/balance_acc_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.444    dispDriver/encode_R/balance_acc_reg[3]_i_17_n_0
    SLICE_X35Y53         MUXF8 (Prop_muxf8_I1_O)      0.019     2.463 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           0.312     2.775    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.112     2.887 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     2.887    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     2.949 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.528     3.477    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.107     3.584 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     3.584    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/encode_B/pixclk
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.107     2.086    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.514ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.969ns (45.803%)  route 1.147ns (54.197%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X34Y61         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 f  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 f  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.196     2.115    dispDriver/encode_R/balance_acc[3]_i_37_1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.108     2.223 f  dispDriver/encode_R/balance_acc[3]_i_87/O
                         net (fo=1, routed)           0.111     2.334    dispDriver/encode_R/balance_acc[3]_i_87_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.379 f  dispDriver/encode_R/balance_acc[3]_i_37/O
                         net (fo=1, routed)           0.000     2.379    dispDriver/encode_R/balance_acc[3]_i_37_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.444 f  dispDriver/encode_R/balance_acc_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.444    dispDriver/encode_R/balance_acc_reg[3]_i_17_n_0
    SLICE_X35Y53         MUXF8 (Prop_muxf8_I1_O)      0.019     2.463 f  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           0.312     2.775    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.112     2.887 f  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     2.887    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     2.949 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.528     3.477    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.108     3.585 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     3.585    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/encode_B/pixclk
    SLICE_X39Y54         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.092     2.071    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.969ns (45.657%)  route 1.153ns (54.343%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X34Y61         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 f  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 f  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.196     2.115    dispDriver/encode_R/balance_acc[3]_i_37_1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.108     2.223 f  dispDriver/encode_R/balance_acc[3]_i_87/O
                         net (fo=1, routed)           0.111     2.334    dispDriver/encode_R/balance_acc[3]_i_87_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.379 f  dispDriver/encode_R/balance_acc[3]_i_37/O
                         net (fo=1, routed)           0.000     2.379    dispDriver/encode_R/balance_acc[3]_i_37_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.444 f  dispDriver/encode_R/balance_acc_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.444    dispDriver/encode_R/balance_acc_reg[3]_i_17_n_0
    SLICE_X35Y53         MUXF8 (Prop_muxf8_I1_O)      0.019     2.463 f  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           0.312     2.775    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.112     2.887 f  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     2.887    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     2.949 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.535     3.484    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.108     3.592 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.592    dispDriver/encode_R/TMDS0[4]
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.092     2.074    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.520ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.969ns (45.599%)  route 1.156ns (54.401%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X34Y61         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.196     2.115    dispDriver/encode_R/balance_acc[3]_i_37_1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.108     2.223 r  dispDriver/encode_R/balance_acc[3]_i_87/O
                         net (fo=1, routed)           0.111     2.334    dispDriver/encode_R/balance_acc[3]_i_87_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.379 r  dispDriver/encode_R/balance_acc[3]_i_37/O
                         net (fo=1, routed)           0.000     2.379    dispDriver/encode_R/balance_acc[3]_i_37_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.444 r  dispDriver/encode_R/balance_acc_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.444    dispDriver/encode_R/balance_acc_reg[3]_i_17_n_0
    SLICE_X35Y53         MUXF8 (Prop_muxf8_I1_O)      0.019     2.463 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           0.312     2.775    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.112     2.887 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     2.887    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     2.949 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.537     3.486    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.108     3.594 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.594    dispDriver/encode_R/TMDS0[2]
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X40Y52         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.092     2.074    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           3.594    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.968ns (44.727%)  route 1.196ns (55.273%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    mem/disMem/memory_reg_2176_2303_11_11/WCLK
    SLICE_X34Y61         RAMD64E                                      r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_2176_2303_11_11/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_2176_2303_11_11/DPO0
    SLICE_X34Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_2176_2303_11_11/F7.DP/O
                         net (fo=1, routed)           0.196     2.115    dispDriver/encode_R/balance_acc[3]_i_37_1
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.108     2.223 r  dispDriver/encode_R/balance_acc[3]_i_87/O
                         net (fo=1, routed)           0.111     2.334    dispDriver/encode_R/balance_acc[3]_i_87_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.379 r  dispDriver/encode_R/balance_acc[3]_i_37/O
                         net (fo=1, routed)           0.000     2.379    dispDriver/encode_R/balance_acc[3]_i_37_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.444 r  dispDriver/encode_R/balance_acc_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.444    dispDriver/encode_R/balance_acc_reg[3]_i_17_n_0
    SLICE_X35Y53         MUXF8 (Prop_muxf8_I1_O)      0.019     2.463 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           0.312     2.775    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.112     2.887 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     2.887    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     2.949 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.578     3.527    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.107     3.634 r  dispDriver/encode_R/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.634    dispDriver/encode_R/balance_acc[2]_i_1__0_n_0
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X40Y53         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.107     2.088    dispDriver/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  1.545    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.607ns  (logic 2.315ns (41.286%)  route 3.292ns (58.714%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.292     9.163    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    11.022 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    11.022    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.606ns  (logic 2.314ns (41.276%)  route 3.292ns (58.724%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.292     9.163    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    11.021 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    11.021    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.407ns  (logic 2.320ns (42.909%)  route 3.087ns (57.091%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.087     8.958    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    10.822 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    10.822    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.406ns  (logic 2.319ns (42.899%)  route 3.087ns (57.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.087     8.958    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    10.821 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    10.821    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.386ns  (logic 2.317ns (43.018%)  route 3.069ns (56.982%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.069     8.940    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    10.801 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    10.801    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.385ns  (logic 2.316ns (43.008%)  route 3.069ns (56.992%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.069     8.940    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    10.800 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    10.800    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 0.953ns (51.461%)  route 0.899ns (48.539%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.899     2.545    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.357 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.357    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 0.954ns (51.488%)  route 0.899ns (48.512%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X41Y52         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.899     2.545    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.358 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.358    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 0.950ns (50.179%)  route 0.943ns (49.821%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.943     2.588    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.397 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.397    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 0.951ns (50.206%)  route 0.943ns (49.794%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.943     2.588    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.398 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.398    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 0.948ns (47.582%)  route 1.044ns (52.418%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.044     2.690    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.496 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.496    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 0.949ns (47.608%)  route 1.044ns (52.392%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y54         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.044     2.690    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.497 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.497    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.867%)  route 4.786ns (71.137%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   5000.000  5000.000 f  
    K17                                               0.000  5000.000 f  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  5001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  5003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680  5005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  5001.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  5003.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5003.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026  5006.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841  5008.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000  5008.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.856%)  route 4.786ns (71.147%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   5000.000  5000.000 f  
    K17                                               0.000  5000.000 f  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  5001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  5003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680  5005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  5001.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  5003.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5003.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026  5006.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840  5008.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000  5008.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_file/register_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 3.941ns (47.894%)  route 4.288ns (52.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.743     5.412    register_file/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  register_file/register_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  register_file/register_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           4.288    10.156    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.485    13.641 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.641    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 4.104ns (52.204%)  route 3.757ns (47.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.743     5.412    register_file/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  register_file/register_reg[1][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.419     5.831 r  register_file/register_reg[1][3]_lopt_replica/Q
                         net (fo=1, routed)           3.757     9.588    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.685    13.273 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.273    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 3.995ns (61.982%)  route 2.450ns (38.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.744     5.413    register_file/clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  register_file/register_reg[1][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  register_file/register_reg[1][1]_lopt_replica/Q
                         net (fo=1, routed)           2.450     8.319    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.858 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.858    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.441ns  (logic 3.987ns (61.906%)  route 2.453ns (38.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.743     5.412    register_file/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           2.453     8.321    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.852 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.852    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcA_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.628ns  (logic 0.718ns (27.320%)  route 1.910ns (72.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.744     5.413    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.832 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=4, routed)           1.146     6.978    control_unit/mainDecoder/FSM_onehot_state_reg_n_0_[11]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.299     7.277 r  control_unit/mainDecoder/ALUSrcA_reg[1]_i_1/O
                         net (fo=1, routed)           0.764     8.041    control_unit/mainDecoder/ALUSrcA_reg[1]_i_1_n_0
    SLICE_X43Y19         LDCE                                         r  control_unit/mainDecoder/ALUSrcA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.571ns  (logic 0.746ns (29.012%)  route 1.825ns (70.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.744     5.413    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.832 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=4, routed)           1.155     6.987    control_unit/mainDecoder/FSM_onehot_state_reg_n_0_[11]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.327     7.314 r  control_unit/mainDecoder/ALUSrcB_reg[0]_i_1/O
                         net (fo=1, routed)           0.670     7.984    control_unit/mainDecoder/ALUSrcB_reg[0]_i_1_n_0
    SLICE_X43Y19         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ResultSrc_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.265ns  (logic 0.456ns (36.046%)  route 0.809ns (63.954%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.744     5.413    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDPE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.869 r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.809     6.678    control_unit/mainDecoder/p_0_in
    SLICE_X43Y18         LDCE                                         r  control_unit/mainDecoder/ResultSrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcA_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.187ns  (logic 0.419ns (35.298%)  route 0.768ns (64.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.744     5.413    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.832 r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/Q
                         net (fo=6, routed)           0.768     6.600    control_unit/mainDecoder/Q[1]
    SLICE_X43Y19         LDCE                                         r  control_unit/mainDecoder/ALUSrcA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.957ns  (logic 0.456ns (47.638%)  route 0.501ns (52.362%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.744     5.413    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDPE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.869 r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.501     6.370    control_unit/mainDecoder/p_0_in
    SLICE_X43Y19         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.310%)  route 0.177ns (55.690%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.585     1.497    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDPE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.638 r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.177     1.815    control_unit/mainDecoder/p_0_in
    SLICE_X43Y19         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.128ns (30.620%)  route 0.290ns (69.380%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.585     1.497    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.128     1.625 r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/Q
                         net (fo=6, routed)           0.290     1.915    control_unit/mainDecoder/Q[1]
    SLICE_X43Y19         LDCE                                         r  control_unit/mainDecoder/ALUSrcA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ResultSrc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.141ns (30.189%)  route 0.326ns (69.811%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.585     1.497    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDPE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.638 r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.326     1.964    control_unit/mainDecoder/p_0_in
    SLICE_X43Y18         LDCE                                         r  control_unit/mainDecoder/ResultSrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.230ns (33.607%)  route 0.454ns (66.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.585     1.497    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.128     1.625 r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/Q
                         net (fo=6, routed)           0.130     1.755    control_unit/mainDecoder/Q[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.102     1.857 r  control_unit/mainDecoder/ALUSrcB_reg[0]_i_1/O
                         net (fo=1, routed)           0.324     2.182    control_unit/mainDecoder/ALUSrcB_reg[0]_i_1_n_0
    SLICE_X43Y19         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.843ns  (logic 0.186ns (22.074%)  route 0.657ns (77.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.585     1.497    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  control_unit/mainDecoder/FSM_onehot_state_reg[10]/Q
                         net (fo=3, routed)           0.293     1.931    control_unit/mainDecoder/FSM_onehot_state_reg_n_0_[10]
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.976 r  control_unit/mainDecoder/ALUSrcA_reg[1]_i_1/O
                         net (fo=1, routed)           0.364     2.340    control_unit/mainDecoder/ALUSrcA_reg[1]_i_1_n_0
    SLICE_X43Y19         LDCE                                         r  control_unit/mainDecoder/ALUSrcA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.381ns (67.481%)  route 0.665ns (32.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.585     1.497    register_file/clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  register_file/register_reg[1][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  register_file/register_reg[1][1]_lopt_replica/Q
                         net (fo=1, routed)           0.665     2.304    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.544 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.544    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.373ns (67.059%)  route 0.674ns (32.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.584     1.496    register_file/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           0.674     2.312    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.544 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.544    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.393ns (52.856%)  route 1.242ns (47.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.584     1.496    register_file/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  register_file/register_reg[1][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  register_file/register_reg[1][3]_lopt_replica/Q
                         net (fo=1, routed)           1.242     2.867    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.265     4.132 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.132    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.328ns (47.953%)  route 1.441ns (52.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.584     1.496    register_file/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  register_file/register_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  register_file/register_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           1.441     3.078    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.187     4.265 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.265    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.147%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                   1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680  1005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538  1001.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760  1003.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  1003.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677  1005.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay          2127 Endpoints
Min Delay          2127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_1536_1663_13_13/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.117ns  (logic 3.223ns (12.832%)  route 21.894ns (87.168%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X43Y19         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=33, routed)          2.735     3.496    control_unit/mainDecoder/ALUSrcB[0]
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.620 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     4.516    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.640 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     5.355    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.479 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969     6.448    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341     6.913    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300     7.337    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.461 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801     8.262    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682     9.068    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798     9.990    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    10.565    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    11.652    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.776 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    13.042    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    13.194 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    14.367    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    14.693 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    15.299    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.423 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    16.245    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.369 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    17.427    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.551 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    18.016    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.140 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    19.383    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.507 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.610    25.117    mem/disMem/memory_reg_1536_1663_13_13/D
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.488     4.880    mem/disMem/memory_reg_1536_1663_13_13/WCLK
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/DP.HIGH/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_1536_1663_13_13/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.117ns  (logic 3.223ns (12.832%)  route 21.894ns (87.168%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X43Y19         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=33, routed)          2.735     3.496    control_unit/mainDecoder/ALUSrcB[0]
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.620 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     4.516    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.640 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     5.355    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.479 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969     6.448    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341     6.913    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300     7.337    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.461 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801     8.262    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682     9.068    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798     9.990    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    10.565    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    11.652    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.776 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    13.042    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    13.194 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    14.367    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    14.693 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    15.299    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.423 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    16.245    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.369 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    17.427    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.551 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    18.016    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.140 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    19.383    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.507 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.610    25.117    mem/disMem/memory_reg_1536_1663_13_13/D
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.488     4.880    mem/disMem/memory_reg_1536_1663_13_13/WCLK
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/DP.LOW/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_1536_1663_13_13/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.117ns  (logic 3.223ns (12.832%)  route 21.894ns (87.168%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X43Y19         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=33, routed)          2.735     3.496    control_unit/mainDecoder/ALUSrcB[0]
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.620 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     4.516    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.640 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     5.355    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.479 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969     6.448    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341     6.913    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300     7.337    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.461 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801     8.262    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682     9.068    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798     9.990    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    10.565    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    11.652    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.776 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    13.042    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    13.194 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    14.367    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    14.693 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    15.299    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.423 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    16.245    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.369 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    17.427    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.551 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    18.016    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.140 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    19.383    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.507 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.610    25.117    mem/disMem/memory_reg_1536_1663_13_13/D
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.488     4.880    mem/disMem/memory_reg_1536_1663_13_13/WCLK
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/SP.HIGH/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_1536_1663_13_13/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.117ns  (logic 3.223ns (12.832%)  route 21.894ns (87.168%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X43Y19         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=33, routed)          2.735     3.496    control_unit/mainDecoder/ALUSrcB[0]
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.620 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     4.516    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.640 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     5.355    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.479 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969     6.448    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341     6.913    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300     7.337    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.461 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801     8.262    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682     9.068    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798     9.990    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    10.565    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    11.652    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.776 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    13.042    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    13.194 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    14.367    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    14.693 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    15.299    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.423 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    16.245    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.369 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    17.427    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.551 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    18.016    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.140 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    19.383    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.507 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.610    25.117    mem/disMem/memory_reg_1536_1663_13_13/D
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.488     4.880    mem/disMem/memory_reg_1536_1663_13_13/WCLK
    SLICE_X6Y64          RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_13_13/SP.LOW/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_1024_1151_13_13/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.598ns  (logic 3.223ns (13.103%)  route 21.375ns (86.897%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X43Y19         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=33, routed)          2.735     3.496    control_unit/mainDecoder/ALUSrcB[0]
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.620 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     4.516    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.640 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     5.355    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.479 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969     6.448    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341     6.913    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300     7.337    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.461 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801     8.262    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682     9.068    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798     9.990    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    10.565    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    11.652    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.776 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    13.042    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    13.194 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    14.367    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    14.693 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    15.299    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.423 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    16.245    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.369 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    17.427    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.551 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    18.016    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.140 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    19.383    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.507 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.091    24.598    mem/disMem/memory_reg_1024_1151_13_13/D
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.484     4.876    mem/disMem/memory_reg_1024_1151_13_13/WCLK
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/DP.HIGH/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_1024_1151_13_13/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.598ns  (logic 3.223ns (13.103%)  route 21.375ns (86.897%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X43Y19         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=33, routed)          2.735     3.496    control_unit/mainDecoder/ALUSrcB[0]
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.620 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     4.516    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.640 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     5.355    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.479 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969     6.448    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341     6.913    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300     7.337    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.461 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801     8.262    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682     9.068    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798     9.990    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    10.565    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    11.652    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.776 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    13.042    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    13.194 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    14.367    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    14.693 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    15.299    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.423 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    16.245    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.369 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    17.427    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.551 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    18.016    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.140 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    19.383    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.507 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.091    24.598    mem/disMem/memory_reg_1024_1151_13_13/D
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.484     4.876    mem/disMem/memory_reg_1024_1151_13_13/WCLK
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/DP.LOW/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_1024_1151_13_13/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.598ns  (logic 3.223ns (13.103%)  route 21.375ns (86.897%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X43Y19         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=33, routed)          2.735     3.496    control_unit/mainDecoder/ALUSrcB[0]
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.620 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     4.516    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.640 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     5.355    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.479 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969     6.448    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341     6.913    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300     7.337    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.461 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801     8.262    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682     9.068    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798     9.990    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    10.565    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    11.652    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.776 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    13.042    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    13.194 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    14.367    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    14.693 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    15.299    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.423 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    16.245    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.369 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    17.427    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.551 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    18.016    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.140 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    19.383    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.507 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.091    24.598    mem/disMem/memory_reg_1024_1151_13_13/D
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.484     4.876    mem/disMem/memory_reg_1024_1151_13_13/WCLK
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/SP.HIGH/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_1024_1151_13_13/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.598ns  (logic 3.223ns (13.103%)  route 21.375ns (86.897%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X43Y19         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=33, routed)          2.735     3.496    control_unit/mainDecoder/ALUSrcB[0]
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.620 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     4.516    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.640 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     5.355    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.479 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969     6.448    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341     6.913    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300     7.337    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.461 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801     8.262    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682     9.068    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798     9.990    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    10.565    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    11.652    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.776 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    13.042    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    13.194 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    14.367    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    14.693 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    15.299    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.423 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    16.245    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.369 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    17.427    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.551 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    18.016    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.140 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    19.383    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.507 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.091    24.598    mem/disMem/memory_reg_1024_1151_13_13/D
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.484     4.876    mem/disMem/memory_reg_1024_1151_13_13/WCLK
    SLICE_X10Y68         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_13_13/SP.LOW/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_0_63_0_0__12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.581ns  (logic 3.223ns (13.112%)  route 21.358ns (86.888%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X43Y19         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=33, routed)          2.735     3.496    control_unit/mainDecoder/ALUSrcB[0]
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.620 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     4.516    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.640 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     5.355    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.479 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969     6.448    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341     6.913    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300     7.337    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.461 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801     8.262    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682     9.068    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798     9.990    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    10.565    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    11.652    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.776 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    13.042    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    13.194 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    14.367    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    14.693 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    15.299    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.423 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    16.245    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.369 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    17.427    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.551 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    18.016    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.140 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    19.383    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.507 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.074    24.581    mem/disMem/memory_reg_0_63_0_0__12/D
    SLICE_X16Y63         RAMD64E                                      r  mem/disMem/memory_reg_0_63_0_0__12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.482     4.874    mem/disMem/memory_reg_0_63_0_0__12/WCLK
    SLICE_X16Y63         RAMD64E                                      r  mem/disMem/memory_reg_0_63_0_0__12/DP/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_0_63_0_0__12/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.581ns  (logic 3.223ns (13.112%)  route 21.358ns (86.888%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X43Y19         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=33, routed)          2.735     3.496    control_unit/mainDecoder/ALUSrcB[0]
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.620 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           0.895     4.516    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.640 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.716     5.355    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.124     5.479 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.969     6.448    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X40Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.341     6.913    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.300     7.337    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.461 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.801     8.262    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           0.682     9.068    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.798     9.990    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.451    10.565    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.963    11.652    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.776 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.266    13.042    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.152    13.194 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           1.173    14.367    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.326    14.693 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.606    15.299    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X33Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.423 f  control_unit/mainDecoder/Q_i_1__98/O
                         net (fo=3, routed)           0.822    16.245    control_unit/mainDecoder/ALUResult[14]
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.369 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_12/O
                         net (fo=1, routed)           1.058    17.427    control_unit/mainDecoder/memory_reg_0_127_8_8_i_12_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.551 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_10/O
                         net (fo=1, routed)           0.465    18.016    control_unit/mainDecoder/memory_reg_0_127_8_8_i_10_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.140 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_9/O
                         net (fo=24, routed)          1.243    19.383    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.507 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.074    24.581    mem/disMem/memory_reg_0_63_0_0__12/D
    SLICE_X16Y63         RAMD64E                                      r  mem/disMem/memory_reg_0_63_0_0__12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.482     4.874    mem/disMem/memory_reg_0_63_0_0__12/WCLK
    SLICE_X16Y63         RAMD64E                                      r  mem/disMem/memory_reg_0_63_0_0__12/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.207ns (32.952%)  route 0.421ns (67.048%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X43Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.231     0.389    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.049     0.438 r  control_unit/mainDecoder/register[1][22]_i_1/O
                         net (fo=5, routed)           0.190     0.628    register_file/D[22]
    SLICE_X39Y20         FDRE                                         r  register_file/register_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.850     2.009    register_file/clk_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  register_file/register_reg[3][22]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.203ns (32.188%)  route 0.428ns (67.812%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X43Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.231     0.389    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.045     0.434 r  control_unit/mainDecoder/register[1][20]_i_1/O
                         net (fo=5, routed)           0.196     0.631    register_file/D[20]
    SLICE_X39Y18         FDRE                                         r  register_file/register_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.852     2.011    register_file/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  register_file/register_reg[1][20]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.203ns (31.707%)  route 0.437ns (68.293%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X43Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.295     0.453    mux_4/mux2/ResultSrc[1]
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.498 r  mux_4/mux2/register[1][12]_i_1/O
                         net (fo=5, routed)           0.143     0.640    register_file/D[12]
    SLICE_X40Y18         FDRE                                         r  register_file/register_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.854     2.013    register_file/clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  register_file/register_reg[3][12]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.209ns (31.320%)  route 0.458ns (68.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X43Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.343     0.501    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.051     0.552 r  control_unit/mainDecoder/register[1][19]_i_1/O
                         net (fo=5, routed)           0.115     0.667    register_file/D[19]
    SLICE_X39Y18         FDRE                                         r  register_file/register_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.852     2.011    register_file/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  register_file/register_reg[1][19]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.203ns (30.273%)  route 0.468ns (69.727%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X43Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.343     0.501    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.546 r  control_unit/mainDecoder/register[1][18]_i_1/O
                         net (fo=5, routed)           0.125     0.671    register_file/D[18]
    SLICE_X39Y18         FDRE                                         r  register_file/register_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.852     2.011    register_file/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  register_file/register_reg[1][18]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.203ns (30.202%)  route 0.469ns (69.798%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X43Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.295     0.453    mux_4/mux2/ResultSrc[1]
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.498 r  mux_4/mux2/register[1][12]_i_1/O
                         net (fo=5, routed)           0.175     0.672    register_file/D[12]
    SLICE_X37Y20         FDRE                                         r  register_file/register_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.850     2.009    register_file/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  register_file/register_reg[2][12]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.203ns (30.086%)  route 0.472ns (69.914%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X43Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.231     0.389    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.045     0.434 r  control_unit/mainDecoder/register[1][20]_i_1/O
                         net (fo=5, routed)           0.240     0.675    register_file/D[20]
    SLICE_X37Y19         FDRE                                         r  register_file/register_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.851     2.010    register_file/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  register_file/register_reg[0][20]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.207ns (30.657%)  route 0.468ns (69.343%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X43Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.231     0.389    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.049     0.438 r  control_unit/mainDecoder/register[1][22]_i_1/O
                         net (fo=5, routed)           0.237     0.675    register_file/D[22]
    SLICE_X36Y20         FDRE                                         r  register_file/register_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.850     2.009    register_file/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  register_file/register_reg[1][22]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.203ns (29.840%)  route 0.477ns (70.160%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X43Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.336     0.494    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X41Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.539 r  control_unit/mainDecoder/register[1][13]_i_1/O
                         net (fo=5, routed)           0.141     0.680    register_file/D[13]
    SLICE_X41Y21         FDRE                                         r  register_file/register_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.851     2.010    register_file/clk_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  register_file/register_reg[0][13]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            PC1_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.203ns (29.753%)  route 0.479ns (70.247%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X43Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.336     0.494    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X41Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.539 r  control_unit/mainDecoder/register[1][13]_i_1/O
                         net (fo=5, routed)           0.143     0.682    ResultWire[13]
    SLICE_X41Y19         FDSE                                         r  PC1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.853     2.012    clk_IBUF_BUFG
    SLICE_X41Y19         FDSE                                         r  PC1_reg[13]/C





