Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 23:39:10 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.855        0.000                      0                 1593        0.024        0.000                      0                 1593       48.750        0.000                       0                   588  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.855        0.000                      0                 1589        0.024        0.000                      0                 1589       48.750        0.000                       0                   588  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.179        0.000                      0                    4        0.866        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.855ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.094ns  (logic 3.835ns (14.697%)  route 22.259ns (85.303%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.478     5.608 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=130, routed)         3.931     9.539    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.323     9.862 r  sm/D_registers_q[7][25]_i_31/O
                         net (fo=1, routed)           1.273    11.135    sm/D_registers_q[7][25]_i_31_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.326    11.461 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.946    12.407    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          2.304    14.836    sm/M_sm_bsel[0]
    SLICE_X51Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.960 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=95, routed)          2.695    17.654    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.150    17.804 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.374    18.178    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.326    18.504 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.837    19.341    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I3_O)        0.124    19.465 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.685    20.151    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.275 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.718    20.993    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.117 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.263    21.380    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.504 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.473    21.977    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    22.101 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.715    22.816    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.940 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.751    23.691    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124    23.815 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.444    24.259    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.124    24.383 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.739    25.122    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.246 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=1, routed)           0.655    25.901    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.025 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.283    26.308    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.432 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.614    27.046    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    27.170 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.298    27.468    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.592 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.862    29.454    sm/M_alum_out[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    29.578 r  sm/D_states_q[2]_i_17/O
                         net (fo=2, routed)           0.476    30.054    sm/D_states_q[2]_i_17_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    30.178 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.585    30.763    sm/D_states_q[2]_i_5_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124    30.887 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.338    31.224    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X58Y67         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.500   104.904    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)       -0.047   105.080    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.080    
                         arrival time                         -31.224    
  -------------------------------------------------------------------
                         slack                                 73.855    

Slack (MET) :             73.870ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.156ns  (logic 3.835ns (14.662%)  route 22.321ns (85.338%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.478     5.608 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=130, routed)         3.931     9.539    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.323     9.862 r  sm/D_registers_q[7][25]_i_31/O
                         net (fo=1, routed)           1.273    11.135    sm/D_registers_q[7][25]_i_31_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.326    11.461 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.946    12.407    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          2.304    14.836    sm/M_sm_bsel[0]
    SLICE_X51Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.960 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=95, routed)          2.695    17.654    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.150    17.804 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.374    18.178    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.326    18.504 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.837    19.341    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I3_O)        0.124    19.465 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.685    20.151    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.275 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.718    20.993    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.117 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.263    21.380    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.504 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.473    21.977    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    22.101 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.715    22.816    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.940 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.751    23.691    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124    23.815 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.444    24.259    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.124    24.383 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.739    25.122    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.246 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=1, routed)           0.655    25.901    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.025 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.283    26.308    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.432 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.614    27.046    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    27.170 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.298    27.468    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.592 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.862    29.454    sm/M_alum_out[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    29.578 r  sm/D_states_q[2]_i_17/O
                         net (fo=2, routed)           0.476    30.054    sm/D_states_q[2]_i_17_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    30.178 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.984    31.162    sm/D_states_q[2]_i_5_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124    31.286 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    31.286    sm/D_states_d__0[2]
    SLICE_X58Y67         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.500   104.904    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.029   105.156    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.156    
                         arrival time                         -31.286    
  -------------------------------------------------------------------
                         slack                                 73.870    

Slack (MET) :             73.879ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.149ns  (logic 3.835ns (14.666%)  route 22.314ns (85.334%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=19)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.478     5.608 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=130, routed)         3.931     9.539    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.323     9.862 r  sm/D_registers_q[7][25]_i_31/O
                         net (fo=1, routed)           1.273    11.135    sm/D_registers_q[7][25]_i_31_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.326    11.461 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.946    12.407    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          2.304    14.836    sm/M_sm_bsel[0]
    SLICE_X51Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.960 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=95, routed)          2.695    17.654    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.150    17.804 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.374    18.178    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.326    18.504 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.837    19.341    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I3_O)        0.124    19.465 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.685    20.151    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.275 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.718    20.993    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.117 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.263    21.380    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.504 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.473    21.977    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    22.101 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.715    22.816    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.940 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.751    23.691    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124    23.815 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.444    24.259    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.124    24.383 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.739    25.122    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.246 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=1, routed)           0.655    25.901    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.025 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.283    26.308    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.432 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.614    27.046    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    27.170 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.298    27.468    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.592 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.862    29.454    sm/M_alum_out[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    29.578 r  sm/D_states_q[2]_i_17/O
                         net (fo=2, routed)           0.476    30.054    sm/D_states_q[2]_i_17_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    30.178 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.977    31.155    sm/D_states_q[2]_i_5_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124    31.279 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    31.279    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X58Y67         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.500   104.904    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X58Y67         FDRE (Setup_fdre_C_D)        0.031   105.158    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        105.158    
                         arrival time                         -31.279    
  -------------------------------------------------------------------
                         slack                                 73.879    

Slack (MET) :             74.032ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.992ns  (logic 3.835ns (14.754%)  route 22.157ns (85.246%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=19)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.478     5.608 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=130, routed)         3.931     9.539    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.323     9.862 r  sm/D_registers_q[7][25]_i_31/O
                         net (fo=1, routed)           1.273    11.135    sm/D_registers_q[7][25]_i_31_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.326    11.461 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.946    12.407    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          2.304    14.836    sm/M_sm_bsel[0]
    SLICE_X51Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.960 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=95, routed)          2.695    17.654    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.150    17.804 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.374    18.178    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.326    18.504 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.837    19.341    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I3_O)        0.124    19.465 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.685    20.151    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.275 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.718    20.993    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.117 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.263    21.380    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.504 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.473    21.977    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    22.101 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.715    22.816    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.940 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.751    23.691    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124    23.815 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.444    24.259    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.124    24.383 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.739    25.122    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.246 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=1, routed)           0.655    25.901    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.025 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.283    26.308    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.432 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.614    27.046    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    27.170 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.298    27.468    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.592 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          2.146    29.738    sm/M_alum_out[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I1_O)        0.124    29.862 r  sm/D_states_q[1]_i_15/O
                         net (fo=1, routed)           0.264    30.126    sm/D_states_q[1]_i_15_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    30.250 r  sm/D_states_q[1]_i_5/O
                         net (fo=4, routed)           0.748    30.998    sm/D_states_q[1]_i_5_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.124    31.122 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    31.122    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X59Y69         FDSE (Setup_fdse_C_D)        0.031   105.155    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.155    
                         arrival time                         -31.122    
  -------------------------------------------------------------------
                         slack                                 74.032    

Slack (MET) :             74.089ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.930ns  (logic 3.835ns (14.790%)  route 22.095ns (85.210%))
  Logic Levels:           22  (LUT3=1 LUT5=3 LUT6=18)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 104.897 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.478     5.608 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=130, routed)         3.931     9.539    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.323     9.862 r  sm/D_registers_q[7][25]_i_31/O
                         net (fo=1, routed)           1.273    11.135    sm/D_registers_q[7][25]_i_31_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.326    11.461 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.946    12.407    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          2.304    14.836    sm/M_sm_bsel[0]
    SLICE_X51Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.960 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=95, routed)          2.695    17.654    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.150    17.804 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.374    18.178    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.326    18.504 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.837    19.341    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I3_O)        0.124    19.465 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.685    20.151    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.275 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.718    20.993    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.117 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.263    21.380    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.504 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.473    21.977    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    22.101 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.715    22.816    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.940 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.751    23.691    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124    23.815 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.444    24.259    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.124    24.383 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.739    25.122    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.246 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=1, routed)           0.655    25.901    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.025 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.283    26.308    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.432 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.614    27.046    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    27.170 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.298    27.468    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.592 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.703    29.295    sm/M_alum_out[0]
    SLICE_X59Y68         LUT5 (Prop_lut5_I0_O)        0.124    29.419 f  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.350    29.769    sm/D_states_q[0]_i_14_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.124    29.893 f  sm/D_states_q[0]_i_6/O
                         net (fo=4, routed)           1.043    30.936    sm/D_states_q[0]_i_6_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    31.060 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    31.060    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X58Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.493   104.897    sm/clk_IBUF_BUFG
    SLICE_X58Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.258   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X58Y73         FDSE (Setup_fdse_C_D)        0.029   105.149    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        105.149    
                         arrival time                         -31.060    
  -------------------------------------------------------------------
                         slack                                 74.089    

Slack (MET) :             74.098ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.923ns  (logic 3.835ns (14.794%)  route 22.088ns (85.206%))
  Logic Levels:           22  (LUT3=1 LUT5=3 LUT6=18)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 104.897 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.478     5.608 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=130, routed)         3.931     9.539    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.323     9.862 r  sm/D_registers_q[7][25]_i_31/O
                         net (fo=1, routed)           1.273    11.135    sm/D_registers_q[7][25]_i_31_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.326    11.461 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.946    12.407    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          2.304    14.836    sm/M_sm_bsel[0]
    SLICE_X51Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.960 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=95, routed)          2.695    17.654    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.150    17.804 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.374    18.178    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.326    18.504 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.837    19.341    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I3_O)        0.124    19.465 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.685    20.151    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.275 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.718    20.993    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.117 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.263    21.380    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.504 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.473    21.977    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    22.101 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.715    22.816    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.940 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.751    23.691    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124    23.815 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.444    24.259    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.124    24.383 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.739    25.122    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.246 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=1, routed)           0.655    25.901    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.025 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.283    26.308    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.432 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.614    27.046    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    27.170 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.298    27.468    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.592 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.703    29.295    sm/M_alum_out[0]
    SLICE_X59Y68         LUT5 (Prop_lut5_I0_O)        0.124    29.419 f  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.350    29.769    sm/D_states_q[0]_i_14_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.124    29.893 f  sm/D_states_q[0]_i_6/O
                         net (fo=4, routed)           1.036    30.929    sm/D_states_q[0]_i_6_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124    31.053 r  sm/D_states_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    31.053    sm/D_states_q[0]_rep__1_i_1_n_0
    SLICE_X58Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.493   104.897    sm/clk_IBUF_BUFG
    SLICE_X58Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.258   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X58Y73         FDSE (Setup_fdse_C_D)        0.031   105.151    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        105.151    
                         arrival time                         -31.053    
  -------------------------------------------------------------------
                         slack                                 74.098    

Slack (MET) :             74.221ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.567ns  (logic 3.803ns (14.874%)  route 21.764ns (85.126%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=3 LUT6=17)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.478     5.608 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=130, routed)         3.931     9.539    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.323     9.862 r  sm/D_registers_q[7][25]_i_31/O
                         net (fo=1, routed)           1.273    11.135    sm/D_registers_q[7][25]_i_31_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.326    11.461 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.946    12.407    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          2.709    15.240    sm/M_sm_bsel[0]
    SLICE_X48Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.364 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.204    17.568    sm/D_states_q_reg[7]_rep_0[2]
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.692 f  sm/D_registers_q[7][11]_i_23/O
                         net (fo=2, routed)           0.668    18.359    sm/D_registers_q[7][11]_i_23_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I3_O)        0.124    18.483 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.557    19.040    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.164 r  sm/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.332    19.496    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X54Y52         LUT6 (Prop_lut6_I5_O)        0.124    19.620 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.508    20.128    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.124    20.252 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.493    20.746    sm/D_registers_q[7][22]_i_23_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124    20.870 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.574    21.443    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.567 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.459    22.027    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124    22.151 f  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.289    22.440    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.564 r  sm/D_registers_q[7][28]_i_25/O
                         net (fo=2, routed)           0.616    23.180    sm/D_registers_q[7][28]_i_25_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.304 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.295    23.599    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124    23.723 r  sm/D_registers_q[7][28]_i_12/O
                         net (fo=3, routed)           0.425    24.148    sm/D_registers_q[7][28]_i_12_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I0_O)        0.116    24.264 r  sm/D_registers_q[7][30]_i_17/O
                         net (fo=3, routed)           0.483    24.748    sm/D_registers_q[7][30]_i_17_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.328    25.076 f  sm/D_registers_q[7][29]_i_5/O
                         net (fo=1, routed)           0.282    25.358    sm/D_registers_q[7][29]_i_5_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    25.482 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.859    26.341    sm/M_alum_out[29]
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    26.465 f  sm/D_states_q[7]_i_39/O
                         net (fo=2, routed)           1.175    27.639    sm/D_states_q[7]_i_39_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    27.763 f  sm/D_states_q[7]_i_23/O
                         net (fo=3, routed)           0.587    28.351    sm/D_states_q[7]_i_23_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.475 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.796    29.271    sm/accel_edge/D_states_q_reg[0]_rep__1_1
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.395 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=29, routed)          1.303    30.697    sm/accel_edge_n_0
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X59Y69         FDSE (Setup_fdse_C_CE)      -0.205   104.919    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.919    
                         arrival time                         -30.697    
  -------------------------------------------------------------------
                         slack                                 74.221    

Slack (MET) :             74.221ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.567ns  (logic 3.803ns (14.874%)  route 21.764ns (85.126%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=3 LUT6=17)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.478     5.608 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=130, routed)         3.931     9.539    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.323     9.862 r  sm/D_registers_q[7][25]_i_31/O
                         net (fo=1, routed)           1.273    11.135    sm/D_registers_q[7][25]_i_31_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.326    11.461 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.946    12.407    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          2.709    15.240    sm/M_sm_bsel[0]
    SLICE_X48Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.364 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.204    17.568    sm/D_states_q_reg[7]_rep_0[2]
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.692 f  sm/D_registers_q[7][11]_i_23/O
                         net (fo=2, routed)           0.668    18.359    sm/D_registers_q[7][11]_i_23_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I3_O)        0.124    18.483 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.557    19.040    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.164 r  sm/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.332    19.496    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X54Y52         LUT6 (Prop_lut6_I5_O)        0.124    19.620 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.508    20.128    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.124    20.252 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.493    20.746    sm/D_registers_q[7][22]_i_23_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124    20.870 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.574    21.443    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.567 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.459    22.027    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124    22.151 f  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.289    22.440    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.564 r  sm/D_registers_q[7][28]_i_25/O
                         net (fo=2, routed)           0.616    23.180    sm/D_registers_q[7][28]_i_25_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.304 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.295    23.599    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124    23.723 r  sm/D_registers_q[7][28]_i_12/O
                         net (fo=3, routed)           0.425    24.148    sm/D_registers_q[7][28]_i_12_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I0_O)        0.116    24.264 r  sm/D_registers_q[7][30]_i_17/O
                         net (fo=3, routed)           0.483    24.748    sm/D_registers_q[7][30]_i_17_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.328    25.076 f  sm/D_registers_q[7][29]_i_5/O
                         net (fo=1, routed)           0.282    25.358    sm/D_registers_q[7][29]_i_5_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    25.482 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.859    26.341    sm/M_alum_out[29]
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    26.465 f  sm/D_states_q[7]_i_39/O
                         net (fo=2, routed)           1.175    27.639    sm/D_states_q[7]_i_39_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    27.763 f  sm/D_states_q[7]_i_23/O
                         net (fo=3, routed)           0.587    28.351    sm/D_states_q[7]_i_23_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.475 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.796    29.271    sm/accel_edge/D_states_q_reg[0]_rep__1_1
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.395 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=29, routed)          1.303    30.697    sm/accel_edge_n_0
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X59Y69         FDSE (Setup_fdse_C_CE)      -0.205   104.919    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        104.919    
                         arrival time                         -30.697    
  -------------------------------------------------------------------
                         slack                                 74.221    

Slack (MET) :             74.221ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.567ns  (logic 3.803ns (14.874%)  route 21.764ns (85.126%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=3 LUT6=17)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.478     5.608 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=130, routed)         3.931     9.539    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.323     9.862 r  sm/D_registers_q[7][25]_i_31/O
                         net (fo=1, routed)           1.273    11.135    sm/D_registers_q[7][25]_i_31_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.326    11.461 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.946    12.407    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          2.709    15.240    sm/M_sm_bsel[0]
    SLICE_X48Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.364 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          2.204    17.568    sm/D_states_q_reg[7]_rep_0[2]
    SLICE_X61Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.692 f  sm/D_registers_q[7][11]_i_23/O
                         net (fo=2, routed)           0.668    18.359    sm/D_registers_q[7][11]_i_23_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I3_O)        0.124    18.483 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.557    19.040    sm/D_registers_q[7][11]_i_20_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.164 r  sm/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.332    19.496    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X54Y52         LUT6 (Prop_lut6_I5_O)        0.124    19.620 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.508    20.128    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.124    20.252 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.493    20.746    sm/D_registers_q[7][22]_i_23_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124    20.870 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.574    21.443    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.567 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.459    22.027    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124    22.151 f  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.289    22.440    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.564 r  sm/D_registers_q[7][28]_i_25/O
                         net (fo=2, routed)           0.616    23.180    sm/D_registers_q[7][28]_i_25_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.304 r  sm/D_registers_q[7][28]_i_21/O
                         net (fo=1, routed)           0.295    23.599    sm/D_registers_q[7][28]_i_21_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124    23.723 r  sm/D_registers_q[7][28]_i_12/O
                         net (fo=3, routed)           0.425    24.148    sm/D_registers_q[7][28]_i_12_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I0_O)        0.116    24.264 r  sm/D_registers_q[7][30]_i_17/O
                         net (fo=3, routed)           0.483    24.748    sm/D_registers_q[7][30]_i_17_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.328    25.076 f  sm/D_registers_q[7][29]_i_5/O
                         net (fo=1, routed)           0.282    25.358    sm/D_registers_q[7][29]_i_5_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    25.482 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.859    26.341    sm/M_alum_out[29]
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    26.465 f  sm/D_states_q[7]_i_39/O
                         net (fo=2, routed)           1.175    27.639    sm/D_states_q[7]_i_39_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    27.763 f  sm/D_states_q[7]_i_23/O
                         net (fo=3, routed)           0.587    28.351    sm/D_states_q[7]_i_23_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.475 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.796    29.271    sm/accel_edge/D_states_q_reg[0]_rep__1_1
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.395 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=29, routed)          1.303    30.697    sm/accel_edge_n_0
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X59Y69         FDSE (Setup_fdse_C_CE)      -0.205   104.919    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        104.919    
                         arrival time                         -30.697    
  -------------------------------------------------------------------
                         slack                                 74.221    

Slack (MET) :             74.230ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.796ns  (logic 3.835ns (14.867%)  route 21.961ns (85.133%))
  Logic Levels:           22  (LUT3=1 LUT5=2 LUT6=19)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.478     5.608 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=130, routed)         3.931     9.539    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.323     9.862 r  sm/D_registers_q[7][25]_i_31/O
                         net (fo=1, routed)           1.273    11.135    sm/D_registers_q[7][25]_i_31_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.326    11.461 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.946    12.407    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          2.304    14.836    sm/M_sm_bsel[0]
    SLICE_X51Y57         LUT5 (Prop_lut5_I3_O)        0.124    14.960 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=95, routed)          2.695    17.654    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.150    17.804 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.374    18.178    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.326    18.504 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.837    19.341    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I3_O)        0.124    19.465 f  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.685    20.151    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.275 f  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           0.718    20.993    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.117 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.263    21.380    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.504 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.473    21.977    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    22.101 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.715    22.816    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.940 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.751    23.691    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124    23.815 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.444    24.259    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.124    24.383 f  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.739    25.122    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.246 f  sm/D_registers_q[7][0]_i_72/O
                         net (fo=1, routed)           0.655    25.901    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.025 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.283    26.308    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.124    26.432 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.614    27.046    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    27.170 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.298    27.468    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I1_O)        0.124    27.592 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.305    28.898    sm/M_alum_out[0]
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.022 f  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.454    29.475    sm/D_states_q[3]_i_20_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.124    29.599 f  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           1.203    30.802    sm/D_states_q[3]_i_4_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I3_O)        0.124    30.926 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    30.926    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X58Y68         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X58Y68         FDRE (Setup_fdre_C_D)        0.031   105.156    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        105.156    
                         arrival time                         -30.926    
  -------------------------------------------------------------------
                         slack                                 74.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.551     1.495    sr3/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.842    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y75         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y75         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.508    
    SLICE_X52Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.551     1.495    sr3/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.842    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y75         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y75         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.508    
    SLICE_X52Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.551     1.495    sr3/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.842    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y75         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y75         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.508    
    SLICE_X52Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.551     1.495    sr3/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.842    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y75         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y75         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.508    
    SLICE_X52Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_pixel_idx_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.272%)  route 0.233ns (52.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  display/D_pixel_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  display/D_pixel_idx_q_reg[0]/Q
                         net (fo=8, routed)           0.233     1.934    display/p_0_in[0]
    SLICE_X58Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.979 r  display/D_pixel_idx_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    display/D_pixel_idx_d[1]
    SLICE_X58Y49         FDRE                                         r  display/D_pixel_idx_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.865     2.055    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/D_pixel_idx_q_reg[1]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.091     1.900    display/D_pixel_idx_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.578%)  route 0.306ns (68.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.306     1.942    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.530    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.578%)  route 0.306ns (68.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.306     1.942    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.530    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.578%)  route 0.306ns (68.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.306     1.942    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.530    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.578%)  route 0.306ns (68.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.306     1.942    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.530    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.088%)  route 0.328ns (69.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.328     1.964    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.530    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.840    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y20   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y21   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y61   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y54   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y52   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y54   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y55   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y54   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y54   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y72   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y72   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y72   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y72   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.866ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.179ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.996ns (18.263%)  route 4.458ns (81.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=126, routed)         2.462     8.110    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I0_O)        0.152     8.262 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.947     9.209    sm/D_stage_q[3]_i_2_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.326     9.535 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.049    10.584    fifo_reset_cond/AS[0]
    SLICE_X60Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.497   104.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X60Y70         FDPE (Recov_fdpe_C_PRE)     -0.361   104.763    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.763    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                 94.179    

Slack (MET) :             94.179ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.996ns (18.263%)  route 4.458ns (81.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=126, routed)         2.462     8.110    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I0_O)        0.152     8.262 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.947     9.209    sm/D_stage_q[3]_i_2_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.326     9.535 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.049    10.584    fifo_reset_cond/AS[0]
    SLICE_X60Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.497   104.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X60Y70         FDPE (Recov_fdpe_C_PRE)     -0.361   104.763    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.763    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                 94.179    

Slack (MET) :             94.179ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.996ns (18.263%)  route 4.458ns (81.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=126, routed)         2.462     8.110    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I0_O)        0.152     8.262 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.947     9.209    sm/D_stage_q[3]_i_2_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.326     9.535 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.049    10.584    fifo_reset_cond/AS[0]
    SLICE_X60Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.497   104.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X60Y70         FDPE (Recov_fdpe_C_PRE)     -0.361   104.763    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.763    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                 94.179    

Slack (MET) :             94.179ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.996ns (18.263%)  route 4.458ns (81.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=126, routed)         2.462     8.110    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I0_O)        0.152     8.262 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.947     9.209    sm/D_stage_q[3]_i_2_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.326     9.535 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.049    10.584    fifo_reset_cond/AS[0]
    SLICE_X60Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.497   104.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X60Y70         FDPE (Recov_fdpe_C_PRE)     -0.361   104.763    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.763    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                 94.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.227ns (26.445%)  route 0.631ns (73.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X51Y71         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDSE (Prop_fdse_C_Q)         0.128     1.626 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=107, routed)         0.192     1.818    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I4_O)        0.099     1.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.440     2.356    fifo_reset_cond/AS[0]
    SLICE_X60Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X60Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     1.490    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.227ns (26.445%)  route 0.631ns (73.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X51Y71         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDSE (Prop_fdse_C_Q)         0.128     1.626 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=107, routed)         0.192     1.818    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I4_O)        0.099     1.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.440     2.356    fifo_reset_cond/AS[0]
    SLICE_X60Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X60Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     1.490    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.227ns (26.445%)  route 0.631ns (73.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X51Y71         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDSE (Prop_fdse_C_Q)         0.128     1.626 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=107, routed)         0.192     1.818    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I4_O)        0.099     1.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.440     2.356    fifo_reset_cond/AS[0]
    SLICE_X60Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X60Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     1.490    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.227ns (26.445%)  route 0.631ns (73.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X51Y71         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDSE (Prop_fdse_C_Q)         0.128     1.626 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=107, routed)         0.192     1.818    sm/D_states_q_reg[7]_rep_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I4_O)        0.099     1.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.440     2.356    fifo_reset_cond/AS[0]
    SLICE_X60Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X60Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     1.490    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.866    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.376ns  (logic 12.082ns (34.152%)  route 23.295ns (65.848%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=1 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.551     7.112    L_reg/M_sm_pbc[9]
    SLICE_X44Y52         LUT5 (Prop_lut5_I2_O)        0.299     7.411 r  L_reg/L_6d5ac870_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           1.083     8.494    L_reg/L_6d5ac870_remainder0_carry__1_i_8__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.618 f  L_reg/L_6d5ac870_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.140     9.758    L_reg/L_6d5ac870_remainder0_carry__1_i_7__0_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.150     9.908 f  L_reg/L_6d5ac870_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.576    L_reg/L_6d5ac870_remainder0_carry_i_20__0_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.360    10.936 r  L_reg/L_6d5ac870_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.818    11.754    L_reg/L_6d5ac870_remainder0_carry_i_10__0_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.326    12.080 r  L_reg/L_6d5ac870_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.080    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.612 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.612    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.990    13.935    L_reg/L_6d5ac870_remainder0_1[5]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.303    14.238 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.847    15.085    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.209 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    15.874    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.148    16.022 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.805    16.827    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.354    17.181 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.802    17.982    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.356    18.338 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.268    19.607    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.326    19.933 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.477    20.410    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.917 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.917    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.031 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.031    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.270 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.119    22.389    L_reg/L_6d5ac870_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.302    22.691 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.156    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.280 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.134    24.414    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y48         LUT2 (Prop_lut2_I0_O)        0.124    24.538 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.708    25.246    L_reg/i__carry_i_13__1_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.152    25.398 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.010    26.408    L_reg/i__carry_i_18__1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.326    26.734 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.668    27.402    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I1_O)        0.152    27.554 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    28.373    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.326    28.699 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.699    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.249 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.249    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.363    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.676 f  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.538    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.306    30.844 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    31.006    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.130 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.827    31.957    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.081 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    32.889    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.013 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.907    33.920    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.152    34.072 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.692    36.765    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    40.518 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.518    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.157ns  (logic 11.845ns (33.691%)  route 23.312ns (66.309%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.551     7.112    L_reg/M_sm_pbc[9]
    SLICE_X44Y52         LUT5 (Prop_lut5_I2_O)        0.299     7.411 r  L_reg/L_6d5ac870_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           1.083     8.494    L_reg/L_6d5ac870_remainder0_carry__1_i_8__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.618 f  L_reg/L_6d5ac870_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.140     9.758    L_reg/L_6d5ac870_remainder0_carry__1_i_7__0_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.150     9.908 f  L_reg/L_6d5ac870_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.576    L_reg/L_6d5ac870_remainder0_carry_i_20__0_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.360    10.936 r  L_reg/L_6d5ac870_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.818    11.754    L_reg/L_6d5ac870_remainder0_carry_i_10__0_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.326    12.080 r  L_reg/L_6d5ac870_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.080    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.612 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.612    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.990    13.935    L_reg/L_6d5ac870_remainder0_1[5]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.303    14.238 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.847    15.085    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.209 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    15.874    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.148    16.022 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.805    16.827    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.354    17.181 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.802    17.982    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.356    18.338 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.268    19.607    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.326    19.933 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.477    20.410    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.917 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.917    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.031 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.031    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.270 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.119    22.389    L_reg/L_6d5ac870_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.302    22.691 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.156    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.280 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.134    24.414    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y48         LUT2 (Prop_lut2_I0_O)        0.124    24.538 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.708    25.246    L_reg/i__carry_i_13__1_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.152    25.398 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.010    26.408    L_reg/i__carry_i_18__1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.326    26.734 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.668    27.402    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I1_O)        0.152    27.554 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    28.373    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.326    28.699 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.699    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.249 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.249    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.363    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.676 f  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.538    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.306    30.844 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    31.006    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.130 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.602    31.732    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    31.856 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.534    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124    32.658 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.276    33.934    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124    34.058 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.696    36.754    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.299 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.299    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.066ns  (logic 11.463ns (32.691%)  route 23.603ns (67.309%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=6 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.877     7.476    L_reg/M_sm_pac[3]
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.150     7.626 f  L_reg/L_6d5ac870_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.794     8.420    L_reg/L_6d5ac870_remainder0_carry_i_25_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I4_O)        0.326     8.746 f  L_reg/L_6d5ac870_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.857     9.603    L_reg/L_6d5ac870_remainder0_carry_i_12_n_0
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.150     9.753 f  L_reg/L_6d5ac870_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    10.437    L_reg/L_6d5ac870_remainder0_carry_i_20_n_0
    SLICE_X50Y49         LUT5 (Prop_lut5_I4_O)        0.374    10.811 r  L_reg/L_6d5ac870_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.872    11.683    L_reg/L_6d5ac870_remainder0_carry_i_10_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    12.011 r  L_reg/L_6d5ac870_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.011    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.561 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.562    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.875 f  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.978    13.853    L_reg/L_6d5ac870_remainder0[7]
    SLICE_X53Y48         LUT5 (Prop_lut5_I2_O)        0.306    14.159 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.050    15.209    L_reg/i__carry__1_i_10_n_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.124    15.333 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.832    16.165    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.289 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.803    17.092    L_reg/i__carry_i_16__0_n_0
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.150    17.242 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.458    17.700    L_reg/i__carry_i_20__0_n_0
    SLICE_X52Y45         LUT4 (Prop_lut4_I3_O)        0.326    18.026 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.114    19.140    L_reg/i__carry__0_i_11_n_0
    SLICE_X53Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.264 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.432    19.696    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124    19.820 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.820    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.200 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.200    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.515 f  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.985    21.500    L_reg/L_6d5ac870_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.307    21.807 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    21.956    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.124    22.080 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.792    22.872    L_reg/i__carry_i_14_0
    SLICE_X47Y46         LUT3 (Prop_lut3_I0_O)        0.118    22.990 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.884    23.874    L_reg/i__carry_i_25_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.326    24.200 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.901    25.101    L_reg/i__carry_i_20_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.124    25.225 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.819    26.044    L_reg/i__carry_i_13_n_0
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.150    26.194 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.896    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.326    27.222 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.222    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.772 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.772    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.886 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.886    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.000 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.000    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.222 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    29.221    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.299    29.520 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    30.326    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    30.450 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.585    31.035    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y43         LUT3 (Prop_lut3_I1_O)        0.124    31.159 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    31.837    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    31.961 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.836    32.797    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y42         LUT3 (Prop_lut3_I1_O)        0.124    32.921 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.715    36.636    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.209 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.209    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.055ns  (logic 11.458ns (32.686%)  route 23.597ns (67.314%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=5 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.877     7.476    L_reg/M_sm_pac[3]
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.150     7.626 f  L_reg/L_6d5ac870_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.794     8.420    L_reg/L_6d5ac870_remainder0_carry_i_25_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I4_O)        0.326     8.746 f  L_reg/L_6d5ac870_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.857     9.603    L_reg/L_6d5ac870_remainder0_carry_i_12_n_0
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.150     9.753 f  L_reg/L_6d5ac870_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    10.437    L_reg/L_6d5ac870_remainder0_carry_i_20_n_0
    SLICE_X50Y49         LUT5 (Prop_lut5_I4_O)        0.374    10.811 r  L_reg/L_6d5ac870_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.872    11.683    L_reg/L_6d5ac870_remainder0_carry_i_10_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    12.011 r  L_reg/L_6d5ac870_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.011    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.561 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.562    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.875 f  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.978    13.853    L_reg/L_6d5ac870_remainder0[7]
    SLICE_X53Y48         LUT5 (Prop_lut5_I2_O)        0.306    14.159 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.050    15.209    L_reg/i__carry__1_i_10_n_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.124    15.333 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.832    16.165    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.289 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.803    17.092    L_reg/i__carry_i_16__0_n_0
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.150    17.242 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.458    17.700    L_reg/i__carry_i_20__0_n_0
    SLICE_X52Y45         LUT4 (Prop_lut4_I3_O)        0.326    18.026 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.114    19.140    L_reg/i__carry__0_i_11_n_0
    SLICE_X53Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.264 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.432    19.696    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124    19.820 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.820    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.200 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.200    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.515 f  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.985    21.500    L_reg/L_6d5ac870_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.307    21.807 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    21.956    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.124    22.080 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.792    22.872    L_reg/i__carry_i_14_0
    SLICE_X47Y46         LUT3 (Prop_lut3_I0_O)        0.118    22.990 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.884    23.874    L_reg/i__carry_i_25_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.326    24.200 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.901    25.101    L_reg/i__carry_i_20_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.124    25.225 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.819    26.044    L_reg/i__carry_i_13_n_0
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.150    26.194 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.896    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.326    27.222 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.222    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.772 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.772    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.886 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.886    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.000 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.000    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.222 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    29.221    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.299    29.520 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    30.326    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    30.450 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.585    31.035    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y43         LUT3 (Prop_lut3_I1_O)        0.124    31.159 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    31.837    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    31.961 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.829    32.790    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y42         LUT4 (Prop_lut4_I2_O)        0.124    32.914 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.716    36.630    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.198 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.198    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.028ns  (logic 11.696ns (33.389%)  route 23.333ns (66.611%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=5 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.877     7.476    L_reg/M_sm_pac[3]
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.150     7.626 f  L_reg/L_6d5ac870_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.794     8.420    L_reg/L_6d5ac870_remainder0_carry_i_25_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I4_O)        0.326     8.746 f  L_reg/L_6d5ac870_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.857     9.603    L_reg/L_6d5ac870_remainder0_carry_i_12_n_0
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.150     9.753 f  L_reg/L_6d5ac870_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    10.437    L_reg/L_6d5ac870_remainder0_carry_i_20_n_0
    SLICE_X50Y49         LUT5 (Prop_lut5_I4_O)        0.374    10.811 r  L_reg/L_6d5ac870_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.872    11.683    L_reg/L_6d5ac870_remainder0_carry_i_10_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    12.011 r  L_reg/L_6d5ac870_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.011    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.561 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.562    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.875 f  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.978    13.853    L_reg/L_6d5ac870_remainder0[7]
    SLICE_X53Y48         LUT5 (Prop_lut5_I2_O)        0.306    14.159 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.050    15.209    L_reg/i__carry__1_i_10_n_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.124    15.333 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.832    16.165    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.289 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.803    17.092    L_reg/i__carry_i_16__0_n_0
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.150    17.242 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.458    17.700    L_reg/i__carry_i_20__0_n_0
    SLICE_X52Y45         LUT4 (Prop_lut4_I3_O)        0.326    18.026 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.114    19.140    L_reg/i__carry__0_i_11_n_0
    SLICE_X53Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.264 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.432    19.696    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124    19.820 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.820    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.200 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.200    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.515 f  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.985    21.500    L_reg/L_6d5ac870_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.307    21.807 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    21.956    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X49Y47         LUT5 (Prop_lut5_I0_O)        0.124    22.080 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.792    22.872    L_reg/i__carry_i_14_0
    SLICE_X47Y46         LUT3 (Prop_lut3_I0_O)        0.118    22.990 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.884    23.874    L_reg/i__carry_i_25_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.326    24.200 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.901    25.101    L_reg/i__carry_i_20_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.124    25.225 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.819    26.044    L_reg/i__carry_i_13_n_0
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.150    26.194 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.896    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.326    27.222 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.222    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.772 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.772    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.886 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.886    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.000 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.000    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.222 r  aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    29.221    aseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.299    29.520 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    30.326    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    30.450 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.585    31.035    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y43         LUT3 (Prop_lut3_I1_O)        0.124    31.159 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    31.837    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    31.961 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.829    32.790    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.152    32.942 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.452    36.394    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.171 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.171    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.973ns  (logic 12.037ns (34.417%)  route 22.937ns (65.583%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.551     7.112    L_reg/M_sm_pbc[9]
    SLICE_X44Y52         LUT5 (Prop_lut5_I2_O)        0.299     7.411 r  L_reg/L_6d5ac870_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           1.083     8.494    L_reg/L_6d5ac870_remainder0_carry__1_i_8__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.618 f  L_reg/L_6d5ac870_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.140     9.758    L_reg/L_6d5ac870_remainder0_carry__1_i_7__0_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.150     9.908 f  L_reg/L_6d5ac870_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.576    L_reg/L_6d5ac870_remainder0_carry_i_20__0_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.360    10.936 r  L_reg/L_6d5ac870_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.818    11.754    L_reg/L_6d5ac870_remainder0_carry_i_10__0_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.326    12.080 r  L_reg/L_6d5ac870_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.080    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.612 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.612    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.990    13.935    L_reg/L_6d5ac870_remainder0_1[5]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.303    14.238 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.847    15.085    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.209 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    15.874    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.148    16.022 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.805    16.827    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.354    17.181 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.802    17.982    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.356    18.338 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.268    19.607    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.326    19.933 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.477    20.410    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.917 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.917    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.031 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.031    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.270 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.119    22.389    L_reg/L_6d5ac870_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.302    22.691 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.156    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.280 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.134    24.414    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y48         LUT2 (Prop_lut2_I0_O)        0.124    24.538 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.708    25.246    L_reg/i__carry_i_13__1_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.152    25.398 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.010    26.408    L_reg/i__carry_i_18__1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.326    26.734 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.668    27.402    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I1_O)        0.152    27.554 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    28.373    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.326    28.699 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.699    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.249 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.249    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.363    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.676 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.538    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.306    30.844 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    31.006    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.130 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.602    31.732    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    31.856 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.532    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    32.656 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.079    33.735    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.152    33.887 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.520    36.407    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.115 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.115    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.968ns  (logic 11.844ns (33.870%)  route 23.124ns (66.130%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.551     7.112    L_reg/M_sm_pbc[9]
    SLICE_X44Y52         LUT5 (Prop_lut5_I2_O)        0.299     7.411 r  L_reg/L_6d5ac870_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           1.083     8.494    L_reg/L_6d5ac870_remainder0_carry__1_i_8__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.618 f  L_reg/L_6d5ac870_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.140     9.758    L_reg/L_6d5ac870_remainder0_carry__1_i_7__0_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.150     9.908 f  L_reg/L_6d5ac870_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.576    L_reg/L_6d5ac870_remainder0_carry_i_20__0_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.360    10.936 r  L_reg/L_6d5ac870_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.818    11.754    L_reg/L_6d5ac870_remainder0_carry_i_10__0_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.326    12.080 r  L_reg/L_6d5ac870_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.080    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.612 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.612    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.990    13.935    L_reg/L_6d5ac870_remainder0_1[5]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.303    14.238 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.847    15.085    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.209 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    15.874    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.148    16.022 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.805    16.827    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.354    17.181 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.802    17.982    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.356    18.338 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.268    19.607    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.326    19.933 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.477    20.410    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.917 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.917    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.031 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.031    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.270 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.119    22.389    L_reg/L_6d5ac870_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.302    22.691 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.156    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.280 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.134    24.414    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y48         LUT2 (Prop_lut2_I0_O)        0.124    24.538 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.708    25.246    L_reg/i__carry_i_13__1_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.152    25.398 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.010    26.408    L_reg/i__carry_i_18__1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.326    26.734 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.668    27.402    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I1_O)        0.152    27.554 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    28.373    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.326    28.699 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.699    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.249 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.249    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.363    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.676 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.538    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.306    30.844 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    31.006    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.130 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.602    31.732    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    31.856 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.532    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    32.656 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.079    33.735    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124    33.859 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.708    36.566    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.110 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.110    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.922ns  (logic 12.027ns (34.441%)  route 22.894ns (65.559%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.551     7.112    L_reg/M_sm_pbc[9]
    SLICE_X44Y52         LUT5 (Prop_lut5_I2_O)        0.299     7.411 r  L_reg/L_6d5ac870_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           1.083     8.494    L_reg/L_6d5ac870_remainder0_carry__1_i_8__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.618 f  L_reg/L_6d5ac870_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.140     9.758    L_reg/L_6d5ac870_remainder0_carry__1_i_7__0_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.150     9.908 f  L_reg/L_6d5ac870_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.576    L_reg/L_6d5ac870_remainder0_carry_i_20__0_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.360    10.936 r  L_reg/L_6d5ac870_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.818    11.754    L_reg/L_6d5ac870_remainder0_carry_i_10__0_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.326    12.080 r  L_reg/L_6d5ac870_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.080    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.612 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.612    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.990    13.935    L_reg/L_6d5ac870_remainder0_1[5]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.303    14.238 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.847    15.085    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.209 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    15.874    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.148    16.022 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.805    16.827    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.354    17.181 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.802    17.982    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.356    18.338 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.268    19.607    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.326    19.933 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.477    20.410    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.917 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.917    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.031 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.031    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.270 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.119    22.389    L_reg/L_6d5ac870_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.302    22.691 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.156    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.280 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.134    24.414    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y48         LUT2 (Prop_lut2_I0_O)        0.124    24.538 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.708    25.246    L_reg/i__carry_i_13__1_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.152    25.398 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.010    26.408    L_reg/i__carry_i_18__1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.326    26.734 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.668    27.402    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I1_O)        0.152    27.554 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    28.373    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.326    28.699 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.699    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.249 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.249    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.363    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.676 f  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.538    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.306    30.844 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    31.006    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.130 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.602    31.732    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    31.856 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.534    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124    32.658 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.276    33.934    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.154    34.088 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.278    36.366    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.064 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.064    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.837ns  (logic 11.663ns (33.479%)  route 23.174ns (66.521%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=3 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.591     7.247    L_reg/M_sm_timer[12]
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.152     7.399 f  L_reg/L_6d5ac870_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.456     7.855    L_reg/L_6d5ac870_remainder0_carry_i_23__1_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.326     8.181 f  L_reg/L_6d5ac870_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.865     9.046    L_reg/L_6d5ac870_remainder0_carry_i_12__1_n_0
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.152     9.198 f  L_reg/L_6d5ac870_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669     9.867    L_reg/L_6d5ac870_remainder0_carry_i_20__1_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I4_O)        0.360    10.227 r  L_reg/L_6d5ac870_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.059    L_reg/L_6d5ac870_remainder0_carry_i_10__1_n_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I1_O)        0.326    11.385 r  L_reg/L_6d5ac870_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.385    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.918 r  timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.918    timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.035 r  timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.254 f  timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.158    13.413    L_reg/L_6d5ac870_remainder0_3[8]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.295    13.708 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.745    14.453    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124    14.577 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.690    15.267    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.391 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.562    16.952    L_reg/i__carry_i_16__4_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    17.104 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.833    17.937    L_reg/i__carry_i_20__4_n_0
    SLICE_X41Y58         LUT4 (Prop_lut4_I3_O)        0.326    18.263 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.951    19.214    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X45Y58         LUT4 (Prop_lut4_I3_O)        0.124    19.338 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.588    19.926    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.050 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.050    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.448 r  timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.448    timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.670 r  timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.807    21.477    L_reg/L_6d5ac870_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.299    21.776 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.171    21.947    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    22.071 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.948    23.019    timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.143 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.068    24.211    L_reg/i__carry_i_13__3_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.150    24.361 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.821    25.182    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.326    25.508 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    26.328    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.152    26.480 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.848    27.327    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.332    27.659 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.659    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.209 r  timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.209    timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.323 r  timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.323    timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.636 f  timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.630    29.266    timerseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y61         LUT6 (Prop_lut6_I0_O)        0.306    29.572 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.425    29.998    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.122 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.655    30.776    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124    30.900 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.638    31.539    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124    31.663 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.369    33.032    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.152    33.184 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.034    36.218    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    39.975 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.975    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.604ns  (logic 11.810ns (34.129%)  route 22.794ns (65.871%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.551     7.112    L_reg/M_sm_pbc[9]
    SLICE_X44Y52         LUT5 (Prop_lut5_I2_O)        0.299     7.411 r  L_reg/L_6d5ac870_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           1.083     8.494    L_reg/L_6d5ac870_remainder0_carry__1_i_8__0_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.618 f  L_reg/L_6d5ac870_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.140     9.758    L_reg/L_6d5ac870_remainder0_carry__1_i_7__0_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.150     9.908 f  L_reg/L_6d5ac870_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.576    L_reg/L_6d5ac870_remainder0_carry_i_20__0_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.360    10.936 r  L_reg/L_6d5ac870_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.818    11.754    L_reg/L_6d5ac870_remainder0_carry_i_10__0_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.326    12.080 r  L_reg/L_6d5ac870_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.080    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.612 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.612    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.990    13.935    L_reg/L_6d5ac870_remainder0_1[5]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.303    14.238 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.847    15.085    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.209 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    15.874    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.148    16.022 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.805    16.827    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.354    17.181 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.802    17.982    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.356    18.338 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.268    19.607    L_reg/i__carry_i_11__1_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.326    19.933 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.477    20.410    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.917 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.917    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.031 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.031    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.270 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.119    22.389    L_reg/L_6d5ac870_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.302    22.691 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.156    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.280 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.134    24.414    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y48         LUT2 (Prop_lut2_I0_O)        0.124    24.538 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.708    25.246    L_reg/i__carry_i_13__1_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.152    25.398 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.010    26.408    L_reg/i__carry_i_18__1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.326    26.734 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.668    27.402    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I1_O)        0.152    27.554 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    28.373    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.326    28.699 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.699    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.249 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.249    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.363    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.676 r  bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.538    bseg_driver/decimal_renderer/L_6d5ac870_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.306    30.844 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    31.006    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.130 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.827    31.957    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.081 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    32.889    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.124    33.013 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.840    33.853    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.124    33.977 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.259    36.236    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    39.746 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.746    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.373ns (71.508%)  route 0.547ns (28.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.569     1.513    display/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.547     2.224    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.432 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.432    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_567637216[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.481ns (75.951%)  route 0.469ns (24.049%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.589     1.533    forLoop_idx_0_567637216[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_567637216[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  forLoop_idx_0_567637216[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.769    forLoop_idx_0_567637216[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  forLoop_idx_0_567637216[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.866    forLoop_idx_0_567637216[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.911 r  forLoop_idx_0_567637216[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=15, routed)          0.345     2.256    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.482 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.482    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_567637216[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.453ns (73.140%)  route 0.534ns (26.860%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.590     1.534    forLoop_idx_0_567637216[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_567637216[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_567637216[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.751    forLoop_idx_0_567637216[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X60Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  forLoop_idx_0_567637216[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.848    forLoop_idx_0_567637216[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X60Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.893 r  forLoop_idx_0_567637216[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=23, routed)          0.406     2.299    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.521 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.521    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.406ns (70.578%)  route 0.586ns (29.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.586     2.289    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.531 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.531    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.544ns (77.321%)  route 0.453ns (22.679%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=4, routed)           0.113     1.798    display/D_pixel_idx_q_reg_n_0_[10]
    SLICE_X60Y50         LUT5 (Prop_lut5_I0_O)        0.103     1.901 r  display/mataddr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.241    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.293     3.534 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.534    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.373ns (68.406%)  route 0.634ns (31.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.634     2.314    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.546 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.546    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_567637216[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.454ns (71.231%)  route 0.587ns (28.769%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.585     1.529    forLoop_idx_0_567637216[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  forLoop_idx_0_567637216[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  forLoop_idx_0_567637216[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.746    forLoop_idx_0_567637216[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X64Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  forLoop_idx_0_567637216[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.843    forLoop_idx_0_567637216[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  forLoop_idx_0_567637216[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=24, routed)          0.459     2.347    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.570 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.570    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_753660060[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.489ns (73.053%)  route 0.549ns (26.947%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.535    forLoop_idx_0_753660060[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_753660060[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_753660060[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.771    forLoop_idx_0_753660060[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  forLoop_idx_0_753660060[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.868    forLoop_idx_0_753660060[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.913 r  forLoop_idx_0_753660060[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.425     2.338    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.572 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.572    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.440ns (67.102%)  route 0.706ns (32.898%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 f  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=16, routed)          0.204     1.907    display/D_pixel_idx_q_reg_n_0_[6]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.952 r  display/mataddr_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.502     2.454    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.684 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.684    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.414ns (64.787%)  route 0.769ns (35.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.561     1.505    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.633 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.769     2.401    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.688 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.688    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_567637216[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 1.488ns (27.216%)  route 3.978ns (72.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.978     5.466    forLoop_idx_0_567637216[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y74         FDRE                                         r  forLoop_idx_0_567637216[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.491     4.895    forLoop_idx_0_567637216[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  forLoop_idx_0_567637216[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_567637216[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.447ns  (logic 1.502ns (27.582%)  route 3.944ns (72.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.944     5.447    forLoop_idx_0_567637216[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y74         FDRE                                         r  forLoop_idx_0_567637216[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.491     4.895    forLoop_idx_0_567637216[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  forLoop_idx_0_567637216[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_567637216[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.208ns  (logic 1.500ns (28.801%)  route 3.708ns (71.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.708     5.208    forLoop_idx_0_567637216[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_567637216[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.504     4.908    forLoop_idx_0_567637216[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_567637216[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_567637216[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.930ns  (logic 1.490ns (30.220%)  route 3.440ns (69.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.440     4.930    forLoop_idx_0_567637216[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_567637216[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.504     4.908    forLoop_idx_0_567637216[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_567637216[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.378ns  (logic 1.496ns (34.161%)  route 2.882ns (65.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.882     4.378    reset_cond/AS[0]
    SLICE_X40Y54         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.437     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y54         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.378ns  (logic 1.496ns (34.161%)  route 2.882ns (65.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.882     4.378    reset_cond/AS[0]
    SLICE_X40Y54         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.437     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.378ns  (logic 1.496ns (34.161%)  route 2.882ns (65.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.882     4.378    reset_cond/AS[0]
    SLICE_X40Y54         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.437     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.378ns  (logic 1.496ns (34.161%)  route 2.882ns (65.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.882     4.378    reset_cond/AS[0]
    SLICE_X40Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.437     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.378ns  (logic 1.496ns (34.161%)  route 2.882ns (65.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.882     4.378    reset_cond/AS[0]
    SLICE_X40Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.437     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.099ns  (logic 1.493ns (48.185%)  route 1.606ns (51.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.606     3.099    cond_butt_next_play/sync/D[0]
    SLICE_X64Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.501     4.905    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_753660060[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.230ns (40.439%)  route 0.339ns (59.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.339     0.569    forLoop_idx_0_753660060[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_753660060[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.855     2.045    forLoop_idx_0_753660060[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_753660060[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_753660060[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.236ns (34.960%)  route 0.439ns (65.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.439     0.675    forLoop_idx_0_753660060[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_753660060[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.861     2.051    forLoop_idx_0_753660060[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_753660060[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.261ns (28.105%)  route 0.668ns (71.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.668     0.929    cond_butt_next_play/sync/D[0]
    SLICE_X64Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.855     2.045    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.263ns (16.737%)  route 1.309ns (83.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.309     1.573    reset_cond/AS[0]
    SLICE_X40Y54         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.831     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y54         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.263ns (16.737%)  route 1.309ns (83.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.309     1.573    reset_cond/AS[0]
    SLICE_X40Y54         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.831     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.263ns (16.737%)  route 1.309ns (83.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.309     1.573    reset_cond/AS[0]
    SLICE_X40Y54         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.831     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.263ns (16.737%)  route 1.309ns (83.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.309     1.573    reset_cond/AS[0]
    SLICE_X40Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.831     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.263ns (16.737%)  route 1.309ns (83.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.309     1.573    reset_cond/AS[0]
    SLICE_X40Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.831     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_567637216[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.257ns (14.112%)  route 1.567ns (85.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.567     1.824    forLoop_idx_0_567637216[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_567637216[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.858     2.047    forLoop_idx_0_567637216[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_567637216[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_567637216[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.268ns (13.294%)  route 1.745ns (86.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.745     2.013    forLoop_idx_0_567637216[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_567637216[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.858     2.047    forLoop_idx_0_567637216[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_567637216[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





