//===edmp_dataMem_ram_selftest_t===
#define EDMP_ram_selftest_dataMem	0x0
#define EDMP_ram_selftest_dataMem_size	0x100
#define EDMP_ram_selftest_otpData	0x0
#define EDMP_ram_selftest_otpData_size	0x26
#define EDMP_ram_selftest_otpData_gyro_x_str_ft	0x0
#define EDMP_ram_selftest_otpData_gyro_x_str_ft_size	0x2
#define EDMP_ram_selftest_otpData_gyro_y_str_ft	0x2
#define EDMP_ram_selftest_otpData_gyro_y_str_ft_size	0x2
#define EDMP_ram_selftest_otpData_gyro_z_str_ft	0x4
#define EDMP_ram_selftest_otpData_gyro_z_str_ft_size	0x2
#define EDMP_ram_selftest_otpData_gyro_x_cmos_gain_ft	0x6
#define EDMP_ram_selftest_otpData_gyro_x_cmos_gain_ft_size	0x2
#define EDMP_ram_selftest_otpData_gyro_y_cmos_gain_ft	0x8
#define EDMP_ram_selftest_otpData_gyro_y_cmos_gain_ft_size	0x2
#define EDMP_ram_selftest_otpData_gyro_z_cmos_gain_ft	0xA
#define EDMP_ram_selftest_otpData_gyro_z_cmos_gain_ft_size	0x2
#define EDMP_ram_selftest_otpData_accel_x_str_ft	0xC
#define EDMP_ram_selftest_otpData_accel_x_str_ft_size	0x2
#define EDMP_ram_selftest_otpData_accel_y_str_ft	0xE
#define EDMP_ram_selftest_otpData_accel_y_str_ft_size	0x2
#define EDMP_ram_selftest_otpData_accel_z_str_ft	0x10
#define EDMP_ram_selftest_otpData_accel_z_str_ft_size	0x2
#define EDMP_ram_selftest_otpData_accel_x_sc_nout_ft	0x12
#define EDMP_ram_selftest_otpData_accel_x_sc_nout_ft_size	0x2
#define EDMP_ram_selftest_otpData_accel_y_sc_nout_ft	0x14
#define EDMP_ram_selftest_otpData_accel_y_sc_nout_ft_size	0x2
#define EDMP_ram_selftest_otpData_accel_z_sc_nout_ft	0x16
#define EDMP_ram_selftest_otpData_accel_z_sc_nout_ft_size	0x2
#define EDMP_ram_selftest_otpData_self_cal_ft_ver	0x18
#define EDMP_ram_selftest_otpData_self_cal_ft_ver_size	0x1
#define EDMP_ram_selftest_otpData_manu_id	0x19
#define EDMP_ram_selftest_otpData_manu_id_size	0x1
#define EDMP_ram_selftest_otpData_chip_id	0x1A
#define EDMP_ram_selftest_otpData_chip_id_size	0x1
#define EDMP_ram_selftest_otpData_rev_id	0x1B
#define EDMP_ram_selftest_otpData_rev_id_size	0x1
#define EDMP_ram_selftest_otpData_asic_wafer_id	0x1C
#define EDMP_ram_selftest_otpData_asic_wafer_id_size	0x1
#define EDMP_ram_selftest_otpData_asic_die_id_0	0x1D
#define EDMP_ram_selftest_otpData_asic_die_id_0_size	0x1
#define EDMP_ram_selftest_otpData_asic_die_id_1	0x1E
#define EDMP_ram_selftest_otpData_asic_die_id_1_size	0x1
#define EDMP_ram_selftest_otpData_mems_wafer_id	0x1F
#define EDMP_ram_selftest_otpData_mems_wafer_id_size	0x1
#define EDMP_ram_selftest_otpData_mems_die_id_0	0x20
#define EDMP_ram_selftest_otpData_mems_die_id_0_size	0x1
#define EDMP_ram_selftest_otpData_mems_die_id_1	0x21
#define EDMP_ram_selftest_otpData_mems_die_id_1_size	0x1
#define EDMP_ram_selftest_otpData_sw_rcosc_trim	0x22
#define EDMP_ram_selftest_otpData_sw_rcosc_trim_size	0x1
#define EDMP_ram_selftest_otpData_sw_pll_trim	0x23
#define EDMP_ram_selftest_otpData_sw_pll_trim_size	0x1
#define EDMP_ram_selftest_otpData_sa_key_last_byte	0x24
#define EDMP_ram_selftest_otpData_sa_key_last_byte_size	0x1
#define EDMP_ram_selftest_debugVars	0x28
#define EDMP_ram_selftest_debugVars_0	0x28
#define EDMP_ram_selftest_debugVars_1	0x2C
#define EDMP_ram_selftest_debugVars_2	0x30
#define EDMP_ram_selftest_debugVars_0_size	0x4
#define EDMP_ram_selftest_debugVars_size	0xC
#define EDMP_ram_selftest_state	0x34
#define EDMP_ram_selftest_state_size	0xC8
#define EDMP_ram_selftest_state_configParams	0x34
#define EDMP_ram_selftest_state_configParams_size	0x4
#define EDMP_ram_selftest_state_results	0x38
#define EDMP_ram_selftest_state_results_size	0x4
#define EDMP_ram_selftest_state_accel_measurent	0x3C
#define EDMP_ram_selftest_state_accel_measurent_0	0x3C
#define EDMP_ram_selftest_state_accel_measurent_1	0x40
#define EDMP_ram_selftest_state_accel_measurent_2	0x44
#define EDMP_ram_selftest_state_accel_measurent_0_size	0x4
#define EDMP_ram_selftest_state_accel_measurent_size	0xC
#define EDMP_ram_selftest_state_gyro_measurent	0x48
#define EDMP_ram_selftest_state_gyro_measurent_0	0x48
#define EDMP_ram_selftest_state_gyro_measurent_1	0x4C
#define EDMP_ram_selftest_state_gyro_measurent_2	0x50
#define EDMP_ram_selftest_state_gyro_measurent_0_size	0x4
#define EDMP_ram_selftest_state_gyro_measurent_size	0xC
#define EDMP_ram_selftest_state_accelData	0x54
#define EDMP_ram_selftest_state_accelData_0	0x54
#define EDMP_ram_selftest_state_accelData_1	0x58
#define EDMP_ram_selftest_state_accelData_2	0x5C
#define EDMP_ram_selftest_state_accelData_0_size	0x4
#define EDMP_ram_selftest_state_accelData_size	0xC
#define EDMP_ram_selftest_state_gyroData	0x60
#define EDMP_ram_selftest_state_gyroData_0	0x60
#define EDMP_ram_selftest_state_gyroData_1	0x64
#define EDMP_ram_selftest_state_gyroData_2	0x68
#define EDMP_ram_selftest_state_gyroData_0_size	0x4
#define EDMP_ram_selftest_state_gyroData_size	0xC
#define EDMP_ram_selftest_state_sample_numb	0x6C
#define EDMP_ram_selftest_state_sample_numb_size	0x4
#define EDMP_ram_selftest_state_rShiftToAverage	0x70
#define EDMP_ram_selftest_state_rShiftToAverage_size	0x4
#define EDMP_ram_selftest_state_test_threshold_accel	0x74
#define EDMP_ram_selftest_state_test_threshold_accel_size	0x4
#define EDMP_ram_selftest_state_test_threshold_gyro	0x78
#define EDMP_ram_selftest_state_test_threshold_gyro_size	0x4
#define EDMP_ram_selftest_state_interrupt_count	0x7C
#define EDMP_ram_selftest_state_interrupt_count_size	0x4
#define EDMP_ram_selftest_state_phase	0x80
#define EDMP_ram_selftest_state_phase_size	0x4
#define EDMP_ram_selftest_state_sample_count_accel	0x84
#define EDMP_ram_selftest_state_sample_count_accel_size	0x4
#define EDMP_ram_selftest_state_sample_count_gyro	0x88
#define EDMP_ram_selftest_state_sample_count_gyro_size	0x4
#define EDMP_ram_selftest_state_accel_out_phase1	0x8C
#define EDMP_ram_selftest_state_accel_out_phase1_0	0x8C
#define EDMP_ram_selftest_state_accel_out_phase1_1	0x90
#define EDMP_ram_selftest_state_accel_out_phase1_2	0x94
#define EDMP_ram_selftest_state_accel_out_phase1_0_size	0x4
#define EDMP_ram_selftest_state_accel_out_phase1_size	0xC
#define EDMP_ram_selftest_state_accel_out_phase2	0x98
#define EDMP_ram_selftest_state_accel_out_phase2_0	0x98
#define EDMP_ram_selftest_state_accel_out_phase2_1	0x9C
#define EDMP_ram_selftest_state_accel_out_phase2_2	0xA0
#define EDMP_ram_selftest_state_accel_out_phase2_0_size	0x4
#define EDMP_ram_selftest_state_accel_out_phase2_size	0xC
#define EDMP_ram_selftest_state_accel_accumulated	0xA8
#define EDMP_ram_selftest_state_accel_accumulated_0	0xA8
#define EDMP_ram_selftest_state_accel_accumulated_1	0xB0
#define EDMP_ram_selftest_state_accel_accumulated_2	0xB8
#define EDMP_ram_selftest_state_accel_accumulated_0_size	0x8
#define EDMP_ram_selftest_state_accel_accumulated_size	0x18
#define EDMP_ram_selftest_state_gyro_out_phase1	0xC0
#define EDMP_ram_selftest_state_gyro_out_phase1_0	0xC0
#define EDMP_ram_selftest_state_gyro_out_phase1_1	0xC4
#define EDMP_ram_selftest_state_gyro_out_phase1_2	0xC8
#define EDMP_ram_selftest_state_gyro_out_phase1_0_size	0x4
#define EDMP_ram_selftest_state_gyro_out_phase1_size	0xC
#define EDMP_ram_selftest_state_gyro_out_phase2	0xCC
#define EDMP_ram_selftest_state_gyro_out_phase2_0	0xCC
#define EDMP_ram_selftest_state_gyro_out_phase2_1	0xD0
#define EDMP_ram_selftest_state_gyro_out_phase2_2	0xD4
#define EDMP_ram_selftest_state_gyro_out_phase2_0_size	0x4
#define EDMP_ram_selftest_state_gyro_out_phase2_size	0xC
#define EDMP_ram_selftest_state_gyro_accumulated	0xD8
#define EDMP_ram_selftest_state_gyro_accumulated_0	0xD8
#define EDMP_ram_selftest_state_gyro_accumulated_1	0xE0
#define EDMP_ram_selftest_state_gyro_accumulated_2	0xE8
#define EDMP_ram_selftest_state_gyro_accumulated_0_size	0x8
#define EDMP_ram_selftest_state_gyro_accumulated_size	0x18
#define EDMP_ram_selftest_state_edmp_odr_reg_val	0xF0
#define EDMP_ram_selftest_state_edmp_odr_reg_val_size	0x1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy	0xF1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_size	0x6
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_mode_reg_val	0xF1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_mode_reg_val_size	0x1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_odr_reg_val	0xF2
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_odr_reg_val_size	0x1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_lpf_bypass_reg_val	0xF3
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_lpf_bypass_reg_val_size	0x1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_ui_lpfbw_sel_reg_val	0xF3
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_ui_lpfbw_sel_reg_val_size	0x1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_x_tmid_gain_reg_val	0xF4
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_x_tmid_gain_reg_val_size	0x1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_x_tmid_off_reg_val	0xF4
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_x_tmid_off_reg_val_size	0x1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_y_tmid_gain_reg_val	0xF5
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_y_tmid_gain_reg_val_size	0x1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_y_tmid_off_reg_val	0xF5
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_y_tmid_off_reg_val_size	0x1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_z_tmid_gain_reg_val	0xF6
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_z_tmid_gain_reg_val_size	0x1
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_z_tmid_off_reg_val	0xF6
#define EDMP_ram_selftest_state_accel_datapath_settings_cpy_accel_z_tmid_off_reg_val_size	0x1
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy	0xF7
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_size	0x7
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_mode_reg_val	0xF7
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_mode_reg_val_size	0x1
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_odr_reg_val	0xF8
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_odr_reg_val_size	0x1
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_afsr_mode_reg_val	0xF9
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_afsr_mode_reg_val_size	0x1
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_lpf_bypass_reg_val	0xFA
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_lpf_bypass_reg_val_size	0x1
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_ui_lpfbw_sel_reg_val	0xFA
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_ui_lpfbw_sel_reg_val_size	0x1
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_x_tmid_gain_reg_val	0xFB
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_x_tmid_gain_reg_val_size	0x1
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_x_tmid_off_reg_val	0xFB
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_x_tmid_off_reg_val_size	0x1
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_y_tmid_gain_reg_val	0xFC
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_y_tmid_gain_reg_val_size	0x1
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_y_tmid_off_reg_val	0xFC
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_y_tmid_off_reg_val_size	0x1
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_z_tmid_gain_reg_val	0xFD
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_z_tmid_gain_reg_val_size	0x1
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_z_tmid_off_reg_val	0xFD
#define EDMP_ram_selftest_state_gyro_datapath_settings_cpy_gyro_z_tmid_off_reg_val_size	0x1
#define EDMP_ram_selftest_state_edmp_host_int_reg2	0xFE
#define EDMP_ram_selftest_state_edmp_host_int_reg2_size	0x1
