/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az223-226
+ date
Tue Mar  9 20:39:46 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1615322386
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[19908,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az223-226

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 09 2021 (20:31:46)
Run date:          Mar 09 2021 (20:39:46+0000)
Run host:          fv-az223-226.5wznskyma4iedgcaete5feazze.cx.internal.cloudapp.net (pid=6393)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az223-226
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=8529c10b-30ff-b24a-b023-02b8807aadf1, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42~18.04.1-Ubuntu SMP Mon Feb 8 19:05:32 UTC 2021", HostName=fv-az223-226, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00349035 sec
      iterations=10000000... time=0.0316525 sec
      iterations=100000000... time=0.316153 sec
      iterations=300000000... time=0.969603 sec
      iterations=600000000... time=1.8977 sec
      iterations=600000000... time=1.43847 sec
      result: 2.61307 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00362056 sec
      iterations=10000000... time=0.0346046 sec
      iterations=100000000... time=0.349451 sec
      iterations=300000000... time=1.05118 sec
      result: 9.13262 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00201649 sec
      iterations=10000000... time=0.0204947 sec
      iterations=100000000... time=0.198991 sec
      iterations=600000000... time=1.17442 sec
      result: 8.17428 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.438468 sec
      iterations=3... time=1.34013 sec
      result: 2.40367 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149406 sec
      iterations=10000... time=0.00148396 sec
      iterations=100000... time=0.0152776 sec
      iterations=1000000... time=0.15635 sec
      iterations=7000000... time=1.12737 sec
      result: 1.61053 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000496021 sec
      iterations=10000... time=0.0046815 sec
      iterations=100000... time=0.0473658 sec
      iterations=1000000... time=0.479015 sec
      iterations=2000000... time=0.941109 sec
      iterations=4000000... time=1.91366 sec
      result: 4.78416 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.00866777 sec
      iterations=10000... time=0.0636416 sec
      iterations=100000... time=0.786907 sec
      iterations=200000... time=1.48392 sec
      result: 74.1958 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0111466 sec
      iterations=10000... time=0.105051 sec
      iterations=100000... time=1.09558 sec
      result: 109.558 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=5.2502e-05 sec
      iterations=1000... time=0.000294012 sec
      iterations=10000... time=0.00302053 sec
      iterations=100000... time=0.0321139 sec
      iterations=1000000... time=0.312078 sec
      iterations=4000000... time=1.25766 sec
      result: 78.1644 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.4e-06 sec
      iterations=10... time=4.4401e-05 sec
      iterations=100... time=0.000429718 sec
      iterations=1000... time=0.00487321 sec
      iterations=10000... time=0.0513365 sec
      iterations=100000... time=0.466924 sec
      iterations=200000... time=0.924299 sec
      iterations=400000... time=1.82187 sec
      result: 43.1661 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00122005 sec
      iterations=10... time=0.0106563 sec
      iterations=100... time=0.120423 sec
      iterations=900... time=1.11305 sec
      result: 19.077 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.11038 sec
      iterations=10... time=1.04673 sec
      result: 10.2581 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.301e-06 sec
      iterations=10000... time=3.0801e-05 sec
      iterations=100000... time=0.000297712 sec
      iterations=1000000... time=0.00303313 sec
      iterations=10000000... time=0.0324263 sec
      iterations=100000000... time=0.315917 sec
      iterations=300000000... time=0.962813 sec
      iterations=600000000... time=1.89539 sec
      result: 0.394872 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.0701e-05 sec
      iterations=10000... time=0.000180907 sec
      iterations=100000... time=0.00186188 sec
      iterations=1000000... time=0.0186195 sec
      iterations=10000000... time=0.195655 sec
      iterations=60000000... time=1.18663 sec
      result: 2.47214 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=3.6302e-05 sec
      iterations=10000... time=0.000297313 sec
      iterations=100000... time=0.00301373 sec
      iterations=1000000... time=0.0365939 sec
      iterations=10000000... time=0.425314 sec
      iterations=30000000... time=1.32967 sec
      result: 5.54028 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000262811 sec
      iterations=10000... time=0.00158487 sec
      iterations=100000... time=0.0137494 sec
      iterations=1000000... time=0.144226 sec
      iterations=8000000... time=1.17493 sec
      result: 18.3582 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=6.2e-06 sec
      iterations=100... time=6.0303e-05 sec
      iterations=1000... time=0.000601526 sec
      iterations=10000... time=0.00603906 sec
      iterations=100000... time=0.0617909 sec
      iterations=1000000... time=0.643719 sec
      iterations=2000000... time=1.30456 sec
      result: 37.677 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.2e-06 sec
      iterations=10... time=8.2803e-05 sec
      iterations=100... time=0.00093364 sec
      iterations=1000... time=0.00845246 sec
      iterations=10000... time=0.0876765 sec
      iterations=100000... time=0.897339 sec
      iterations=200000... time=1.73262 sec
      result: 22.6948 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00319403 sec
      iterations=10... time=0.0157359 sec
      iterations=100... time=0.144788 sec
      iterations=800... time=1.23056 sec
      result: 15.338 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.177884 sec
      iterations=6... time=1.11748 sec
      result: 5.76516 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0744614 sec
      iterations=10... time=0.734681 sec
      iterations=20... time=1.5092 sec
      result: 14.2293 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.5402e-05 sec
      iterations=10... time=0.000214509 sec
      iterations=100... time=0.00250731 sec
      iterations=1000... time=0.0221874 sec
      iterations=10000... time=0.23165 sec
      iterations=50000... time=1.13409 sec
      result: 0.0761848 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=5.5702e-05 sec
      iterations=10... time=0.000361715 sec
      iterations=100... time=0.00398427 sec
      iterations=1000... time=0.0386923 sec
      iterations=10000... time=0.399868 sec
      iterations=30000... time=1.17573 sec
      result: 0.310454 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00433608 sec
      iterations=10... time=0.0445528 sec
      iterations=100... time=0.448014 sec
      iterations=200... time=0.897687 sec
      iterations=400... time=1.80475 sec
      result: 0.328366 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.189774 sec
      iterations=6... time=1.12987 sec
      result: 0.355386 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00301933 sec
      iterations=10000000... time=0.0306733 sec
      iterations=100000000... time=0.317636 sec
      iterations=300000000... time=0.965123 sec
      iterations=600000000... time=1.91085 sec
      iterations=600000000... time=1.43305 sec
      result: 2.51152 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00334664 sec
      iterations=10000000... time=0.0341441 sec
      iterations=100000000... time=0.343702 sec
      iterations=300000000... time=1.04294 sec
      result: 9.20471 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187318 sec
      iterations=10000000... time=0.0192196 sec
      iterations=100000000... time=0.198183 sec
      iterations=600000000... time=1.19698 sec
      result: 8.02019 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.234457 sec
      iterations=5... time=1.15608 sec
      result: 4.64388 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149607 sec
      iterations=10000... time=0.00152836 sec
      iterations=100000... time=0.0179694 sec
      iterations=1000000... time=0.157166 sec
      iterations=7000000... time=1.12324 sec
      result: 1.60463 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000503321 sec
      iterations=10000... time=0.0049175 sec
      iterations=100000... time=0.049256 sec
      iterations=1000000... time=0.500147 sec
      iterations=2000000... time=0.983645 sec
      iterations=4000000... time=1.99682 sec
      result: 4.99205 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.00621781 sec
      iterations=10000... time=0.0483359 sec
      iterations=100000... time=0.537172 sec
      iterations=200000... time=1.11691 sec
      result: 55.8457 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.010626 sec
      iterations=10000... time=0.101317 sec
      iterations=100000... time=1.09284 sec
      result: 109.284 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.5e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=2.9802e-05 sec
      iterations=1000... time=0.000323963 sec
      iterations=10000... time=0.00313618 sec
      iterations=100000... time=0.0336577 sec
      iterations=1000000... time=0.330065 sec
      iterations=3000000... time=0.957387 sec
      iterations=6000000... time=1.92811 sec
      result: 76.4769 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.45e-06 sec
      iterations=10... time=4.6652e-05 sec
      iterations=100... time=0.000504771 sec
      iterations=1000... time=0.00495116 sec
      iterations=10000... time=0.0490072 sec
      iterations=100000... time=0.481268 sec
      iterations=200000... time=0.978366 sec
      iterations=400000... time=1.91325 sec
      result: 41.1046 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00133055 sec
      iterations=10... time=0.00984841 sec
      iterations=100... time=0.111794 sec
      iterations=1000... time=1.19013 sec
      result: 19.8239 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.114735 sec
      iterations=10... time=1.12607 sec
      result: 9.5353 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.35e-06 sec
      iterations=10000... time=3.0251e-05 sec
      iterations=100000... time=0.000822084 sec
      iterations=1000000... time=0.00328004 sec
      iterations=10000000... time=0.0323234 sec
      iterations=100000000... time=0.320389 sec
      iterations=300000000... time=0.945786 sec
      iterations=600000000... time=1.90098 sec
      result: 0.396037 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.0651e-05 sec
      iterations=10000... time=0.000179958 sec
      iterations=100000... time=0.00187793 sec
      iterations=1000000... time=0.0207546 sec
      iterations=10000000... time=0.196969 sec
      iterations=60000000... time=1.16767 sec
      result: 2.43264 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=5.97025e-05 sec
      iterations=10000... time=0.000435718 sec
      iterations=100000... time=0.00433643 sec
      iterations=1000000... time=0.0451418 sec
      iterations=10000000... time=0.418969 sec
      iterations=30000000... time=1.26422 sec
      result: 5.2676 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000281211 sec
      iterations=10000... time=0.00187008 sec
      iterations=100000... time=0.0169111 sec
      iterations=1000000... time=0.172597 sec
      iterations=6000000... time=1.0618 sec
      result: 22.1208 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.1005e-06 sec
      iterations=10... time=5.051e-06 sec
      iterations=100... time=4.4852e-05 sec
      iterations=1000... time=0.000450619 sec
      iterations=10000... time=0.00445903 sec
      iterations=100000... time=0.0463306 sec
      iterations=1000000... time=0.473397 sec
      iterations=2000000... time=0.955402 sec
      iterations=4000000... time=1.88622 sec
      result: 52.1169 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.951e-06 sec
      iterations=10... time=7.9604e-05 sec
      iterations=100... time=0.000880336 sec
      iterations=1000... time=0.00955894 sec
      iterations=10000... time=0.0876895 sec
      iterations=100000... time=0.879318 sec
      iterations=200000... time=1.72721 sec
      result: 22.766 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00200848 sec
      iterations=10... time=0.0201155 sec
      iterations=100... time=0.221996 sec
      iterations=500... time=1.03226 sec
      result: 11.4279 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.171078 sec
      iterations=6... time=1.01786 sec
      result: 6.32943 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.113409 sec
      iterations=10... time=1.13383 sec
      result: 9.47005 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6.1e-06 sec
      iterations=10... time=2.7401e-05 sec
      iterations=100... time=0.000270411 sec
      iterations=1000... time=0.00309128 sec
      iterations=10000... time=0.0254385 sec
      iterations=100000... time=0.267064 sec
      iterations=400000... time=1.07635 sec
      result: 0.270915 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.49005e-05 sec
      iterations=10... time=0.000119855 sec
      iterations=100... time=0.00118725 sec
      iterations=1000... time=0.0119692 sec
      iterations=10000... time=0.127945 sec
      iterations=90000... time=1.15353 sec
      result: 0.45502 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.0011089 sec
      iterations=10... time=0.0127398 sec
      iterations=100... time=0.110681 sec
      iterations=1000... time=1.13585 sec
      result: 1.30435 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0458416 sec
      iterations=10... time=0.475155 sec
      iterations=20... time=0.943704 sec
      iterations=40... time=1.91151 sec
      result: 1.40043 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Mar  9 20:42:03 UTC 2021
+ echo Done.
Done.
  Elapsed time: 137.2 s
