Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 24 09:40:56 2019
| Host         : DESKTOP-drs running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_Output_Disp_timing_summary_routed.rpt -pb HDMI_Output_Disp_timing_summary_routed.pb -rpx HDMI_Output_Disp_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_Output_Disp
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.315      -37.518                     30                  305        0.058        0.000                      0                  305       -0.196       -0.196                       1                   214  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
hdmi_disp_inst/U0/PixelClk     {0.000 3.030}        6.060           165.016         
  CLKFBIN_2                    {0.000 3.030}        6.060           165.016         
  PixelClkIO_2                 {0.000 3.030}        6.060           165.016         
  SerialClkIO_2                {0.000 0.606}        1.212           825.082         
  hdmi_disp_inst/U0/SerialClk  {0.000 0.606}        1.212           825.082         
sysclk_p                       {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0           {0.000 2.500}        5.000           200.000         
video_pll_inst/inst/clk_in1    {0.000 4.000}        8.000           125.000         
  clk_out1_video_pll_1         {0.000 6.733}        13.467          74.256          
  clkfbout_video_pll_1         {0.000 28.000}       56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hdmi_disp_inst/U0/PixelClk         3.566        0.000                      0                  142        0.113        0.000                      0                  142        1.530        0.000                       0                   134  
  CLKFBIN_2                                                                                                                                                                    4.989        0.000                       0                     2  
  PixelClkIO_2                                                                                                                                                                 4.652        0.000                       0                    10  
  SerialClkIO_2                                                                                                                                                               -0.196       -0.196                       1                    10  
sysclk_p                                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                           6.591        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                           3.592        0.000                       0                     3  
video_pll_inst/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_video_pll_1            10.582        0.000                      0                   91        0.175        0.000                      0                   91        6.333        0.000                       0                    48  
  clkfbout_video_pll_1                                                                                                                                                        44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_video_pll_1        hdmi_disp_inst/U0/PixelClk       -1.315      -37.518                     30                   30        0.132        0.000                      0                   30  
hdmi_disp_inst/U0/PixelClk  PixelClkIO_2                      1.837        0.000                      0                   38        0.058        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           hdmi_disp_inst/U0/PixelClk  hdmi_disp_inst/U0/PixelClk        5.071        0.000                      0                    4        0.375        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hdmi_disp_inst/U0/PixelClk
  To Clock:  hdmi_disp_inst/U0/PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        3.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.518ns (21.494%)  route 1.892ns (78.506%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 7.792 - 6.060 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X5Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.204     2.075 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.751     2.826    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I3_O)        0.134     2.960 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.479     3.440    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.137     3.577 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1/O
                         net (fo=7, routed)           0.332     3.908    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.043     3.951 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.330     4.281    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X2Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.732     7.792    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X2Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.092     7.884    
                         clock uncertainty           -0.035     7.849    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)       -0.002     7.847    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.518ns (22.372%)  route 1.797ns (77.628%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 7.792 - 6.060 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X5Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.204     2.075 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.751     2.826    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I3_O)        0.134     2.960 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.481     3.442    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X2Y44          LUT4 (Prop_lut4_I1_O)        0.137     3.579 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           0.565     4.143    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.043     4.186 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.186    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[2]_i_1__0_n_0
    SLICE_X3Y47          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.732     7.792    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X3Y47          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
                         clock pessimism              0.092     7.884    
                         clock uncertainty           -0.035     7.849    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.034     7.883    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.518ns (22.420%)  route 1.792ns (77.580%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 7.792 - 6.060 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X5Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.204     2.075 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.751     2.826    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I3_O)        0.134     2.960 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.481     3.442    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X2Y44          LUT4 (Prop_lut4_I1_O)        0.137     3.579 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           0.560     4.138    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.043     4.181 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.181    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[1]_i_1__0_n_0
    SLICE_X3Y47          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.732     7.792    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X3Y47          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
                         clock pessimism              0.092     7.884    
                         clock uncertainty           -0.035     7.849    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.034     7.883    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -4.181    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.518ns (23.371%)  route 1.698ns (76.629%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 7.792 - 6.060 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X5Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.204     2.075 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.751     2.826    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I3_O)        0.134     2.960 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.481     3.442    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X2Y44          LUT4 (Prop_lut4_I1_O)        0.137     3.579 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           0.466     4.044    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.043     4.087 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.087    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2[1]_i_1__0_n_0
    SLICE_X3Y47          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.732     7.792    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X3Y47          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                         clock pessimism              0.092     7.884    
                         clock uncertainty           -0.035     7.849    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.034     7.883    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.479ns (23.052%)  route 1.599ns (76.948%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 7.792 - 6.060 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X5Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.204     2.075 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.751     2.826    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I3_O)        0.134     2.960 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.481     3.442    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X2Y44          LUT3 (Prop_lut3_I1_O)        0.141     3.583 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[5]_i_1__0/O
                         net (fo=1, routed)           0.366     3.949    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[5]_i_1__0_n_0
    SLICE_X3Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.732     7.792    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X3Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
                         clock pessimism              0.092     7.884    
                         clock uncertainty           -0.035     7.849    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)       -0.099     7.750    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]
  -------------------------------------------------------------------
                         required time                          7.750    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.518ns (23.630%)  route 1.674ns (76.370%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 7.792 - 6.060 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X5Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.204     2.075 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.751     2.826    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I3_O)        0.134     2.960 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.479     3.440    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.137     3.577 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1/O
                         net (fo=7, routed)           0.443     4.020    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I3_O)        0.043     4.063 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.063    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1_n_0
    SLICE_X3Y47          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.732     7.792    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X3Y47          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.092     7.884    
                         clock uncertainty           -0.035     7.849    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.033     7.882    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.518ns (23.559%)  route 1.681ns (76.441%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 7.791 - 6.060 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X5Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.204     2.075 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.751     2.826    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I3_O)        0.134     2.960 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.479     3.440    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.137     3.577 f  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1/O
                         net (fo=7, routed)           0.450     4.027    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I2_O)        0.043     4.070 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.070    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0_n_0
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731     7.791    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.115     7.906    
                         clock uncertainty           -0.035     7.871    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.034     7.905    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.602ns (28.069%)  route 1.543ns (71.931%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 7.790 - 6.060 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.204     2.075 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.568     2.643    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.128     2.771 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.387     3.158    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.136     3.294 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.588     3.882    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.134     4.016 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000     4.016    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/minusOp[1]
    SLICE_X2Y41          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.730     7.790    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y41          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
                         clock pessimism              0.092     7.882    
                         clock uncertainty           -0.035     7.847    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)        0.064     7.911    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.602ns (28.056%)  route 1.544ns (71.944%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 7.790 - 6.060 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.204     2.075 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.568     2.643    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.128     2.771 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.387     3.158    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.136     3.294 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.589     3.883    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.134     4.017 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.017    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]_i_1__0_n_0
    SLICE_X2Y41          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.730     7.790    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y41          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.092     7.882    
                         clock uncertainty           -0.035     7.847    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)        0.065     7.912    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.602ns (28.590%)  route 1.504ns (71.410%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 7.790 - 6.060 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.204     2.075 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.568     2.643    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.128     2.771 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.387     3.158    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.136     3.294 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.549     3.843    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.134     3.977 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000     3.977    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_1[1]
    SLICE_X3Y41          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.730     7.790    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X3Y41          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                         clock pessimism              0.092     7.882    
                         clock uncertainty           -0.035     7.847    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.033     7.880    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                  3.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.625     0.625    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X0Y150         FDRE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.100     0.725 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060     0.785    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y150         FDRE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.825     0.825    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X0Y150         FDRE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.200     0.625    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.047     0.672    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.729     0.729    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y50          FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDPE (Prop_fdpe_C_Q)         0.100     0.829 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060     0.889    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y50          FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.969     0.969    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y50          FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.240     0.729    
    SLICE_X0Y50          FDPE (Hold_fdpe_C_D)         0.047     0.776    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.625     0.625    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y151         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDPE (Prop_fdpe_C_Q)         0.118     0.743 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     0.798    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X2Y151         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.825     0.825    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y151         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.200     0.625    
    SLICE_X2Y151         FDPE (Hold_fdpe_C_D)         0.042     0.667    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.786%)  route 0.114ns (47.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.777     0.777    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X3Y37          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.100     0.877 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=12, routed)          0.114     0.991    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.028     1.019 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.019    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X2Y37          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.036     1.036    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X2Y37          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.248     0.788    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.087     0.875    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.171ns (73.433%)  route 0.062ns (26.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.625     0.625    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDPE (Prop_fdpe_C_Q)         0.107     0.732 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.062     0.794    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X2Y150         LUT3 (Prop_lut3_I1_O)        0.064     0.858 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000     0.858    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.825     0.825    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.200     0.625    
    SLICE_X2Y150         FDPE (Hold_fdpe_C_D)         0.087     0.712    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.853%)  route 0.124ns (49.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.780     0.780    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X1Y46          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.100     0.880 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=9, routed)           0.124     1.004    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.028     1.032 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.032    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X2Y46          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.040     1.040    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X2Y46          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.246     0.794    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.087     0.881    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.146ns (61.426%)  route 0.092ns (38.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.779     0.779    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y40          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.118     0.897 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.092     0.989    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.028     1.017 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000     1.017    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X1Y40          FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.039     1.039    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X1Y40          FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.246     0.793    
    SLICE_X1Y40          FDSE (Hold_fdse_C_D)         0.061     0.854    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.406%)  route 0.093ns (50.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.625     0.625    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X0Y150         FDRE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.091     0.716 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.093     0.809    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.825     0.825    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.186     0.639    
    SLICE_X2Y150         FDPE (Hold_fdpe_C_D)         0.004     0.643    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.568%)  route 0.119ns (54.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.776     0.776    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X3Y36          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.100     0.876 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.119     0.995    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X1Y36          FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.035     1.035    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X1Y36          FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.246     0.789    
    SLICE_X1Y36          FDSE (Hold_fdse_C_D)         0.038     0.827    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.085%)  route 0.118ns (47.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.780     0.780    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X1Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.100     0.880 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.118     0.998    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X0Y44          LUT3 (Prop_lut3_I1_O)        0.028     1.026 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.026    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X0Y44          FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.040     1.040    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y44          FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.249     0.791    
    SLICE_X0Y44          FDSE (Hold_fdse_C_D)         0.060     0.851    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_disp_inst/U0/PixelClk
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_disp_inst/U0/PixelClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.060       4.989      MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDPE/C             n/a            0.750         6.060       5.310      SLICE_X2Y151     hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.750         6.060       5.310      SLICE_X0Y150     hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C             n/a            0.750         6.060       5.310      SLICE_X2Y150     hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.750         6.060       5.310      SLICE_X3Y44      hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.750         6.060       5.310      SLICE_X2Y40      hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         6.060       5.310      SLICE_X2Y41      hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.750         6.060       5.310      SLICE_X4Y45      hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.750         6.060       5.310      SLICE_X0Y43      hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.750         6.060       5.310      SLICE_X0Y44      hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         3.030       2.630      SLICE_X3Y37      hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         3.030       2.630      SLICE_X3Y36      hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         3.030       2.630      SLICE_X3Y37      hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         3.030       2.630      SLICE_X3Y36      hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         3.030       2.630      SLICE_X3Y38      hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         3.030       2.630      SLICE_X1Y36      hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.400         3.030       2.630      SLICE_X2Y36      hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         3.030       2.630      SLICE_X0Y37      hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDPE/C             n/a            0.350         3.030       2.680      SLICE_X2Y151     hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.350         3.030       2.680      SLICE_X2Y151     hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         3.030       2.680      SLICE_X0Y150     hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         3.030       2.680      SLICE_X0Y150     hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.350         3.030       2.680      SLICE_X2Y150     hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.350         3.030       2.680      SLICE_X2Y150     hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.350         3.030       2.680      SLICE_X2Y150     hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.350         3.030       2.680      SLICE_X2Y150     hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_2
  To Clock:  CLKFBIN_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_2
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.060       4.989      MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.060       4.989      MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.060       207.300    MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_2
  To Clock:  PixelClkIO_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_2
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         6.060       4.652      BUFGCTRL_X0Y0    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         6.060       4.811      OLOGIC_X0Y38     hdmi_disp_inst/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         6.060       4.811      OLOGIC_X0Y37     hdmi_disp_inst/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         6.060       4.811      OLOGIC_X0Y40     hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         6.060       4.811      OLOGIC_X0Y39     hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         6.060       4.811      OLOGIC_X0Y41     hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         6.060       4.811      OLOGIC_X0Y36     hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         6.060       4.811      OLOGIC_X0Y42     hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.249         6.060       4.811      OLOGIC_X0Y35     hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         6.060       4.989      MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.060       207.300    MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_2
  To Clock:  SerialClkIO_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.196ns,  Total Violation       -0.196ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_2
Waveform(ns):       { 0.000 0.606 }
Period(ns):         1.212
Sources:            { hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.212       -0.196     BUFGCTRL_X0Y1    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.212       0.141      MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.212       0.142      OLOGIC_X0Y38     hdmi_disp_inst/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.212       0.142      OLOGIC_X0Y37     hdmi_disp_inst/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.212       0.142      OLOGIC_X0Y40     hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.212       0.142      OLOGIC_X0Y39     hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.212       0.142      OLOGIC_X0Y41     hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.212       0.142      OLOGIC_X0Y36     hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.212       0.142      OLOGIC_X0Y42     hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.212       0.142      OLOGIC_X0Y35     hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.212       212.148    MMCME2_ADV_X0Y3  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y4    clk125m/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk125m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y3    clk125m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk125m/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  video_pll_inst/inst/clk_in1
  To Clock:  video_pll_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_pll_inst/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_pll_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll_1
  To Clock:  clk_out1_video_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       10.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.582ns  (required time - arrival time)
  Source:                 color_bar_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll_1 rise@13.467ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.345ns (14.129%)  route 2.097ns (85.871%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 15.143 - 13.467 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936     1.936    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.814     1.814    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.259     2.073 f  color_bar_inst/v_cnt_reg[4]/Q
                         net (fo=4, routed)           0.875     2.948    color_bar_inst/v_cnt_reg_n_0_[4]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.043     2.991 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.453     3.443    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.043     3.486 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.769     4.256    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  color_bar_inst/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.776    15.243    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    11.048 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    13.384    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.467 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.676    15.143    color_bar_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  color_bar_inst/v_cnt_reg[10]/C
                         clock pessimism              0.114    15.257    
                         clock uncertainty           -0.138    15.119    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.281    14.838    color_bar_inst/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 10.582    

Slack (MET) :             10.582ns  (required time - arrival time)
  Source:                 color_bar_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll_1 rise@13.467ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.345ns (14.129%)  route 2.097ns (85.871%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 15.143 - 13.467 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936     1.936    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.814     1.814    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.259     2.073 f  color_bar_inst/v_cnt_reg[4]/Q
                         net (fo=4, routed)           0.875     2.948    color_bar_inst/v_cnt_reg_n_0_[4]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.043     2.991 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.453     3.443    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.043     3.486 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.769     4.256    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  color_bar_inst/v_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.776    15.243    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    11.048 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    13.384    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.467 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.676    15.143    color_bar_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  color_bar_inst/v_cnt_reg[11]/C
                         clock pessimism              0.114    15.257    
                         clock uncertainty           -0.138    15.119    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.281    14.838    color_bar_inst/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 10.582    

Slack (MET) :             10.582ns  (required time - arrival time)
  Source:                 color_bar_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll_1 rise@13.467ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.345ns (14.129%)  route 2.097ns (85.871%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 15.143 - 13.467 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936     1.936    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.814     1.814    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.259     2.073 f  color_bar_inst/v_cnt_reg[4]/Q
                         net (fo=4, routed)           0.875     2.948    color_bar_inst/v_cnt_reg_n_0_[4]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.043     2.991 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.453     3.443    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.043     3.486 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.769     4.256    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  color_bar_inst/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.776    15.243    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    11.048 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    13.384    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.467 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.676    15.143    color_bar_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  color_bar_inst/v_cnt_reg[9]/C
                         clock pessimism              0.114    15.257    
                         clock uncertainty           -0.138    15.119    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.281    14.838    color_bar_inst/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 10.582    

Slack (MET) :             10.667ns  (required time - arrival time)
  Source:                 color_bar_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll_1 rise@13.467ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.345ns (14.641%)  route 2.011ns (85.359%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 15.142 - 13.467 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936     1.936    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.814     1.814    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.259     2.073 f  color_bar_inst/v_cnt_reg[4]/Q
                         net (fo=4, routed)           0.875     2.948    color_bar_inst/v_cnt_reg_n_0_[4]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.043     2.991 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.453     3.443    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.043     3.486 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.684     4.170    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  color_bar_inst/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.776    15.243    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    11.048 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    13.384    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.467 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.675    15.142    color_bar_inst/clk_out1
    SLICE_X8Y41          FDRE                                         r  color_bar_inst/v_cnt_reg[5]/C
                         clock pessimism              0.114    15.256    
                         clock uncertainty           -0.138    15.118    
    SLICE_X8Y41          FDRE (Setup_fdre_C_R)       -0.281    14.837    color_bar_inst/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 10.667    

Slack (MET) :             10.667ns  (required time - arrival time)
  Source:                 color_bar_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll_1 rise@13.467ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.345ns (14.641%)  route 2.011ns (85.359%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 15.142 - 13.467 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936     1.936    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.814     1.814    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.259     2.073 f  color_bar_inst/v_cnt_reg[4]/Q
                         net (fo=4, routed)           0.875     2.948    color_bar_inst/v_cnt_reg_n_0_[4]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.043     2.991 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.453     3.443    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.043     3.486 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.684     4.170    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  color_bar_inst/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.776    15.243    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    11.048 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    13.384    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.467 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.675    15.142    color_bar_inst/clk_out1
    SLICE_X8Y41          FDRE                                         r  color_bar_inst/v_cnt_reg[6]/C
                         clock pessimism              0.114    15.256    
                         clock uncertainty           -0.138    15.118    
    SLICE_X8Y41          FDRE (Setup_fdre_C_R)       -0.281    14.837    color_bar_inst/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 10.667    

Slack (MET) :             10.667ns  (required time - arrival time)
  Source:                 color_bar_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll_1 rise@13.467ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.345ns (14.641%)  route 2.011ns (85.359%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 15.142 - 13.467 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936     1.936    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.814     1.814    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.259     2.073 f  color_bar_inst/v_cnt_reg[4]/Q
                         net (fo=4, routed)           0.875     2.948    color_bar_inst/v_cnt_reg_n_0_[4]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.043     2.991 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.453     3.443    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.043     3.486 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.684     4.170    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  color_bar_inst/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.776    15.243    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    11.048 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    13.384    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.467 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.675    15.142    color_bar_inst/clk_out1
    SLICE_X8Y41          FDRE                                         r  color_bar_inst/v_cnt_reg[7]/C
                         clock pessimism              0.114    15.256    
                         clock uncertainty           -0.138    15.118    
    SLICE_X8Y41          FDRE (Setup_fdre_C_R)       -0.281    14.837    color_bar_inst/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 10.667    

Slack (MET) :             10.667ns  (required time - arrival time)
  Source:                 color_bar_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll_1 rise@13.467ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.345ns (14.641%)  route 2.011ns (85.359%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 15.142 - 13.467 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936     1.936    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.814     1.814    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.259     2.073 f  color_bar_inst/v_cnt_reg[4]/Q
                         net (fo=4, routed)           0.875     2.948    color_bar_inst/v_cnt_reg_n_0_[4]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.043     2.991 f  color_bar_inst/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.453     3.443    color_bar_inst/v_cnt[11]_i_6_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.043     3.486 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.684     4.170    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  color_bar_inst/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.776    15.243    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    11.048 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    13.384    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.467 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.675    15.142    color_bar_inst/clk_out1
    SLICE_X8Y41          FDRE                                         r  color_bar_inst/v_cnt_reg[8]/C
                         clock pessimism              0.114    15.256    
                         clock uncertainty           -0.138    15.118    
    SLICE_X8Y41          FDRE (Setup_fdre_C_R)       -0.281    14.837    color_bar_inst/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 10.667    

Slack (MET) :             10.768ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll_1 rise@13.467ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.345ns (15.850%)  route 1.832ns (84.150%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 15.142 - 13.467 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936     1.936    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    color_bar_inst/clk_out1
    SLICE_X6Y46          FDRE                                         r  color_bar_inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.259     2.130 f  color_bar_inst/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.766     2.896    color_bar_inst/h_cnt_reg_n_0_[9]
    SLICE_X8Y43          LUT3 (Prop_lut3_I2_O)        0.043     2.939 r  color_bar_inst/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.471     3.410    color_bar_inst/v_cnt[11]_i_4_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.043     3.453 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.594     4.048    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.776    15.243    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    11.048 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    13.384    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.467 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.675    15.142    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[1]/C
                         clock pessimism              0.092    15.234    
                         clock uncertainty           -0.138    15.096    
    SLICE_X8Y40          FDRE (Setup_fdre_C_R)       -0.281    14.815    color_bar_inst/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                 10.768    

Slack (MET) :             10.768ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll_1 rise@13.467ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.345ns (15.850%)  route 1.832ns (84.150%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 15.142 - 13.467 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936     1.936    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    color_bar_inst/clk_out1
    SLICE_X6Y46          FDRE                                         r  color_bar_inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.259     2.130 f  color_bar_inst/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.766     2.896    color_bar_inst/h_cnt_reg_n_0_[9]
    SLICE_X8Y43          LUT3 (Prop_lut3_I2_O)        0.043     2.939 r  color_bar_inst/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.471     3.410    color_bar_inst/v_cnt[11]_i_4_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.043     3.453 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.594     4.048    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.776    15.243    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    11.048 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    13.384    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.467 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.675    15.142    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[2]/C
                         clock pessimism              0.092    15.234    
                         clock uncertainty           -0.138    15.096    
    SLICE_X8Y40          FDRE (Setup_fdre_C_R)       -0.281    14.815    color_bar_inst/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                 10.768    

Slack (MET) :             10.768ns  (required time - arrival time)
  Source:                 color_bar_inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll_1 rise@13.467ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.345ns (15.850%)  route 1.832ns (84.150%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 15.142 - 13.467 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936     1.936    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871     1.871    color_bar_inst/clk_out1
    SLICE_X6Y46          FDRE                                         r  color_bar_inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.259     2.130 f  color_bar_inst/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.766     2.896    color_bar_inst/h_cnt_reg_n_0_[9]
    SLICE_X8Y43          LUT3 (Prop_lut3_I2_O)        0.043     2.939 r  color_bar_inst/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.471     3.410    color_bar_inst/v_cnt[11]_i_4_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.043     3.453 r  color_bar_inst/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.594     4.048    color_bar_inst/v_cnt[11]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    13.467 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.776    15.243    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    11.048 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    13.384    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.467 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.675    15.142    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[3]/C
                         clock pessimism              0.092    15.234    
                         clock uncertainty           -0.138    15.096    
    SLICE_X8Y40          FDRE (Setup_fdre_C_R)       -0.281    14.815    color_bar_inst/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                 10.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 color_bar_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll_1 rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.902%)  route 0.179ns (55.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.747     0.747    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.118     0.865 r  color_bar_inst/v_cnt_reg[4]/Q
                         net (fo=4, routed)           0.179     1.044    color_bar_inst/v_cnt_reg_n_0_[4]
    SLICE_X6Y41          LUT6 (Prop_lut6_I3_O)        0.028     1.072 r  color_bar_inst/v_active_i_1/O
                         net (fo=1, routed)           0.000     1.072    color_bar_inst/v_active_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  color_bar_inst/v_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030     1.030    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.038     1.038    color_bar_inst/clk_out1
    SLICE_X6Y41          FDRE                                         r  color_bar_inst/v_active_reg/C
                         clock pessimism             -0.228     0.810    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.087     0.897    color_bar_inst/v_active_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 color_bar_inst/hs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/hs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll_1 rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (43.980%)  route 0.150ns (56.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.779     0.779    color_bar_inst/clk_out1
    SLICE_X6Y43          FDRE                                         r  color_bar_inst/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.118     0.897 r  color_bar_inst/hs_reg_reg/Q
                         net (fo=2, routed)           0.150     1.047    color_bar_inst/hs_reg
    SLICE_X2Y41          FDRE                                         r  color_bar_inst/hs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030     1.030    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.039     1.039    color_bar_inst/clk_out1
    SLICE_X2Y41          FDRE                                         r  color_bar_inst/hs_reg_d0_reg/C
                         clock pessimism             -0.228     0.811    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.045     0.856    color_bar_inst/hs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 color_bar_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/vs_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll_1 rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.146ns (48.715%)  route 0.154ns (51.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.778     0.778    color_bar_inst/clk_out1
    SLICE_X6Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.118     0.896 f  color_bar_inst/v_cnt_reg[0]/Q
                         net (fo=6, routed)           0.154     1.050    color_bar_inst/v_cnt_reg_n_0_[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.028     1.078 r  color_bar_inst/vs_reg_i_1/O
                         net (fo=1, routed)           0.000     1.078    color_bar_inst/vs_reg_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  color_bar_inst/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030     1.030    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.038     1.038    color_bar_inst/clk_out1
    SLICE_X6Y41          FDRE                                         r  color_bar_inst/vs_reg_reg/C
                         clock pessimism             -0.246     0.792    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.087     0.879    color_bar_inst/vs_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 color_bar_inst/h_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/h_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll_1 rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.748     0.748    color_bar_inst/clk_out1
    SLICE_X8Y44          FDRE                                         r  color_bar_inst/h_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.118     0.866 r  color_bar_inst/h_active_reg/Q
                         net (fo=7, routed)           0.146     1.012    color_bar_inst/h_active_reg_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.028     1.040 r  color_bar_inst/h_active_i_1/O
                         net (fo=1, routed)           0.000     1.040    color_bar_inst/h_active_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  color_bar_inst/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030     1.030    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.008     1.008    color_bar_inst/clk_out1
    SLICE_X8Y44          FDRE                                         r  color_bar_inst/h_active_reg/C
                         clock pessimism             -0.260     0.748    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.087     0.835    color_bar_inst/h_active_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 color_bar_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll_1 rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.760%)  route 0.153ns (51.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.778     0.778    color_bar_inst/clk_out1
    SLICE_X6Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.118     0.896 r  color_bar_inst/v_cnt_reg[0]/Q
                         net (fo=6, routed)           0.153     1.049    color_bar_inst/v_cnt_reg_n_0_[0]
    SLICE_X6Y40          LUT2 (Prop_lut2_I1_O)        0.028     1.077 r  color_bar_inst/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.077    color_bar_inst/v_cnt[0]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030     1.030    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.038     1.038    color_bar_inst/clk_out1
    SLICE_X6Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[0]/C
                         clock pessimism             -0.260     0.778    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.087     0.865    color_bar_inst/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 color_bar_inst/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/h_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll_1 rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.818%)  route 0.114ns (37.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.779     0.779    color_bar_inst/clk_out1
    SLICE_X6Y46          FDRE                                         r  color_bar_inst/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.118     0.897 r  color_bar_inst/h_cnt_reg[11]/Q
                         net (fo=5, routed)           0.114     1.011    color_bar_inst/h_cnt_reg_n_0_[11]
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.086 r  color_bar_inst/h_cnt_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.086    color_bar_inst/data0[11]
    SLICE_X6Y46          FDRE                                         r  color_bar_inst/h_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030     1.030    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.039     1.039    color_bar_inst/clk_out1
    SLICE_X6Y46          FDRE                                         r  color_bar_inst/h_cnt_reg[11]/C
                         clock pessimism             -0.260     0.779    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.092     0.871    color_bar_inst/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 color_bar_inst/v_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll_1 rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.818%)  route 0.114ns (37.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.747     0.747    color_bar_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  color_bar_inst/v_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     0.865 r  color_bar_inst/v_cnt_reg[11]/Q
                         net (fo=4, routed)           0.114     0.979    color_bar_inst/v_cnt_reg_n_0_[11]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.054 r  color_bar_inst/v_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.054    color_bar_inst/v_cnt0_carry__1_n_5
    SLICE_X8Y42          FDRE                                         r  color_bar_inst/v_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030     1.030    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.007     1.007    color_bar_inst/clk_out1
    SLICE_X8Y42          FDRE                                         r  color_bar_inst/v_cnt_reg[11]/C
                         clock pessimism             -0.260     0.747    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.092     0.839    color_bar_inst/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 color_bar_inst/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll_1 rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.818%)  route 0.114ns (37.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.747     0.747    color_bar_inst/clk_out1
    SLICE_X8Y41          FDRE                                         r  color_bar_inst/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.118     0.865 r  color_bar_inst/v_cnt_reg[7]/Q
                         net (fo=3, routed)           0.114     0.979    color_bar_inst/v_cnt_reg_n_0_[7]
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.054 r  color_bar_inst/v_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.054    color_bar_inst/v_cnt0_carry__0_n_5
    SLICE_X8Y41          FDRE                                         r  color_bar_inst/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030     1.030    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.007     1.007    color_bar_inst/clk_out1
    SLICE_X8Y41          FDRE                                         r  color_bar_inst/v_cnt_reg[7]/C
                         clock pessimism             -0.260     0.747    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.092     0.839    color_bar_inst/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 color_bar_inst/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll_1 rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.794%)  route 0.114ns (37.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.747     0.747    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.118     0.865 r  color_bar_inst/v_cnt_reg[3]/Q
                         net (fo=5, routed)           0.114     0.979    color_bar_inst/v_cnt_reg_n_0_[3]
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.054 r  color_bar_inst/v_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.054    color_bar_inst/v_cnt0_carry_n_5
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030     1.030    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.007     1.007    color_bar_inst/clk_out1
    SLICE_X8Y40          FDRE                                         r  color_bar_inst/v_cnt_reg[3]/C
                         clock pessimism             -0.260     0.747    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.092     0.839    color_bar_inst/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 color_bar_inst/h_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            color_bar_inst/rgb_g_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll_1 rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.146ns (42.687%)  route 0.196ns (57.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.748     0.748    color_bar_inst/clk_out1
    SLICE_X8Y44          FDRE                                         r  color_bar_inst/h_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.118     0.866 r  color_bar_inst/h_active_reg/Q
                         net (fo=7, routed)           0.196     1.062    color_bar_inst/h_active_reg_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.028     1.090 r  color_bar_inst/rgb_g_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.090    color_bar_inst/rgb_g_reg[7]_i_1_n_0
    SLICE_X7Y45          FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030     1.030    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.039     1.039    color_bar_inst/clk_out1
    SLICE_X7Y45          FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
                         clock pessimism             -0.228     0.811    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.061     0.872    color_bar_inst/rgb_g_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll_1
Waveform(ns):       { 0.000 6.733 }
Period(ns):         13.467
Sources:            { video_pll_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         13.467      12.058     BUFGCTRL_X0Y2    video_pll_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         13.467      12.396     MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         13.467      12.717     SLICE_X6Y43      color_bar_inst/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         13.467      12.717     SLICE_X2Y41      color_bar_inst/hs_reg_d0_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         13.467      12.767     SLICE_X5Y42      color_bar_inst/active_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         13.467      12.767     SLICE_X5Y42      color_bar_inst/active_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         13.467      12.767     SLICE_X5Y42      color_bar_inst/active_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         13.467      12.767     SLICE_X5Y42      color_bar_inst/active_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         13.467      12.767     SLICE_X5Y43      color_bar_inst/active_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.700         13.467      12.767     SLICE_X5Y43      color_bar_inst/active_x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.733       6.333      SLICE_X6Y43      color_bar_inst/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.733       6.333      SLICE_X6Y43      color_bar_inst/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.733       6.333      SLICE_X2Y41      color_bar_inst/hs_reg_d0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.733       6.333      SLICE_X2Y41      color_bar_inst/hs_reg_d0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X8Y44      color_bar_inst/h_active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X5Y42      color_bar_inst/active_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X5Y42      color_bar_inst/active_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X5Y42      color_bar_inst/active_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X5Y42      color_bar_inst/active_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X5Y43      color_bar_inst/active_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X8Y42      color_bar_inst/v_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X8Y42      color_bar_inst/v_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X8Y40      color_bar_inst/v_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X8Y40      color_bar_inst/v_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X8Y40      color_bar_inst/v_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X8Y40      color_bar_inst/v_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X8Y41      color_bar_inst/v_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X8Y41      color_bar_inst/v_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X8Y41      color_bar_inst/v_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.733       6.383      SLICE_X8Y41      color_bar_inst/v_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll_1
  To Clock:  clkfbout_video_pll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll_1
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { video_pll_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         56.000      54.591     BUFGCTRL_X0Y5    video_pll_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         56.000      54.929     MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         56.000      54.929     MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X1Y0  video_pll_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll_1
  To Clock:  hdmi_disp_inst/U0/PixelClk

Setup :           30  Failing Endpoints,  Worst Slack       -1.315ns,  Total Violation      -37.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.315ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll_1 rise@5992.785ns)
  Data Path Delay:        1.345ns  (logic 0.223ns (16.583%)  route 1.122ns (83.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 5995.069 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 5994.654 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936  5994.721    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498  5990.223 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469  5992.692    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  5992.785 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.869  5994.654    color_bar_inst/clk_out1
    SLICE_X1Y38          FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.223  5994.877 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          1.122  5995.999    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X1Y39          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.729  5995.069    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X1Y39          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.116  5995.185    
                         clock uncertainty           -0.493  5994.692    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.008  5994.684    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                       5994.684    
                         arrival time                       -5995.999    
  -------------------------------------------------------------------
                         slack                                 -1.315    

Slack (VIOLATED) :        -1.314ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll_1 rise@5992.785ns)
  Data Path Delay:        1.332ns  (logic 0.223ns (16.735%)  route 1.109ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 5995.069 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 5994.654 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936  5994.721    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498  5990.223 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469  5992.692    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  5992.785 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.869  5994.654    color_bar_inst/clk_out1
    SLICE_X1Y38          FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.223  5994.877 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          1.109  5995.987    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X1Y39          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.729  5995.069    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X1Y39          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.116  5995.185    
                         clock uncertainty           -0.493  5994.692    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.019  5994.673    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                       5994.673    
                         arrival time                       -5995.987    
  -------------------------------------------------------------------
                         slack                                 -1.314    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll_1 rise@5992.785ns)
  Data Path Delay:        1.305ns  (logic 0.223ns (17.093%)  route 1.082ns (82.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 5995.071 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.873ns = ( 5994.658 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936  5994.721    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498  5990.223 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469  5992.692    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  5992.785 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.873  5994.658    color_bar_inst/clk_out1
    SLICE_X3Y44          FDRE                                         r  color_bar_inst/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.223  5994.881 r  color_bar_inst/rgb_b_reg_reg[7]/Q
                         net (fo=10, routed)          1.082  5995.963    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731  5995.071    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.092  5995.163    
                         clock uncertainty           -0.493  5994.669    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.019  5994.650    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                       5994.651    
                         arrival time                       -5995.963    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.306ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll_1 rise@5992.785ns)
  Data Path Delay:        1.308ns  (logic 0.223ns (17.053%)  route 1.085ns (82.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 5995.071 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.873ns = ( 5994.658 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936  5994.721    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498  5990.223 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469  5992.692    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  5992.785 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.873  5994.658    color_bar_inst/clk_out1
    SLICE_X3Y44          FDRE                                         r  color_bar_inst/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.223  5994.881 r  color_bar_inst/rgb_b_reg_reg[7]/Q
                         net (fo=10, routed)          1.085  5995.966    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731  5995.071    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.092  5995.163    
                         clock uncertainty           -0.493  5994.669    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.010  5994.660    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                       5994.660    
                         arrival time                       -5995.966    
  -------------------------------------------------------------------
                         slack                                 -1.306    

Slack (VIOLATED) :        -1.305ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll_1 rise@5992.785ns)
  Data Path Delay:        1.336ns  (logic 0.223ns (16.695%)  route 1.113ns (83.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 5995.068 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 5994.654 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936  5994.721    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498  5990.223 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469  5992.692    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  5992.785 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.869  5994.654    color_bar_inst/clk_out1
    SLICE_X1Y38          FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.223  5994.877 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          1.113  5995.990    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X0Y38          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.728  5995.068    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X0Y38          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.120  5995.188    
                         clock uncertainty           -0.493  5994.695    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.010  5994.685    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                       5994.685    
                         arrival time                       -5995.990    
  -------------------------------------------------------------------
                         slack                                 -1.305    

Slack (VIOLATED) :        -1.301ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll_1 rise@5992.785ns)
  Data Path Delay:        1.305ns  (logic 0.223ns (17.089%)  route 1.082ns (82.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 5995.071 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.873ns = ( 5994.658 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936  5994.721    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498  5990.223 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469  5992.692    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  5992.785 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.873  5994.658    color_bar_inst/clk_out1
    SLICE_X3Y44          FDRE                                         r  color_bar_inst/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.223  5994.881 r  color_bar_inst/rgb_b_reg_reg[7]/Q
                         net (fo=10, routed)          1.082  5995.963    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731  5995.071    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.092  5995.163    
                         clock uncertainty           -0.493  5994.669    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.008  5994.662    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                       5994.662    
                         arrival time                       -5995.963    
  -------------------------------------------------------------------
                         slack                                 -1.301    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll_1 rise@5992.785ns)
  Data Path Delay:        1.300ns  (logic 0.223ns (17.156%)  route 1.077ns (82.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 5995.071 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.873ns = ( 5994.658 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936  5994.721    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498  5990.223 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469  5992.692    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  5992.785 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.873  5994.658    color_bar_inst/clk_out1
    SLICE_X3Y44          FDRE                                         r  color_bar_inst/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.223  5994.881 r  color_bar_inst/rgb_b_reg_reg[7]/Q
                         net (fo=10, routed)          1.077  5995.958    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X5Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731  5995.071    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X5Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.092  5995.163    
                         clock uncertainty           -0.493  5994.669    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)       -0.010  5994.660    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                       5994.660    
                         arrival time                       -5995.958    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (VIOLATED) :        -1.277ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll_1 rise@5992.785ns)
  Data Path Delay:        1.290ns  (logic 0.223ns (17.283%)  route 1.067ns (82.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 5995.071 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.871ns = ( 5994.656 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936  5994.721    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498  5990.223 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469  5992.692    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  5992.785 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871  5994.656    color_bar_inst/clk_out1
    SLICE_X7Y45          FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.223  5994.879 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          1.067  5995.947    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X4Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731  5995.071    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X4Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.115  5995.186    
                         clock uncertainty           -0.493  5994.693    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)       -0.023  5994.670    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                       5994.670    
                         arrival time                       -5995.947    
  -------------------------------------------------------------------
                         slack                                 -1.277    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll_1 rise@5992.785ns)
  Data Path Delay:        1.292ns  (logic 0.223ns (17.256%)  route 1.069ns (82.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 5995.071 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.871ns = ( 5994.656 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936  5994.721    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498  5990.223 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469  5992.692    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  5992.785 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871  5994.656    color_bar_inst/clk_out1
    SLICE_X7Y45          FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.223  5994.879 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          1.069  5995.949    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X4Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731  5995.071    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X4Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.115  5995.186    
                         clock uncertainty           -0.493  5994.693    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)       -0.019  5994.674    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                       5994.674    
                         arrival time                       -5995.948    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.273ns  (required time - arrival time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.555ns  (hdmi_disp_inst/U0/PixelClk rise@5993.340ns - clk_out1_video_pll_1 rise@5992.785ns)
  Data Path Delay:        1.302ns  (logic 0.223ns (17.125%)  route 1.079ns (82.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 5995.071 - 5993.340 ) 
    Source Clock Delay      (SCD):    1.871ns = ( 5994.656 - 5992.785 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                   5992.785  5992.785 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  5992.785 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           1.936  5994.721    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498  5990.223 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469  5992.692    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  5992.785 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.871  5994.656    color_bar_inst/clk_out1
    SLICE_X7Y45          FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.223  5994.879 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          1.079  5995.958    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                   5993.340  5993.340 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  5993.340 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731  5995.071    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X4Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.115  5995.186    
                         clock uncertainty           -0.493  5994.693    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.008  5994.685    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                       5994.685    
                         arrival time                       -5995.958    
  -------------------------------------------------------------------
                         slack                                 -1.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.100ns (14.612%)  route 0.584ns (85.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.778     0.778    color_bar_inst/clk_out1
    SLICE_X1Y38          FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.100     0.878 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.584     1.462    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X1Y39          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.038     1.038    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X1Y39          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism             -0.246     0.792    
                         clock uncertainty            0.493     1.285    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.045     1.330    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.100ns (14.612%)  route 0.584ns (85.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.778     0.778    color_bar_inst/clk_out1
    SLICE_X1Y38          FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.100     0.878 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.584     1.462    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X1Y39          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.038     1.038    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X1Y39          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.246     0.792    
                         clock uncertainty            0.493     1.285    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.040     1.325    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 color_bar_inst/hs_reg_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.107ns (16.556%)  route 0.539ns (83.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.779     0.779    color_bar_inst/clk_out1
    SLICE_X2Y41          FDRE                                         r  color_bar_inst/hs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.107     0.886 r  color_bar_inst/hs_reg_d0_reg/Q
                         net (fo=1, routed)           0.539     1.425    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X2Y41          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.039     1.039    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y41          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.260     0.779    
                         clock uncertainty            0.493     1.272    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.015     1.287    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 color_bar_inst/video_active_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.118ns (17.482%)  route 0.557ns (82.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.746ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.746     0.746    color_bar_inst/clk_out1
    SLICE_X8Y39          FDRE                                         r  color_bar_inst/video_active_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.118     0.864 r  color_bar_inst/video_active_d0_reg/Q
                         net (fo=1, routed)           0.557     1.421    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X8Y39          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.006     1.006    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X8Y39          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism             -0.260     0.746    
                         clock uncertainty            0.493     1.239    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.042     1.281    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 color_bar_inst/vs_reg_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.100ns (14.723%)  route 0.579ns (85.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.778     0.778    color_bar_inst/clk_out1
    SLICE_X7Y42          FDRE                                         r  color_bar_inst/vs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.100     0.878 r  color_bar_inst/vs_reg_d0_reg/Q
                         net (fo=1, routed)           0.579     1.457    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X7Y42          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.038     1.038    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X7Y42          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.260     0.778    
                         clock uncertainty            0.493     1.271    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.044     1.315    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.100ns (14.504%)  route 0.589ns (85.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.778     0.778    color_bar_inst/clk_out1
    SLICE_X1Y38          FDRE                                         r  color_bar_inst/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.100     0.878 r  color_bar_inst/rgb_r_reg_reg[7]/Q
                         net (fo=10, routed)          0.589     1.467    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X1Y38          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.038     1.038    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X1Y38          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.260     0.778    
                         clock uncertainty            0.493     1.271    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.049     1.320    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.100ns (14.437%)  route 0.593ns (85.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.779     0.779    color_bar_inst/clk_out1
    SLICE_X7Y45          FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.100     0.879 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          0.593     1.472    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X7Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.039     1.039    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X7Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism             -0.260     0.779    
                         clock uncertainty            0.493     1.272    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.047     1.319    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.100ns (14.506%)  route 0.589ns (85.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.780     0.780    color_bar_inst/clk_out1
    SLICE_X3Y44          FDRE                                         r  color_bar_inst/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.100     0.880 r  color_bar_inst/rgb_b_reg_reg[7]/Q
                         net (fo=10, routed)          0.589     1.469    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X3Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.040     1.040    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X3Y44          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.260     0.780    
                         clock uncertainty            0.493     1.273    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.040     1.313    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.100ns (13.997%)  route 0.614ns (86.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.779     0.779    color_bar_inst/clk_out1
    SLICE_X7Y45          FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.100     0.879 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          0.614     1.493    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X4Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.039     1.039    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X4Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism             -0.246     0.793    
                         clock uncertainty            0.493     1.286    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.047     1.333    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 color_bar_inst/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_disp_inst/U0/PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - clk_out1_video_pll_1 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.100ns (14.054%)  route 0.612ns (85.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk125m/inst/clkout1_buf/O
                         net (fo=1, routed)           0.761     0.761    video_pll_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  video_pll_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    video_pll_inst/inst/clk_out1_video_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.779     0.779    color_bar_inst/clk_out1
    SLICE_X7Y45          FDRE                                         r  color_bar_inst/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.100     0.879 r  color_bar_inst/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          0.612     1.491    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X5Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.039     1.039    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X5Y45          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.246     0.793    
                         clock uncertainty            0.493     1.286    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.044     1.330    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  hdmi_disp_inst/U0/PixelClk
  To Clock:  PixelClkIO_2

Setup :            0  Failing Endpoints,  Worst Slack        1.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO_2 rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.204ns (3.248%)  route 6.076ns (96.752%))
  Logic Levels:           0  
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 10.629 - 6.060 ) 
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.868     1.868    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X0Y36          FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDSE (Prop_fdse_C_Q)         0.204     2.072 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           6.076     8.148    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X0Y35         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.265     7.325    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.398 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.355     8.753    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.836 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.793    10.629    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y35         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    10.629    
                         clock uncertainty           -0.167    10.462    
    OLOGIC_X0Y35         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.477     9.985    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO_2 rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 0.259ns (4.104%)  route 6.052ns (95.896%))
  Logic Levels:           0  
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 10.629 - 6.060 ) 
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.868     1.868    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X2Y36          FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDSE (Prop_fdse_C_Q)         0.259     2.127 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           6.052     8.179    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X0Y36         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.265     7.325    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.398 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.355     8.753    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.836 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.793    10.629    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y36         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    10.629    
                         clock uncertainty           -0.167    10.462    
    OLOGIC_X0Y36         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    10.068    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.068    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO_2 rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.204ns (3.480%)  route 5.658ns (96.520%))
  Logic Levels:           0  
  Clock Path Skew:        2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 10.629 - 6.060 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.701     1.701    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y50          FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDPE (Prop_fdpe_C_Q)         0.204     1.905 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.658     7.563    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y35         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.265     7.325    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.398 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.355     8.753    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.836 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.793    10.629    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y35         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    10.629    
                         clock uncertainty           -0.167    10.462    
    OLOGIC_X0Y35         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.536     9.926    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO_2 rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 0.204ns (3.494%)  route 5.634ns (96.506%))
  Logic Levels:           0  
  Clock Path Skew:        2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 10.629 - 6.060 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.701     1.701    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y50          FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDPE (Prop_fdpe_C_Q)         0.204     1.905 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.634     7.539    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y36         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.265     7.325    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.398 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.355     8.753    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.836 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.793    10.629    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y36         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    10.629    
                         clock uncertainty           -0.167    10.462    
    OLOGIC_X0Y36         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.536     9.926    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO_2 rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.204ns (3.608%)  route 5.451ns (96.392%))
  Logic Levels:           0  
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 10.631 - 6.060 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.701     1.701    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y50          FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDPE (Prop_fdpe_C_Q)         0.204     1.905 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.451     7.356    hdmi_disp_inst/U0/ClockSerializer/aRst
    OLOGIC_X0Y37         OSERDESE2                                    r  hdmi_disp_inst/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.265     7.325    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.398 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.355     8.753    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.836 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    10.631    hdmi_disp_inst/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y37         OSERDESE2                                    r  hdmi_disp_inst/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    10.631    
                         clock uncertainty           -0.167    10.464    
    OLOGIC_X0Y37         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.536     9.928    hdmi_disp_inst/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO_2 rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 0.204ns (3.663%)  route 5.366ns (96.337%))
  Logic Levels:           0  
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 10.631 - 6.060 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.701     1.701    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y50          FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDPE (Prop_fdpe_C_Q)         0.204     1.905 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.366     7.271    hdmi_disp_inst/U0/ClockSerializer/aRst
    OLOGIC_X0Y38         OSERDESE2                                    r  hdmi_disp_inst/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.265     7.325    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.398 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.355     8.753    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.836 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    10.631    hdmi_disp_inst/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y38         OSERDESE2                                    r  hdmi_disp_inst/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    10.631    
                         clock uncertainty           -0.167    10.464    
    OLOGIC_X0Y38         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.536     9.928    hdmi_disp_inst/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO_2 rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.204ns (3.720%)  route 5.281ns (96.280%))
  Logic Levels:           0  
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 10.631 - 6.060 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.701     1.701    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y50          FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDPE (Prop_fdpe_C_Q)         0.204     1.905 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.281     7.186    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y39         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.265     7.325    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.398 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.355     8.753    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.836 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    10.631    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y39         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    10.631    
                         clock uncertainty           -0.167    10.464    
    OLOGIC_X0Y39         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.536     9.928    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO_2 rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.204ns (3.730%)  route 5.265ns (96.270%))
  Logic Levels:           0  
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 10.631 - 6.060 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.701     1.701    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y50          FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDPE (Prop_fdpe_C_Q)         0.204     1.905 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.265     7.170    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y40         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.265     7.325    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.398 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.355     8.753    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.836 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    10.631    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y40         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    10.631    
                         clock uncertainty           -0.167    10.464    
    OLOGIC_X0Y40         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.536     9.928    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO_2 rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 0.223ns (4.135%)  route 5.170ns (95.865%))
  Logic Levels:           0  
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 10.631 - 6.060 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.872     1.872    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y43          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.223     2.095 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.170     7.265    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X0Y42         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.265     7.325    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.398 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.355     8.753    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.836 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    10.631    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y42         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    10.631    
                         clock uncertainty           -0.167    10.464    
    OLOGIC_X0Y42         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.394    10.070    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.070    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClkIO_2 rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.204ns (3.787%)  route 5.184ns (96.213%))
  Logic Levels:           0  
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 10.631 - 6.060 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.701     1.701    hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y50          FDPE                                         r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDPE (Prop_fdpe_C_Q)         0.204     1.905 r  hdmi_disp_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.184     7.089    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y41         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.265     7.325    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.398 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.355     8.753    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.836 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    10.631    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y41         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    10.631    
                         clock uncertainty           -0.167    10.464    
    OLOGIC_X0Y41         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.536     9.928    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  2.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_2 rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.178ns (5.047%)  route 3.349ns (94.953%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731     1.731    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y43          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.178     1.909 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           3.349     5.258    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X0Y42         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.419     1.419    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.496 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.465     2.961    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.054 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.988     5.042    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y42         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.042    
                         clock uncertainty            0.167     5.209    
    OLOGIC_X0Y42         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.009     5.200    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.200    
                         arrival time                           5.258    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_2 rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.162ns (4.665%)  route 3.311ns (95.335%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731     1.731    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y43          FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDSE (Prop_fdse_C_Q)         0.162     1.893 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.311     5.204    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X0Y41         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.419     1.419    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.496 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.465     2.961    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.054 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.988     5.042    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y41         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.042    
                         clock uncertainty            0.167     5.209    
    OLOGIC_X0Y41         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.074     5.135    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -5.135    
                         arrival time                           5.204    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_2 rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.178ns (5.020%)  route 3.368ns (94.980%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.728     1.728    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X0Y36          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.178     1.906 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           3.368     5.274    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X0Y36         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.419     1.419    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.496 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.465     2.961    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.054 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.985     5.039    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y36         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.039    
                         clock uncertainty            0.167     5.206    
    OLOGIC_X0Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.009     5.197    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.197    
                         arrival time                           5.274    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_2 rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.162ns (4.646%)  route 3.325ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.728     1.728    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X0Y37          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.162     1.890 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.325     5.215    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X0Y36         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.419     1.419    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.496 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.465     2.961    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.054 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.985     5.039    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y36         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.039    
                         clock uncertainty            0.167     5.206    
    OLOGIC_X0Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.074     5.132    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.132    
                         arrival time                           5.215    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_2 rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.162ns (4.623%)  route 3.343ns (95.377%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.732     1.732    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y44          FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDSE (Prop_fdse_C_Q)         0.162     1.894 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.343     5.237    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X0Y42         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.419     1.419    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.496 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.465     2.961    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.054 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.988     5.042    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y42         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.042    
                         clock uncertainty            0.167     5.209    
    OLOGIC_X0Y42         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.075     5.134    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.134    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_2 rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.162ns (4.616%)  route 3.348ns (95.384%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.728     1.728    hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X1Y36          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.162     1.890 r  hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           3.348     5.238    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X0Y36         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.419     1.419    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.496 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.465     2.961    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.054 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.985     5.039    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y36         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.039    
                         clock uncertainty            0.167     5.206    
    OLOGIC_X0Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.075     5.131    hdmi_disp_inst/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.131    
                         arrival time                           5.238    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_2 rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.178ns (4.961%)  route 3.410ns (95.039%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731     1.731    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y43          FDSE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDSE (Prop_fdse_C_Q)         0.178     1.909 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.410     5.319    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X0Y41         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.419     1.419    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.496 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.465     2.961    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.054 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.988     5.042    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y41         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.042    
                         clock uncertainty            0.167     5.209    
    OLOGIC_X0Y41         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.009     5.200    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -5.200    
                         arrival time                           5.319    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_2 rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.178ns (4.955%)  route 3.414ns (95.045%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.730     1.730    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X0Y40          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.178     1.908 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           3.414     5.322    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X0Y40         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.419     1.419    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.496 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.465     2.961    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.054 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.988     5.042    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y40         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.042    
                         clock uncertainty            0.167     5.209    
    OLOGIC_X0Y40         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.009     5.200    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.200    
                         arrival time                           5.322    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_2 rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.178ns (4.952%)  route 3.416ns (95.048%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.730     1.730    hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X0Y40          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.178     1.908 r  hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.416     5.324    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y40         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.419     1.419    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.496 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.465     2.961    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.054 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.988     5.042    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y40         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.042    
                         clock uncertainty            0.167     5.209    
    OLOGIC_X0Y40         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.009     5.200    hdmi_disp_inst/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.200    
                         arrival time                           5.324    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_2  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             PixelClkIO_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_2 rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.178ns (4.948%)  route 3.420ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.731     1.731    hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y43          FDRE                                         r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.178     1.909 r  hdmi_disp_inst/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.420     5.329    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X0Y42         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.419     1.419    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.496 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.465     2.961    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.054 r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.988     5.042    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y42         OSERDESE2                                    r  hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.042    
                         clock uncertainty            0.167     5.209    
    OLOGIC_X0Y42         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.009     5.200    hdmi_disp_inst/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.200    
                         arrival time                           5.329    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hdmi_disp_inst/U0/PixelClk
  To Clock:  hdmi_disp_inst/U0/PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        5.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.236ns (35.659%)  route 0.426ns (64.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 7.282 - 6.060 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.356     1.356    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y151         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDPE (Prop_fdpe_C_Q)         0.236     1.592 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.426     2.018    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y150         FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.222     7.282    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.109     7.391    
                         clock uncertainty           -0.035     7.356    
    SLICE_X2Y150         FDPE (Recov_fdpe_C_PRE)     -0.267     7.089    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.089    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.236ns (35.659%)  route 0.426ns (64.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 7.282 - 6.060 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.356     1.356    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y151         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDPE (Prop_fdpe_C_Q)         0.236     1.592 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.426     2.018    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y150         FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.222     7.282    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.109     7.391    
                         clock uncertainty           -0.035     7.356    
    SLICE_X2Y150         FDPE (Recov_fdpe_C_PRE)     -0.267     7.089    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.089    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.236ns (35.659%)  route 0.426ns (64.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 7.282 - 6.060 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.356     1.356    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y151         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDPE (Prop_fdpe_C_Q)         0.236     1.592 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.426     2.018    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y150         FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.222     7.282    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.109     7.391    
                         clock uncertainty           -0.035     7.356    
    SLICE_X2Y150         FDPE (Recov_fdpe_C_PRE)     -0.267     7.089    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.089    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_disp_inst/U0/PixelClk rise@6.060ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.236ns (35.659%)  route 0.426ns (64.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 7.282 - 6.060 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.356     1.356    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y151         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDPE (Prop_fdpe_C_Q)         0.236     1.592 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.426     2.018    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y150         FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      6.060     6.060 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.060 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         1.222     7.282    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.109     7.391    
                         clock uncertainty           -0.035     7.356    
    SLICE_X2Y150         FDPE (Recov_fdpe_C_PRE)     -0.234     7.122    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  5.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.107ns (35.569%)  route 0.194ns (64.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.625     0.625    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y151         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDPE (Prop_fdpe_C_Q)         0.107     0.732 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.194     0.926    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y150         FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.825     0.825    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.186     0.639    
    SLICE_X2Y150         FDPE (Remov_fdpe_C_PRE)     -0.088     0.551    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.107ns (35.569%)  route 0.194ns (64.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.625     0.625    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y151         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDPE (Prop_fdpe_C_Q)         0.107     0.732 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.194     0.926    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y150         FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.825     0.825    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.186     0.639    
    SLICE_X2Y150         FDPE (Remov_fdpe_C_PRE)     -0.088     0.551    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.107ns (35.569%)  route 0.194ns (64.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.625     0.625    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y151         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDPE (Prop_fdpe_C_Q)         0.107     0.732 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.194     0.926    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y150         FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.825     0.825    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.186     0.639    
    SLICE_X2Y150         FDPE (Remov_fdpe_C_PRE)     -0.088     0.551    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock hdmi_disp_inst/U0/PixelClk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_disp_inst/U0/PixelClk rise@0.000ns - hdmi_disp_inst/U0/PixelClk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.107ns (35.569%)  route 0.194ns (64.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.625     0.625    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X2Y151         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDPE (Prop_fdpe_C_Q)         0.107     0.732 f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.194     0.926    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X2Y150         FDPE                                         f  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_disp_inst/U0/PixelClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  video_pll_inst/inst/clkout1_buf/O
                         net (fo=180, routed)         0.825     0.825    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X2Y150         FDPE                                         r  hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.186     0.639    
    SLICE_X2Y150         FDPE (Remov_fdpe_C_PRE)     -0.088     0.551    hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.375    





