#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12ab047f0 .scope module, "test" "test" 2 170;
 .timescale 0 0;
v0x12ab18ce0_0 .net/s "IDEX_IR", 31 0, v0x12ab17750_0;  1 drivers
v0x12ab18db0_0 .net/s "IFID_IR", 31 0, v0x12ab17cf0_0;  1 drivers
v0x12ab18e40_0 .net/s "PC", 31 0, v0x12ab18000_0;  1 drivers
v0x12ab18f30_0 .net/s "WD", 31 0, L_0x12ab1a560;  1 drivers
v0x12ab19000_0 .var "clock", 0 0;
S_0x12ab04960 .scope module, "test_cpu" "CPU" 2 173, 2 64 0, S_0x12ab047f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 32 "PC";
    .port_info 2 /OUTPUT 32 "IFID_IR";
    .port_info 3 /OUTPUT 32 "IDEX_IR";
    .port_info 4 /OUTPUT 32 "WD";
L_0x12ab1a560 .functor BUFZ 32, v0x12ab157f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ab1a770 .functor AND 1, v0x12ab17a60_0, L_0x12ab1a6d0, C4<1>, C4<1>;
L_0x12ab1a920 .functor AND 1, v0x12ab17a60_0, L_0x12ab1abb0, C4<1>, C4<1>;
v0x12ab171d0_0 .net "ALUOut", 31 0, v0x12ab157f0_0;  1 drivers
v0x12ab172a0_0 .net "ALUctl", 3 0, v0x12ab04e10_0;  1 drivers
v0x12ab17330_0 .net "B", 31 0, L_0x12ab1a350;  1 drivers
v0x12ab173e0_0 .net "Control", 4 0, v0x12ab152c0_0;  1 drivers
v0x12ab17490_0 .net "FWD_RD1", 31 0, L_0x12ab1a880;  1 drivers
v0x12ab17570_0 .net "FWD_RD2", 31 0, L_0x12ab1acd0;  1 drivers
v0x12ab17620_0 .var "IDEX_ALUOp", 1 0;
v0x12ab176c0_0 .var "IDEX_ALUSrc", 0 0;
v0x12ab17750_0 .var "IDEX_IR", 31 0;
v0x12ab17880_0 .var "IDEX_RD1", 31 0;
v0x12ab17940_0 .var "IDEX_RD2", 31 0;
v0x12ab179d0_0 .var "IDEX_RegDst", 0 0;
v0x12ab17a60_0 .var "IDEX_RegWrite", 0 0;
v0x12ab17af0_0 .var "IDEX_SignExt", 31 0;
v0x12ab17b90_0 .var "IDEX_rd", 4 0;
v0x12ab17c40_0 .var "IDEX_rt", 4 0;
v0x12ab17cf0_0 .var "IFID_IR", 31 0;
v0x12ab17ea0 .array "IMemory", 1023 0, 31 0;
v0x12ab17f40_0 .net "NextPC", 31 0, v0x12ab15f60_0;  1 drivers
v0x12ab18000_0 .var "PC", 31 0;
v0x12ab18090_0 .net "RD1", 31 0, L_0x12ab19480;  1 drivers
v0x12ab18120_0 .net "RD2", 31 0, L_0x12ab197b0;  1 drivers
v0x12ab181b0_0 .net "SignExtend", 31 0, L_0x12ab19e30;  1 drivers
v0x12ab18240_0 .net "Unused", 0 0, L_0x12ab19140;  1 drivers
v0x12ab182f0_0 .net "WD", 31 0, L_0x12ab1a560;  alias, 1 drivers
v0x12ab183a0_0 .net "WR", 4 0, L_0x12ab1a480;  1 drivers
v0x12ab18450_0 .net "Zero", 0 0, L_0x12ab1a150;  1 drivers
v0x12ab18500_0 .net *"_ivl_11", 0 0, L_0x12ab19bc0;  1 drivers
v0x12ab18590_0 .net *"_ivl_12", 15 0, L_0x12ab19c60;  1 drivers
v0x12ab18630_0 .net *"_ivl_15", 15 0, L_0x12ab19d90;  1 drivers
v0x12ab186e0_0 .net *"_ivl_27", 4 0, L_0x12ab1a5d0;  1 drivers
v0x12ab18790_0 .net *"_ivl_28", 0 0, L_0x12ab1a6d0;  1 drivers
v0x12ab18830_0 .net *"_ivl_31", 0 0, L_0x12ab1a770;  1 drivers
v0x12ab17d90_0 .net *"_ivl_35", 4 0, L_0x12ab1aa10;  1 drivers
v0x12ab18ac0_0 .net *"_ivl_36", 0 0, L_0x12ab1abb0;  1 drivers
v0x12ab18b50_0 .net *"_ivl_39", 0 0, L_0x12ab1a920;  1 drivers
v0x12ab18be0_0 .net "clock", 0 0, v0x12ab19000_0;  1 drivers
L_0x12ab198a0 .part v0x12ab17cf0_0, 21, 5;
L_0x12ab199c0 .part v0x12ab17cf0_0, 16, 5;
L_0x12ab19aa0 .part v0x12ab17cf0_0, 26, 6;
L_0x12ab19bc0 .part v0x12ab17cf0_0, 15, 1;
LS_0x12ab19c60_0_0 .concat [ 1 1 1 1], L_0x12ab19bc0, L_0x12ab19bc0, L_0x12ab19bc0, L_0x12ab19bc0;
LS_0x12ab19c60_0_4 .concat [ 1 1 1 1], L_0x12ab19bc0, L_0x12ab19bc0, L_0x12ab19bc0, L_0x12ab19bc0;
LS_0x12ab19c60_0_8 .concat [ 1 1 1 1], L_0x12ab19bc0, L_0x12ab19bc0, L_0x12ab19bc0, L_0x12ab19bc0;
LS_0x12ab19c60_0_12 .concat [ 1 1 1 1], L_0x12ab19bc0, L_0x12ab19bc0, L_0x12ab19bc0, L_0x12ab19bc0;
L_0x12ab19c60 .concat [ 4 4 4 4], LS_0x12ab19c60_0_0, LS_0x12ab19c60_0_4, LS_0x12ab19c60_0_8, LS_0x12ab19c60_0_12;
L_0x12ab19d90 .part v0x12ab17cf0_0, 0, 16;
L_0x12ab19e30 .concat [ 16 16 0 0], L_0x12ab19d90, L_0x12ab19c60;
L_0x12ab1a2b0 .part v0x12ab17af0_0, 0, 6;
L_0x12ab1a350 .functor MUXZ 32, v0x12ab17940_0, v0x12ab17af0_0, v0x12ab176c0_0, C4<>;
L_0x12ab1a480 .functor MUXZ 5, v0x12ab17c40_0, v0x12ab17b90_0, v0x12ab179d0_0, C4<>;
L_0x12ab1a5d0 .part v0x12ab17cf0_0, 21, 5;
L_0x12ab1a6d0 .cmp/eq 5, L_0x12ab1a480, L_0x12ab1a5d0;
L_0x12ab1a880 .functor MUXZ 32, L_0x12ab19480, v0x12ab157f0_0, L_0x12ab1a770, C4<>;
L_0x12ab1aa10 .part v0x12ab17cf0_0, 16, 5;
L_0x12ab1abb0 .cmp/eq 5, L_0x12ab1a480, L_0x12ab1aa10;
L_0x12ab1acd0 .functor MUXZ 32, L_0x12ab197b0, v0x12ab157f0_0, L_0x12ab1a920, C4<>;
S_0x12ab04bd0 .scope module, "ALUCtrl" "ALUControl" 2 126, 2 46 0, S_0x12ab04960;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "FuncCode";
    .port_info 2 /OUTPUT 4 "ALUCtl";
v0x12ab04e10_0 .var "ALUCtl", 3 0;
v0x12ab14ed0_0 .net "ALUOp", 1 0, v0x12ab17620_0;  1 drivers
v0x12ab14f80_0 .net "FuncCode", 5 0, L_0x12ab1a2b0;  1 drivers
E_0x12ab04de0 .event edge, v0x12ab14f80_0, v0x12ab14ed0_0;
S_0x12ab15090 .scope module, "MainCtr" "MainControl" 2 119, 2 36 0, S_0x12ab04960;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /OUTPUT 5 "Control";
v0x12ab152c0_0 .var "Control", 4 0;
v0x12ab15380_0 .net "Op", 5 0, L_0x12ab19aa0;  1 drivers
E_0x12ab15290 .event edge, v0x12ab15380_0;
S_0x12ab15460 .scope module, "ex" "alu" 2 125, 2 17 0, S_0x12ab04960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x12ab15740_0 .net "A", 31 0, v0x12ab17880_0;  1 drivers
v0x12ab157f0_0 .var "ALUOut", 31 0;
v0x12ab158a0_0 .net "ALUctl", 3 0, v0x12ab04e10_0;  alias, 1 drivers
v0x12ab15970_0 .net "B", 31 0, L_0x12ab1a350;  alias, 1 drivers
v0x12ab15a10_0 .net "Zero", 0 0, L_0x12ab1a150;  alias, 1 drivers
L_0x120058178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ab15af0_0 .net/2u *"_ivl_0", 31 0, L_0x120058178;  1 drivers
E_0x12ab156f0 .event edge, v0x12ab15970_0, v0x12ab15740_0, v0x12ab04e10_0;
L_0x12ab1a150 .cmp/eq 32, v0x12ab157f0_0, L_0x120058178;
S_0x12ab15c20 .scope module, "fetch" "alu" 2 106, 2 17 0, S_0x12ab04960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x12ab15eb0_0 .net "A", 31 0, v0x12ab18000_0;  alias, 1 drivers
v0x12ab15f60_0 .var "ALUOut", 31 0;
L_0x120058058 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x12ab16010_0 .net "ALUctl", 3 0, L_0x120058058;  1 drivers
L_0x1200580a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12ab160d0_0 .net "B", 31 0, L_0x1200580a0;  1 drivers
v0x12ab16180_0 .net "Zero", 0 0, L_0x12ab19140;  alias, 1 drivers
L_0x120058010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ab16260_0 .net/2u *"_ivl_0", 31 0, L_0x120058010;  1 drivers
E_0x12ab15e60 .event edge, v0x12ab160d0_0, v0x12ab15eb0_0, v0x12ab16010_0;
L_0x12ab19140 .cmp/eq 32, v0x12ab15f60_0, L_0x120058010;
S_0x12ab16390 .scope module, "rf" "reg_file" 2 118, 2 3 0, S_0x12ab04960;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RR1";
    .port_info 1 /INPUT 5 "RR2";
    .port_info 2 /INPUT 5 "WR";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "RD1";
    .port_info 6 /OUTPUT 32 "RD2";
    .port_info 7 /INPUT 1 "clock";
L_0x12ab19480 .functor BUFZ 32, L_0x12ab192a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ab197b0 .functor BUFZ 32, L_0x12ab19570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ab16690_0 .net "RD1", 31 0, L_0x12ab19480;  alias, 1 drivers
v0x12ab16750_0 .net "RD2", 31 0, L_0x12ab197b0;  alias, 1 drivers
v0x12ab167f0_0 .net "RR1", 4 0, L_0x12ab198a0;  1 drivers
v0x12ab168a0_0 .net "RR2", 4 0, L_0x12ab199c0;  1 drivers
v0x12ab16950_0 .net "RegWrite", 0 0, v0x12ab17a60_0;  1 drivers
v0x12ab16a30 .array "Regs", 31 0, 31 0;
v0x12ab16ad0_0 .net "WD", 31 0, L_0x12ab1a560;  alias, 1 drivers
v0x12ab16b80_0 .net "WR", 4 0, L_0x12ab1a480;  alias, 1 drivers
v0x12ab16c30_0 .net *"_ivl_0", 31 0, L_0x12ab192a0;  1 drivers
v0x12ab16d40_0 .net *"_ivl_10", 6 0, L_0x12ab19610;  1 drivers
L_0x120058130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ab16df0_0 .net *"_ivl_13", 1 0, L_0x120058130;  1 drivers
v0x12ab16ea0_0 .net *"_ivl_2", 6 0, L_0x12ab19340;  1 drivers
L_0x1200580e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ab16f50_0 .net *"_ivl_5", 1 0, L_0x1200580e8;  1 drivers
v0x12ab17000_0 .net *"_ivl_8", 31 0, L_0x12ab19570;  1 drivers
v0x12ab170b0_0 .net "clock", 0 0, v0x12ab19000_0;  alias, 1 drivers
E_0x12ab15640 .event negedge, v0x12ab170b0_0;
L_0x12ab192a0 .array/port v0x12ab16a30, L_0x12ab19340;
L_0x12ab19340 .concat [ 5 2 0 0], L_0x12ab198a0, L_0x1200580e8;
L_0x12ab19570 .array/port v0x12ab16a30, L_0x12ab19610;
L_0x12ab19610 .concat [ 5 2 0 0], L_0x12ab199c0, L_0x120058130;
    .scope S_0x12ab15c20;
T_0 ;
    %wait E_0x12ab15e60;
    %load/vec4 v0x12ab16010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ab15f60_0, 0;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x12ab15eb0_0;
    %load/vec4 v0x12ab160d0_0;
    %and;
    %assign/vec4 v0x12ab15f60_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x12ab15eb0_0;
    %load/vec4 v0x12ab160d0_0;
    %or;
    %assign/vec4 v0x12ab15f60_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x12ab15eb0_0;
    %load/vec4 v0x12ab160d0_0;
    %add;
    %assign/vec4 v0x12ab15f60_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x12ab15eb0_0;
    %load/vec4 v0x12ab160d0_0;
    %sub;
    %assign/vec4 v0x12ab15f60_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x12ab15eb0_0;
    %load/vec4 v0x12ab160d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %assign/vec4 v0x12ab15f60_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x12ab15eb0_0;
    %inv;
    %load/vec4 v0x12ab160d0_0;
    %inv;
    %and;
    %assign/vec4 v0x12ab15f60_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x12ab15eb0_0;
    %inv;
    %load/vec4 v0x12ab160d0_0;
    %inv;
    %or;
    %assign/vec4 v0x12ab15f60_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12ab16390;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab16a30, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x12ab16390;
T_2 ;
    %wait E_0x12ab15640;
    %load/vec4 v0x12ab16950_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12ab16b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x12ab16ad0_0;
    %load/vec4 v0x12ab16b80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ab16a30, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12ab15090;
T_3 ;
    %wait E_0x12ab15290;
    %load/vec4 v0x12ab15380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x12ab152c0_0, 0;
    %jmp T_3.2;
T_3.1 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x12ab152c0_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12ab15460;
T_4 ;
    %wait E_0x12ab156f0;
    %load/vec4 v0x12ab158a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ab157f0_0, 0;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x12ab15740_0;
    %load/vec4 v0x12ab15970_0;
    %and;
    %assign/vec4 v0x12ab157f0_0, 0;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x12ab15740_0;
    %load/vec4 v0x12ab15970_0;
    %or;
    %assign/vec4 v0x12ab157f0_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x12ab15740_0;
    %load/vec4 v0x12ab15970_0;
    %add;
    %assign/vec4 v0x12ab157f0_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x12ab15740_0;
    %load/vec4 v0x12ab15970_0;
    %sub;
    %assign/vec4 v0x12ab157f0_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x12ab15740_0;
    %load/vec4 v0x12ab15970_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %assign/vec4 v0x12ab157f0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x12ab15740_0;
    %inv;
    %load/vec4 v0x12ab15970_0;
    %inv;
    %and;
    %assign/vec4 v0x12ab157f0_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x12ab15740_0;
    %inv;
    %load/vec4 v0x12ab15970_0;
    %inv;
    %or;
    %assign/vec4 v0x12ab157f0_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12ab04bd0;
T_5 ;
    %wait E_0x12ab04de0;
    %load/vec4 v0x12ab14ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12ab04e10_0, 0;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x12ab04e10_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12ab14f80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12ab04e10_0, 0;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x12ab04e10_0, 0;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ab04e10_0, 0;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x12ab04e10_0, 0;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x12ab04e10_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x12ab04e10_0, 0;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12ab04960;
T_6 ;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 537526279, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 19552292, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 19615778, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 21712933, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 21714976, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 21710887, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 23742506, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %pushi/vec4 21710890, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ab17ea0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x12ab04960;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ab18000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ab17cf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ab17a60_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x12ab04960;
T_8 ;
    %wait E_0x12ab15640;
    %load/vec4 v0x12ab17f40_0;
    %assign/vec4 v0x12ab18000_0, 0;
    %load/vec4 v0x12ab18000_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x12ab17ea0, 4;
    %assign/vec4 v0x12ab17cf0_0, 0;
    %load/vec4 v0x12ab17cf0_0;
    %assign/vec4 v0x12ab17750_0, 0;
    %load/vec4 v0x12ab173e0_0;
    %split/vec4 2;
    %assign/vec4 v0x12ab17620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ab17a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ab176c0_0, 0;
    %assign/vec4 v0x12ab179d0_0, 0;
    %load/vec4 v0x12ab18090_0;
    %assign/vec4 v0x12ab17880_0, 0;
    %load/vec4 v0x12ab18120_0;
    %assign/vec4 v0x12ab17940_0, 0;
    %load/vec4 v0x12ab181b0_0;
    %assign/vec4 v0x12ab17af0_0, 0;
    %load/vec4 v0x12ab17cf0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x12ab17c40_0, 0;
    %load/vec4 v0x12ab17cf0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x12ab17b90_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12ab047f0;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x12ab19000_0;
    %inv;
    %store/vec4 v0x12ab19000_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12ab047f0;
T_10 ;
    %vpi_call 2 176 "$display", "PC  IFID_IR   IDEX_IR   WD" {0 0 0};
    %vpi_call 2 177 "$monitor", "%2d  %h  %h  %2d", v0x12ab18e40_0, v0x12ab18db0_0, v0x12ab18ce0_0, v0x12ab18f30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ab19000_0, 0, 1;
    %delay 29, 0;
    %vpi_call 2 179 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips-pipe3.vl";
