// Generated by CIRCT unknown git version
module DIV_alt_u_div(	// file.cleaned.mlir:2:3
  input  [7:0] denominator,	// file.cleaned.mlir:2:39
               numerator,	// file.cleaned.mlir:2:61
  output [7:0] quotient,	// file.cleaned.mlir:2:82
               remainder	// file.cleaned.mlir:2:101
);

  wire       _GEN;	// file.cleaned.mlir:148:12
  wire [1:0] _GEN_0;	// file.cleaned.mlir:145:12
  wire [2:0] _GEN_1;	// file.cleaned.mlir:139:12
  wire [3:0] _GEN_2;	// file.cleaned.mlir:133:12
  wire [4:0] _GEN_3;	// file.cleaned.mlir:127:12
  wire [5:0] _GEN_4;	// file.cleaned.mlir:121:12
  wire [6:0] _GEN_5;	// file.cleaned.mlir:115:12
  wire       _GEN_6;	// file.cleaned.mlir:104:11
  wire       _GEN_7;	// file.cleaned.mlir:103:11
  wire       _GEN_8;	// file.cleaned.mlir:102:11
  wire       _GEN_9;	// file.cleaned.mlir:101:11
  wire       _GEN_10;	// file.cleaned.mlir:100:11
  wire       _GEN_11;	// file.cleaned.mlir:99:11
  wire       _GEN_12;	// file.cleaned.mlir:98:11
  wire       _numerator_0;	// file.cleaned.mlir:59:11
  wire [6:0] wire_add_sub_6_datab;	// file.cleaned.mlir:53:11
  wire       _numerator_1;	// file.cleaned.mlir:52:11
  wire [5:0] wire_add_sub_5_datab;	// file.cleaned.mlir:46:11
  wire       _numerator_2;	// file.cleaned.mlir:45:11
  wire [4:0] wire_add_sub_4_datab;	// file.cleaned.mlir:39:11
  wire       _numerator_3;	// file.cleaned.mlir:38:11
  wire [3:0] wire_add_sub_3_datab;	// file.cleaned.mlir:32:11
  wire       _numerator_4;	// file.cleaned.mlir:31:11
  wire [2:0] wire_add_sub_2_datab;	// file.cleaned.mlir:25:11
  wire       _numerator_5;	// file.cleaned.mlir:24:11
  wire [1:0] wire_add_sub_1_datab;	// file.cleaned.mlir:18:11
  wire       _numerator_6;	// file.cleaned.mlir:17:11
  wire       wire_add_sub_0_datab;	// file.cleaned.mlir:11:10
  wire       wire_add_sub_0_dataa;	// file.cleaned.mlir:10:10
  wire [1:0] wire_add_sub_0_result_int =
    {1'h0, wire_add_sub_0_dataa} - {1'h0, wire_add_sub_0_datab};	// file.cleaned.mlir:4:14, :5:10, :6:10, :7:10, :10:10, :11:10
  assign wire_add_sub_0_dataa = numerator[7];	// file.cleaned.mlir:10:10
  assign wire_add_sub_0_datab = denominator[0];	// file.cleaned.mlir:11:10
  wire [2:0] wire_add_sub_1_result_int =
    {1'h0, _GEN, _numerator_6} - {1'h0, wire_add_sub_1_datab};	// file.cleaned.mlir:4:14, :12:10, :13:10, :14:10, :17:11, :18:11, :148:12
  assign _numerator_6 = numerator[6];	// file.cleaned.mlir:17:11
  assign wire_add_sub_1_datab = denominator[1:0];	// file.cleaned.mlir:18:11
  wire [3:0] wire_add_sub_2_result_int =
    {1'h0, _GEN_0, _numerator_5} - {1'h0, wire_add_sub_2_datab};	// file.cleaned.mlir:4:14, :19:11, :20:11, :21:11, :24:11, :25:11, :145:12
  assign _numerator_5 = numerator[5];	// file.cleaned.mlir:24:11
  assign wire_add_sub_2_datab = denominator[2:0];	// file.cleaned.mlir:25:11
  wire [4:0] wire_add_sub_3_result_int =
    {1'h0, _GEN_1, _numerator_4} - {1'h0, wire_add_sub_3_datab};	// file.cleaned.mlir:4:14, :26:11, :27:11, :28:11, :31:11, :32:11, :139:12
  assign _numerator_4 = numerator[4];	// file.cleaned.mlir:31:11
  assign wire_add_sub_3_datab = denominator[3:0];	// file.cleaned.mlir:32:11
  wire [5:0] wire_add_sub_4_result_int =
    {1'h0, _GEN_2, _numerator_3} - {1'h0, wire_add_sub_4_datab};	// file.cleaned.mlir:4:14, :33:11, :34:11, :35:11, :38:11, :39:11, :133:12
  assign _numerator_3 = numerator[3];	// file.cleaned.mlir:38:11
  assign wire_add_sub_4_datab = denominator[4:0];	// file.cleaned.mlir:39:11
  wire [6:0] wire_add_sub_5_result_int =
    {1'h0, _GEN_3, _numerator_2} - {1'h0, wire_add_sub_5_datab};	// file.cleaned.mlir:4:14, :40:11, :41:11, :42:11, :45:11, :46:11, :127:12
  assign _numerator_2 = numerator[2];	// file.cleaned.mlir:45:11
  assign wire_add_sub_5_datab = denominator[5:0];	// file.cleaned.mlir:46:11
  wire [7:0] wire_add_sub_6_result_int =
    {1'h0, _GEN_4, _numerator_1} - {1'h0, wire_add_sub_6_datab};	// file.cleaned.mlir:4:14, :47:11, :48:11, :49:11, :52:11, :53:11, :121:12
  assign _numerator_1 = numerator[1];	// file.cleaned.mlir:52:11
  assign wire_add_sub_6_datab = denominator[6:0];	// file.cleaned.mlir:53:11
  wire [8:0] wire_add_sub_7_result_int =
    {1'h0, _GEN_5, _numerator_0} - {1'h0, denominator};	// file.cleaned.mlir:4:14, :54:11, :55:11, :56:11, :59:11, :115:12
  assign _numerator_0 = numerator[0];	// file.cleaned.mlir:59:11
  assign _GEN_12 = wire_add_sub_6_result_int[7] | denominator[7];	// file.cleaned.mlir:49:11, :51:11, :70:11, :98:11
  assign _GEN_11 = wire_add_sub_5_result_int[6] | denominator[7] | denominator[6];	// file.cleaned.mlir:42:11, :44:11, :70:11, :72:11, :99:11
  assign _GEN_10 =
    wire_add_sub_4_result_int[5] | denominator[7] | denominator[6] | denominator[5];	// file.cleaned.mlir:35:11, :37:11, :70:11, :72:11, :75:11, :100:11
  assign _GEN_9 =
    wire_add_sub_3_result_int[4] | denominator[7] | denominator[6] | denominator[5]
    | denominator[4];	// file.cleaned.mlir:28:11, :30:11, :70:11, :72:11, :75:11, :79:11, :101:11
  assign _GEN_8 =
    wire_add_sub_2_result_int[3] | denominator[7] | denominator[6] | denominator[5]
    | denominator[4] | denominator[3];	// file.cleaned.mlir:21:11, :23:11, :70:11, :72:11, :75:11, :79:11, :84:11, :102:11
  assign _GEN_7 =
    wire_add_sub_1_result_int[2] | denominator[7] | denominator[6] | denominator[5]
    | denominator[4] | denominator[3] | denominator[2];	// file.cleaned.mlir:14:10, :16:11, :70:11, :72:11, :75:11, :79:11, :84:11, :90:11, :103:11
  assign _GEN_6 =
    wire_add_sub_0_result_int[1] | denominator[7] | denominator[6] | denominator[5]
    | denominator[4] | denominator[3] | denominator[2] | denominator[1];	// file.cleaned.mlir:7:10, :9:10, :70:11, :72:11, :75:11, :79:11, :84:11, :90:11, :97:11, :104:11
  assign _GEN_5 =
    {_GEN_4, _numerator_1} & {7{_GEN_12}} | wire_add_sub_6_result_int[6:0]
    & {7{~_GEN_12}};	// file.cleaned.mlir:49:11, :50:11, :52:11, :67:11, :98:11, :110:12, :111:12, :112:12, :113:12, :114:12, :115:12, :121:12
  assign _GEN_4 =
    {_GEN_3, _numerator_2} & {6{_GEN_11}} | wire_add_sub_5_result_int[5:0]
    & {6{~_GEN_11}};	// file.cleaned.mlir:42:11, :43:11, :45:11, :66:11, :99:11, :116:12, :117:12, :118:12, :119:12, :120:12, :121:12, :127:12
  assign _GEN_3 =
    {_GEN_2, _numerator_3} & {5{_GEN_10}} | wire_add_sub_4_result_int[4:0]
    & {5{~_GEN_10}};	// file.cleaned.mlir:35:11, :36:11, :38:11, :65:11, :100:11, :122:12, :123:12, :124:12, :125:12, :126:12, :127:12, :133:12
  assign _GEN_2 =
    {_GEN_1, _numerator_4} & {4{_GEN_9}} | wire_add_sub_3_result_int[3:0] & {4{~_GEN_9}};	// file.cleaned.mlir:28:11, :29:11, :31:11, :64:11, :101:11, :128:12, :129:12, :130:12, :131:12, :132:12, :133:12, :139:12
  assign _GEN_1 =
    {_GEN_0, _numerator_5} & {3{_GEN_8}} | wire_add_sub_2_result_int[2:0] & {3{~_GEN_8}};	// file.cleaned.mlir:21:11, :22:11, :24:11, :63:11, :102:11, :134:12, :135:12, :136:12, :137:12, :138:12, :139:12, :145:12
  assign _GEN_0 =
    {_GEN, _numerator_6} & {2{_GEN_7}} | wire_add_sub_1_result_int[1:0] & {2{~_GEN_7}};	// file.cleaned.mlir:14:10, :15:11, :17:11, :62:11, :103:11, :140:12, :141:12, :142:12, :143:12, :144:12, :145:12, :148:12
  assign _GEN = wire_add_sub_0_dataa & _GEN_6 | wire_add_sub_0_result_int[0] & ~_GEN_6;	// file.cleaned.mlir:7:10, :8:10, :10:10, :61:11, :104:11, :146:12, :147:12, :148:12
  assign quotient =
    {~_GEN_6,
     ~_GEN_7,
     ~_GEN_8,
     ~_GEN_9,
     ~_GEN_10,
     ~_GEN_11,
     ~_GEN_12,
     ~(wire_add_sub_7_result_int[8])};	// file.cleaned.mlir:56:11, :58:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :98:11, :99:11, :100:11, :101:11, :102:11, :103:11, :104:11, :149:5
  assign remainder =
    {_GEN_5, _numerator_0} & {8{wire_add_sub_7_result_int[8]}}
    | wire_add_sub_7_result_int[7:0] & {8{~(wire_add_sub_7_result_int[8])}};	// file.cleaned.mlir:56:11, :57:11, :58:11, :59:11, :60:11, :68:11, :105:12, :106:12, :107:12, :108:12, :109:12, :115:12, :149:5
endmodule

module DIV_sign_div_unsign(	// file.cleaned.mlir:151:3
  input  [7:0] denominator,	// file.cleaned.mlir:151:45
               numerator,	// file.cleaned.mlir:151:67
  output [7:0] quotient,	// file.cleaned.mlir:151:88
               remainder	// file.cleaned.mlir:151:107
);

  DIV_alt_u_div divider (	// file.cleaned.mlir:152:45
    .denominator (denominator),
    .numerator   (numerator),
    .quotient    (quotient),
    .remainder   (remainder)
  );	// file.cleaned.mlir:152:45
endmodule

module DIV_lpm_divide(	// file.cleaned.mlir:155:3
  input  [7:0] denom,	// file.cleaned.mlir:155:40
               numer,	// file.cleaned.mlir:155:56
  output [7:0] quotient,	// file.cleaned.mlir:155:73
               remain	// file.cleaned.mlir:155:92
);

  DIV_sign_div_unsign divider (	// file.cleaned.mlir:156:45
    .denominator (denom),
    .numerator   (numer),
    .quotient    (quotient),
    .remainder   (remain)
  );	// file.cleaned.mlir:156:45
endmodule

module DIV(	// file.cleaned.mlir:159:3
  input  [7:0] denom,	// file.cleaned.mlir:159:21
               numer,	// file.cleaned.mlir:159:37
  output [7:0] quotient,	// file.cleaned.mlir:159:54
               remain	// file.cleaned.mlir:159:73
);

  DIV_lpm_divide DIV_lpm_divide_component (	// file.cleaned.mlir:160:76
    .denom    (denom),
    .numer    (numer),
    .quotient (quotient),
    .remain   (remain)
  );	// file.cleaned.mlir:160:76
endmodule

