{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435826625310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435826625310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 16:43:44 2015 " "Processing started: Thu Jul 02 16:43:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435826625310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435826625310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435826625310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435826625794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt16a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt16a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT16A-one " "Found design unit 1: CNT16A-one" {  } { { "CNT16A.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/CNT16A.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626732 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNT16A " "Found entity 1: CNT16A" {  } { { "CNT16A.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/CNT16A.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt4a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT4A-one " "Found design unit 1: CNT4A-one" {  } { { "CNT4A.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/CNT4A.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626732 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNT4A " "Found entity 1: CNT4A" {  } { { "CNT4A.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/CNT4A.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODE-one " "Found design unit 1: DECODE-one" {  } { { "DECODE.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/DECODE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/DECODE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dlatch8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLATCH8-one " "Found design unit 1: DLATCH8-one" {  } { { "DLATCH8.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/DLATCH8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLATCH8 " "Found entity 1: DLATCH8" {  } { { "DLATCH8.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/DLATCH8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ENCODE-one " "Found design unit 1: ENCODE-one" {  } { { "ENCODE.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/ENCODE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""} { "Info" "ISGN_ENTITY_NAME" "1 ENCODE " "Found entity 1: ENCODE" {  } { { "ENCODE.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/ENCODE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frediv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frediv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREDIV-one " "Found design unit 1: FREDIV-one" {  } { { "FREDIV.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/FREDIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREDIV " "Found entity 1: FREDIV" {  } { { "FREDIV.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/FREDIV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG4-one " "Found design unit 1: REG4-one" {  } { { "REG4.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/REG4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626763 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG4 " "Found entity 1: REG4" {  } { { "REG4.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/REG4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tftkeystm32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tftkeystm32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TFTKEYSTM32 " "Found entity 1: TFTKEYSTM32" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ts16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TS16-one " "Found design unit 1: TS16-one" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626763 ""} { "Info" "ISGN_ENTITY_NAME" "1 TS16 " "Found entity 1: TS16" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ts4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TS4-one " "Found design unit 1: TS4-one" {  } { { "TS4.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626779 ""} { "Info" "ISGN_ENTITY_NAME" "1 TS4 " "Found entity 1: TS4" {  } { { "TS4.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626779 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Cmd_Or_Data.v(4) " "Verilog HDL Event Control warning at Cmd_Or_Data.v(4): Event Control contains a complex event expression" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 4 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1435826626779 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Cmd_Or_Data.v(24) " "Verilog HDL warning at Cmd_Or_Data.v(24): extended using \"x\" or \"z\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1435826626779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_or_data.v 1 1 " "Found 1 design units, including 1 entities, in source file cmd_or_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD_DATA_SELECT " "Found entity 1: CMD_DATA_SELECT" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "test.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435826626779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435826626779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TFTKEYSTM32 " "Elaborating entity \"TFTKEYSTM32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1435826626841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT16A CNT16A:inst7 " "Elaborating entity \"CNT16A\" for hierarchy \"CNT16A:inst7\"" {  } { { "TFTKEYSTM32.bdf" "inst7" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 456 800 896 552 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826626841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREDIV FREDIV:inst11 " "Elaborating entity \"FREDIV\" for hierarchy \"FREDIV:inst11\"" {  } { { "TFTKEYSTM32.bdf" "inst11" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 328 560 656 424 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826626872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENCODE ENCODE:inst2 " "Elaborating entity \"ENCODE\" for hierarchy \"ENCODE:inst2\"" {  } { { "TFTKEYSTM32.bdf" "inst2" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 440 560 656 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826626872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD_DATA_SELECT CMD_DATA_SELECT:inst19 " "Elaborating entity \"CMD_DATA_SELECT\" for hierarchy \"CMD_DATA_SELECT:inst19\"" {  } { { "TFTKEYSTM32.bdf" "inst19" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1216 856 1104 1296 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826626872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEST TEST:inst23 " "Elaborating entity \"TEST\" for hierarchy \"TEST:inst23\"" {  } { { "TFTKEYSTM32.bdf" "inst23" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 848 736 888 960 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826626872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS16 TS16:inst8 " "Elaborating entity \"TS16\" for hierarchy \"TS16:inst8\"" {  } { { "TFTKEYSTM32.bdf" "inst8" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1280 720 856 1376 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826626888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS4 TS4:inst17 " "Elaborating entity \"TS4\" for hierarchy \"TS4:inst17\"" {  } { { "TFTKEYSTM32.bdf" "inst17" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 648 832 960 744 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826626888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG4 REG4:inst16 " "Elaborating entity \"REG4\" for hierarchy \"REG4:inst16\"" {  } { { "TFTKEYSTM32.bdf" "inst16" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 656 552 672 752 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826626888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT4A CNT4A:inst13 " "Elaborating entity \"CNT4A\" for hierarchy \"CNT4A:inst13\"" {  } { { "TFTKEYSTM32.bdf" "inst13" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 328 728 824 424 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826626888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE DECODE:inst14 " "Elaborating entity \"DECODE\" for hierarchy \"DECODE:inst14\"" {  } { { "TFTKEYSTM32.bdf" "inst14" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 328 872 992 424 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826626888 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[15\] " "Inserted always-enabled tri-state buffer between \"DB\[15\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826627388 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[14\] " "Inserted always-enabled tri-state buffer between \"DB\[14\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826627388 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[13\] " "Inserted always-enabled tri-state buffer between \"DB\[13\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826627388 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[12\] " "Inserted always-enabled tri-state buffer between \"DB\[12\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826627388 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[11\] " "Inserted always-enabled tri-state buffer between \"DB\[11\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826627388 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[10\] " "Inserted always-enabled tri-state buffer between \"DB\[10\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826627388 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[9\] " "Inserted always-enabled tri-state buffer between \"DB\[9\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826627388 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[8\] " "Inserted always-enabled tri-state buffer between \"DB\[8\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826627388 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[7\] " "Inserted always-enabled tri-state buffer between \"DB\[7\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826627388 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DB\[6\] " "Inserted always-enabled tri-state buffer between \"DB\[6\]\" and its non-tri-state driver." {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435826627388 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1435826627388 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|RS RS " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|RS\" to the node \"RS\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[15\] DB\[15\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[15\]\" to the node \"DB\[15\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[14\] DB\[14\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[14\]\" to the node \"DB\[14\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[13\] DB\[13\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[13\]\" to the node \"DB\[13\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[12\] DB\[12\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[12\]\" to the node \"DB\[12\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[11\] DB\[11\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[11\]\" to the node \"DB\[11\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[10\] DB\[10\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[10\]\" to the node \"DB\[10\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[9\] DB\[9\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[9\]\" to the node \"DB\[9\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[8\] DB\[8\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[8\]\" to the node \"DB\[8\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[7\] DB\[7\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[7\]\" to the node \"DB\[7\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[6\] DB\[6\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[6\]\" to the node \"DB\[6\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[5\] DB\[5\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[5\]\" to the node \"DB\[5\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[4\] DB\[4\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[4\]\" to the node \"DB\[4\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[3\] DB\[3\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[3\]\" to the node \"DB\[3\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[2\] DB\[2\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[2\]\" to the node \"DB\[2\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[1\] DB\[1\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[1\]\" to the node \"DB\[1\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CMD_DATA_SELECT:inst19\|DATA_OUT\[0\] DB\[0\] " "Removed fan-out from the always-disabled I/O buffer \"CMD_DATA_SELECT:inst19\|DATA_OUT\[0\]\" to the node \"DB\[0\]\"" {  } { { "Cmd_Or_Data.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/Cmd_Or_Data.v" 2 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435826627404 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1435826627404 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[13\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[13\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[14\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[14\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[12\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[12\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[11\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[11\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[10\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[10\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[9\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[9\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[8\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[8\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[7\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[7\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[6\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[6\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TS16:inst8\|do\[15\] CMD_DATA_SELECT:inst19\|DATA_OUT " "Converted the fan-out from the tri-state buffer \"TS16:inst8\|do\[15\]\" to the node \"CMD_DATA_SELECT:inst19\|DATA_OUT\" into an OR gate" {  } { { "TS16.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TS16.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1435826627404 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1435826627404 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[15\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[14\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[13\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[12\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[11\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[10\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[9\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[8\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[7\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826627404 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DB\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DB\[6\]\" is moved to its source" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1435826627404 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1435826627404 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826627466 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826627466 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826627466 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826627466 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826627466 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826627466 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826627466 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826627466 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826627466 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DB~synth " "Node \"DB~synth\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.bdf" { { 1376 976 1152 1392 "DB\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435826627466 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1435826627466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1435826627513 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1435826627513 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1435826627513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1435826627513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1435826627513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.map.smsg " "Generated suppressed messages file E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/TFTKEYSTM32B2(sameRS) (F4)/TFTKEYSTM32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1435826627607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435826627701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 16:43:47 2015 " "Processing ended: Thu Jul 02 16:43:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435826627701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435826627701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435826627701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435826627701 ""}
