Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov  6 00:40:28 2020
| Host         : DESKTOP-QSFIJ7U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: autotest/slowclock/M_ctr_q_reg[28]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.345        0.000                      0                   61        0.223        0.000                      0                   61        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.345        0.000                      0                   61        0.223        0.000                      0                   61        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 2.037ns (76.754%)  route 0.617ns (23.246%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.154    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.617     6.227    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.808 r  autotest/slowclock/M_ctr_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.808    autotest/slowclock/M_ctr_q_reg[28]_i_1_n_7
    SLICE_X48Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448    14.853    autotest/slowclock/CLK
    SLICE_X48Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[28]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.062    15.153    autotest/slowclock/M_ctr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 2.034ns (76.728%)  route 0.617ns (23.272%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.154    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.617     6.227    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.805 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.805    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X48Y10         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.854    autotest/slowclock/CLK
    SLICE_X48Y10         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[25]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.062    15.154    autotest/slowclock/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 2.013ns (76.542%)  route 0.617ns (23.458%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.154    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.617     6.227    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.784 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.784    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_4
    SLICE_X48Y10         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.854    autotest/slowclock/CLK
    SLICE_X48Y10         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[27]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.062    15.154    autotest/slowclock/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.939ns (75.863%)  route 0.617ns (24.137%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.154    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.617     6.227    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.710 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.710    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X48Y10         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.854    autotest/slowclock/CLK
    SLICE_X48Y10         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[26]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.062    15.154    autotest/slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.923ns (75.711%)  route 0.617ns (24.289%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.154    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.617     6.227    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.694 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.694    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X48Y10         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.854    autotest/slowclock/CLK
    SLICE_X48Y10         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[24]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.062    15.154    autotest/slowclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 1.920ns (75.682%)  route 0.617ns (24.318%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.154    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.617     6.227    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.691 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.691    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.854    autotest/slowclock/CLK
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[21]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.062    15.154    autotest/slowclock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.899ns (75.479%)  route 0.617ns (24.521%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.154    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.617     6.227    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.670 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.670    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.854    autotest/slowclock/CLK
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[23]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.062    15.154    autotest/slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  7.484    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 1.825ns (74.736%)  route 0.617ns (25.264%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.154    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.617     6.227    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.596 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.596    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.854    autotest/slowclock/CLK
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[22]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.062    15.154    autotest/slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.809ns (74.569%)  route 0.617ns (25.431%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.154    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.617     6.227    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.580 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.580    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.854    autotest/slowclock/CLK
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[20]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.062    15.154    autotest/slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.578ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.806ns (74.538%)  route 0.617ns (25.462%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.154    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.617     6.227    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.577 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.577    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X48Y8          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.450    14.855    autotest/slowclock/CLK
    SLICE_X48Y8          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)        0.062    15.155    autotest/slowclock/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.510    reset_cond/CLK
    SLICE_X49Y3          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.164     1.815    reset_cond/M_stage_d[1]
    SLICE_X49Y4          FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.026    reset_cond/CLK
    SLICE_X49Y4          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X49Y4          FDSE (Hold_fdse_C_D)         0.066     1.592    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.508    autotest/slowclock/CLK
    SLICE_X48Y10         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  autotest/slowclock/M_ctr_q_reg[26]/Q
                         net (fo=1, routed)           0.121     1.770    autotest/slowclock/M_ctr_q_reg_n_0_[26]
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X48Y10         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     2.024    autotest/slowclock/CLK
    SLICE_X48Y10         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[26]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X48Y10         FDRE (Hold_fdre_C_D)         0.105     1.613    autotest/slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.510    autotest/slowclock/CLK
    SLICE_X48Y6          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  autotest/slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.772    autotest/slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X48Y6          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.026    autotest/slowclock/CLK
    SLICE_X48Y6          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X48Y6          FDRE (Hold_fdre_C_D)         0.105     1.615    autotest/slowclock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.509    autotest/slowclock/CLK
    SLICE_X48Y8          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  autotest/slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.121     1.771    autotest/slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X48Y8          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    autotest/slowclock/CLK
    SLICE_X48Y8          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X48Y8          FDRE (Hold_fdre_C_D)         0.105     1.614    autotest/slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.509    autotest/slowclock/CLK
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  autotest/slowclock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.121     1.771    autotest/slowclock/M_ctr_q_reg_n_0_[22]
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    autotest/slowclock/CLK
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.105     1.614    autotest/slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.510    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  autotest/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.772    autotest/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.026    autotest/slowclock/CLK
    SLICE_X48Y4          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X48Y4          FDRE (Hold_fdre_C_D)         0.105     1.615    autotest/slowclock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.828%)  route 0.142ns (50.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X49Y8          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=38, routed)          0.142     1.792    autotest/slowclock/Q[0]
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    autotest/slowclock/CLK
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[20]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X48Y9          FDRE (Hold_fdre_C_R)        -0.018     1.507    autotest/slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.828%)  route 0.142ns (50.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X49Y8          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=38, routed)          0.142     1.792    autotest/slowclock/Q[0]
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    autotest/slowclock/CLK
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[21]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X48Y9          FDRE (Hold_fdre_C_R)        -0.018     1.507    autotest/slowclock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.828%)  route 0.142ns (50.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X49Y8          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=38, routed)          0.142     1.792    autotest/slowclock/Q[0]
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    autotest/slowclock/CLK
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X48Y9          FDRE (Hold_fdre_C_R)        -0.018     1.507    autotest/slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.828%)  route 0.142ns (50.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X49Y8          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=38, routed)          0.142     1.792    autotest/slowclock/Q[0]
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    autotest/slowclock/CLK
    SLICE_X48Y9          FDRE                                         r  autotest/slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X48Y9          FDRE (Hold_fdre_C_R)        -0.018     1.507    autotest/slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y4    autotest/slowclock/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y6    autotest/slowclock/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y6    autotest/slowclock/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y7    autotest/slowclock/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y7    autotest/slowclock/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y7    autotest/slowclock/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y7    autotest/slowclock/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y8    autotest/slowclock/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y8    autotest/slowclock/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    autotest/slowclock/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    autotest/slowclock/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    autotest/slowclock/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    autotest/slowclock/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    autotest/slowclock/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    autotest/slowclock/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    autotest/slowclock/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    autotest/slowclock/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    autotest/slowclock/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    autotest/slowclock/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    autotest/slowclock/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    autotest/slowclock/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    autotest/slowclock/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y7    autotest/slowclock/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y7    autotest/slowclock/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y7    autotest/slowclock/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y7    autotest/slowclock/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y8    autotest/slowclock/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y8    autotest/slowclock/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y8    autotest/slowclock/M_ctr_q_reg[18]/C



