snd_pcm_substream	,	V_8
regmap	,	V_24
snd_pcm_hw_params	,	V_10
"Failed to set module clock rate: %d\n"	,	L_3
ENOMEM	,	V_64
SPDIF_SDBLR	,	V_46
dev_get_drvdata	,	F_2
of_match_node	,	F_20
rk_spdif_probe	,	F_19
SPDIF_CFGR_CLK_DIV_MASK	,	V_26
dev	,	V_2
SPDIF_XFER	,	V_35
"rockchip_spdif missing 'rockchip,grf' \n"	,	L_5
addr_width	,	V_69
"Can't retrieve rk_spdif master clock\n"	,	L_10
val	,	V_14
"Can't retrieve rk_spdif bus clock\n"	,	L_7
"hclk"	,	L_6
SNDRV_PCM_FORMAT_S16_LE	,	V_17
params	,	V_11
SNDRV_PCM_TRIGGER_RESUME	,	V_30
pm_request_idle	,	F_34
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_70
SPDIF_DMACR_TDE_DISABLE	,	V_40
__maybe_unused	,	T_1
of_node	,	V_52
cmd	,	V_28
GFP_KERNEL	,	V_63
device	,	V_1
SNDRV_PCM_TRIGGER_PAUSE_RELEASE	,	V_31
SNDRV_PCM_TRIGGER_PAUSE_PUSH	,	V_39
rk_spdif_wr_reg	,	F_16
syscon_regmap_lookup_by_phandle	,	F_21
maxburst	,	V_71
SPDIF_DMACR	,	V_32
pm_runtime_status_suspended	,	F_39
device_node	,	V_50
SNDRV_PCM_TRIGGER_START	,	V_29
SNDRV_PCM_TRIGGER_STOP	,	V_38
rk_spdif_dai	,	V_73
SNDRV_PCM_FORMAT_S24_LE	,	V_21
"Could not register DAI\n"	,	L_13
pm_runtime_disable	,	F_37
srate	,	V_16
SPDIF_DMACR_TDL	,	F_14
"clock enable failed %d\n"	,	L_11
clk_prepare_enable	,	F_5
substream	,	V_9
rk_spdif_trigger	,	F_13
devm_ioremap_resource	,	F_29
SPDIF_SMPDR	,	V_45
regs	,	V_57
"hclk clock enable failed %d\n"	,	L_2
SPDIF_XFER_TXS_STOP	,	V_41
regmap_update_bits	,	F_12
EINVAL	,	V_23
"rockchip,grf"	,	L_4
SPDIF_DMACR_TDE_ENABLE	,	V_33
"mclk"	,	L_9
RK_SPDIF_RK3288	,	V_60
platform_device	,	V_48
rk_spdif_remove	,	F_38
devm_regmap_init_mmio_clk	,	F_30
SPDIF_CFGR	,	V_25
data	,	V_59
rk_spdif_hw_params	,	F_7
__iomem	,	T_2
hclk	,	V_6
playback_dma_data	,	V_42
spdif	,	V_4
dai	,	V_13
pdev	,	V_49
reg	,	V_43
SPDIF_CFGR_HALFWORD_ENABLE	,	V_15
params_rate	,	F_9
ret	,	V_7
SPDIF_DMACR_TDL_MASK	,	V_34
res	,	V_56
SPDIF_CFGR_VDW_16	,	V_18
resource	,	V_55
mclk	,	V_5
rk_spdif_dai_probe	,	F_15
err_pm_runtime	,	V_74
rk_spdif_match	,	V_58
PTR_ERR	,	F_23
devm_snd_soc_register_component	,	F_35
rk_spdif_regmap_config	,	V_66
params_format	,	F_10
platform_get_resource	,	F_28
devm_snd_dmaengine_pcm_register	,	F_36
clk_set_rate	,	F_11
dev_set_drvdata	,	F_31
SDPIF_CFGR_VDW_MASK	,	V_27
devm_kzalloc	,	F_26
np	,	V_51
SNDRV_PCM_FORMAT_S20_3LE	,	V_19
"hclock enable failed %d\n"	,	L_8
rk_spdif_dev	,	V_3
dev_err	,	F_6
"Failed to initialise managed register map\n"	,	L_12
pm_runtime_set_active	,	F_32
rk_spdif_volatile_reg	,	F_18
SPDIF_INTCR	,	V_44
rk_spdif_component	,	V_72
SPDIF_CFGR_VDW_20	,	V_20
regmap_write	,	F_24
"Could not register PCM\n"	,	L_14
grf	,	V_61
of_device_id	,	V_53
SPDIF_CFGR_VDW_24	,	V_22
IORESOURCE_MEM	,	V_65
addr	,	V_67
pm_runtime_enable	,	F_33
devm_clk_get	,	F_27
SPDIF_INTSR	,	V_47
SPDIF_XFER_TXS_START	,	V_36
match	,	V_54
start	,	V_68
clk_disable_unprepare	,	F_3
rk_spdif_rd_reg	,	F_17
BIT	,	F_25
"mclk clock enable failed %d\n"	,	L_1
snd_soc_dai_get_drvdata	,	F_8
snd_soc_dai	,	V_12
rk_spdif_runtime_suspend	,	F_1
RK3288_GRF_SOC_CON2	,	V_62
rk_spdif_runtime_resume	,	F_4
SNDRV_PCM_TRIGGER_SUSPEND	,	V_37
IS_ERR	,	F_22
