
Modbus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b2c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08001ccc  08001ccc  00011ccc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001d60  08001d60  00011d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001d68  08001d68  00011d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001d6c  08001d6c  00011d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08001d70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000070  20000070  08001de0  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000e00  200000e0  08001de0  000200e0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   000081cb  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001925  00000000  00000000  0002826b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002762  00000000  00000000  00029b90  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000005e0  00000000  00000000  0002c2f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000006d0  00000000  00000000  0002c8d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00002dd9  00000000  00000000  0002cfa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000026d9  00000000  00000000  0002fd81  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003245a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000011d8  00000000  00000000  000324d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001cb4 	.word	0x08001cb4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08001cb4 	.word	0x08001cb4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b97a 	b.w	800059c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	468c      	mov	ip, r1
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	9e08      	ldr	r6, [sp, #32]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d151      	bne.n	8000374 <__udivmoddi4+0xb4>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d96d      	bls.n	80003b2 <__udivmoddi4+0xf2>
 80002d6:	fab2 fe82 	clz	lr, r2
 80002da:	f1be 0f00 	cmp.w	lr, #0
 80002de:	d00b      	beq.n	80002f8 <__udivmoddi4+0x38>
 80002e0:	f1ce 0c20 	rsb	ip, lr, #32
 80002e4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80002f0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002f4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002fc:	0c25      	lsrs	r5, r4, #16
 80002fe:	fbbc f8fa 	udiv	r8, ip, sl
 8000302:	fa1f f987 	uxth.w	r9, r7
 8000306:	fb0a cc18 	mls	ip, sl, r8, ip
 800030a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800030e:	fb08 f309 	mul.w	r3, r8, r9
 8000312:	42ab      	cmp	r3, r5
 8000314:	d90a      	bls.n	800032c <__udivmoddi4+0x6c>
 8000316:	19ed      	adds	r5, r5, r7
 8000318:	f108 32ff 	add.w	r2, r8, #4294967295
 800031c:	f080 8123 	bcs.w	8000566 <__udivmoddi4+0x2a6>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f240 8120 	bls.w	8000566 <__udivmoddi4+0x2a6>
 8000326:	f1a8 0802 	sub.w	r8, r8, #2
 800032a:	443d      	add	r5, r7
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb5 f0fa 	udiv	r0, r5, sl
 8000334:	fb0a 5510 	mls	r5, sl, r0, r5
 8000338:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800033c:	fb00 f909 	mul.w	r9, r0, r9
 8000340:	45a1      	cmp	r9, r4
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x98>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	f080 810a 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800034e:	45a1      	cmp	r9, r4
 8000350:	f240 8107 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 0409 	sub.w	r4, r4, r9
 800035c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000360:	2100      	movs	r1, #0
 8000362:	2e00      	cmp	r6, #0
 8000364:	d061      	beq.n	800042a <__udivmoddi4+0x16a>
 8000366:	fa24 f40e 	lsr.w	r4, r4, lr
 800036a:	2300      	movs	r3, #0
 800036c:	6034      	str	r4, [r6, #0]
 800036e:	6073      	str	r3, [r6, #4]
 8000370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000374:	428b      	cmp	r3, r1
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0xc8>
 8000378:	2e00      	cmp	r6, #0
 800037a:	d054      	beq.n	8000426 <__udivmoddi4+0x166>
 800037c:	2100      	movs	r1, #0
 800037e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000382:	4608      	mov	r0, r1
 8000384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000388:	fab3 f183 	clz	r1, r3
 800038c:	2900      	cmp	r1, #0
 800038e:	f040 808e 	bne.w	80004ae <__udivmoddi4+0x1ee>
 8000392:	42ab      	cmp	r3, r5
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xdc>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 80fa 	bhi.w	8000590 <__udivmoddi4+0x2d0>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb65 0503 	sbc.w	r5, r5, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	46ac      	mov	ip, r5
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d03f      	beq.n	800042a <__udivmoddi4+0x16a>
 80003aa:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	b912      	cbnz	r2, 80003ba <__udivmoddi4+0xfa>
 80003b4:	2701      	movs	r7, #1
 80003b6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ba:	fab7 fe87 	clz	lr, r7
 80003be:	f1be 0f00 	cmp.w	lr, #0
 80003c2:	d134      	bne.n	800042e <__udivmoddi4+0x16e>
 80003c4:	1beb      	subs	r3, r5, r7
 80003c6:	0c3a      	lsrs	r2, r7, #16
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb3 f8f2 	udiv	r8, r3, r2
 80003d2:	0c25      	lsrs	r5, r4, #16
 80003d4:	fb02 3318 	mls	r3, r2, r8, r3
 80003d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003dc:	fb0c f308 	mul.w	r3, ip, r8
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x134>
 80003e4:	19ed      	adds	r5, r5, r7
 80003e6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x132>
 80003ec:	42ab      	cmp	r3, r5
 80003ee:	f200 80d1 	bhi.w	8000594 <__udivmoddi4+0x2d4>
 80003f2:	4680      	mov	r8, r0
 80003f4:	1aed      	subs	r5, r5, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003fc:	fb02 5510 	mls	r5, r2, r0, r5
 8000400:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000404:	fb0c fc00 	mul.w	ip, ip, r0
 8000408:	45a4      	cmp	ip, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x15c>
 800040c:	19e4      	adds	r4, r4, r7
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x15a>
 8000414:	45a4      	cmp	ip, r4
 8000416:	f200 80b8 	bhi.w	800058a <__udivmoddi4+0x2ca>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 040c 	sub.w	r4, r4, ip
 8000420:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000424:	e79d      	b.n	8000362 <__udivmoddi4+0xa2>
 8000426:	4631      	mov	r1, r6
 8000428:	4630      	mov	r0, r6
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	f1ce 0420 	rsb	r4, lr, #32
 8000432:	fa05 f30e 	lsl.w	r3, r5, lr
 8000436:	fa07 f70e 	lsl.w	r7, r7, lr
 800043a:	fa20 f804 	lsr.w	r8, r0, r4
 800043e:	0c3a      	lsrs	r2, r7, #16
 8000440:	fa25 f404 	lsr.w	r4, r5, r4
 8000444:	ea48 0803 	orr.w	r8, r8, r3
 8000448:	fbb4 f1f2 	udiv	r1, r4, r2
 800044c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000450:	fb02 4411 	mls	r4, r2, r1, r4
 8000454:	fa1f fc87 	uxth.w	ip, r7
 8000458:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800045c:	fb01 f30c 	mul.w	r3, r1, ip
 8000460:	42ab      	cmp	r3, r5
 8000462:	fa00 f40e 	lsl.w	r4, r0, lr
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x1bc>
 8000468:	19ed      	adds	r5, r5, r7
 800046a:	f101 30ff 	add.w	r0, r1, #4294967295
 800046e:	f080 808a 	bcs.w	8000586 <__udivmoddi4+0x2c6>
 8000472:	42ab      	cmp	r3, r5
 8000474:	f240 8087 	bls.w	8000586 <__udivmoddi4+0x2c6>
 8000478:	3902      	subs	r1, #2
 800047a:	443d      	add	r5, r7
 800047c:	1aeb      	subs	r3, r5, r3
 800047e:	fa1f f588 	uxth.w	r5, r8
 8000482:	fbb3 f0f2 	udiv	r0, r3, r2
 8000486:	fb02 3310 	mls	r3, r2, r0, r3
 800048a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800048e:	fb00 f30c 	mul.w	r3, r0, ip
 8000492:	42ab      	cmp	r3, r5
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x1e6>
 8000496:	19ed      	adds	r5, r5, r7
 8000498:	f100 38ff 	add.w	r8, r0, #4294967295
 800049c:	d26f      	bcs.n	800057e <__udivmoddi4+0x2be>
 800049e:	42ab      	cmp	r3, r5
 80004a0:	d96d      	bls.n	800057e <__udivmoddi4+0x2be>
 80004a2:	3802      	subs	r0, #2
 80004a4:	443d      	add	r5, r7
 80004a6:	1aeb      	subs	r3, r5, r3
 80004a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004ac:	e78f      	b.n	80003ce <__udivmoddi4+0x10e>
 80004ae:	f1c1 0720 	rsb	r7, r1, #32
 80004b2:	fa22 f807 	lsr.w	r8, r2, r7
 80004b6:	408b      	lsls	r3, r1
 80004b8:	fa05 f401 	lsl.w	r4, r5, r1
 80004bc:	ea48 0303 	orr.w	r3, r8, r3
 80004c0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004c8:	40fd      	lsrs	r5, r7
 80004ca:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ce:	fbb5 f9fc 	udiv	r9, r5, ip
 80004d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004d6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004da:	fa1f f883 	uxth.w	r8, r3
 80004de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004e2:	fb09 f408 	mul.w	r4, r9, r8
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	fa02 f201 	lsl.w	r2, r2, r1
 80004ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x244>
 80004f2:	18ed      	adds	r5, r5, r3
 80004f4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f8:	d243      	bcs.n	8000582 <__udivmoddi4+0x2c2>
 80004fa:	42ac      	cmp	r4, r5
 80004fc:	d941      	bls.n	8000582 <__udivmoddi4+0x2c2>
 80004fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000502:	441d      	add	r5, r3
 8000504:	1b2d      	subs	r5, r5, r4
 8000506:	fa1f fe8e 	uxth.w	lr, lr
 800050a:	fbb5 f0fc 	udiv	r0, r5, ip
 800050e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000512:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000516:	fb00 f808 	mul.w	r8, r0, r8
 800051a:	45a0      	cmp	r8, r4
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x26e>
 800051e:	18e4      	adds	r4, r4, r3
 8000520:	f100 35ff 	add.w	r5, r0, #4294967295
 8000524:	d229      	bcs.n	800057a <__udivmoddi4+0x2ba>
 8000526:	45a0      	cmp	r8, r4
 8000528:	d927      	bls.n	800057a <__udivmoddi4+0x2ba>
 800052a:	3802      	subs	r0, #2
 800052c:	441c      	add	r4, r3
 800052e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000532:	eba4 0408 	sub.w	r4, r4, r8
 8000536:	fba0 8902 	umull	r8, r9, r0, r2
 800053a:	454c      	cmp	r4, r9
 800053c:	46c6      	mov	lr, r8
 800053e:	464d      	mov	r5, r9
 8000540:	d315      	bcc.n	800056e <__udivmoddi4+0x2ae>
 8000542:	d012      	beq.n	800056a <__udivmoddi4+0x2aa>
 8000544:	b156      	cbz	r6, 800055c <__udivmoddi4+0x29c>
 8000546:	ebba 030e 	subs.w	r3, sl, lr
 800054a:	eb64 0405 	sbc.w	r4, r4, r5
 800054e:	fa04 f707 	lsl.w	r7, r4, r7
 8000552:	40cb      	lsrs	r3, r1
 8000554:	431f      	orrs	r7, r3
 8000556:	40cc      	lsrs	r4, r1
 8000558:	6037      	str	r7, [r6, #0]
 800055a:	6074      	str	r4, [r6, #4]
 800055c:	2100      	movs	r1, #0
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	4618      	mov	r0, r3
 8000564:	e6f8      	b.n	8000358 <__udivmoddi4+0x98>
 8000566:	4690      	mov	r8, r2
 8000568:	e6e0      	b.n	800032c <__udivmoddi4+0x6c>
 800056a:	45c2      	cmp	sl, r8
 800056c:	d2ea      	bcs.n	8000544 <__udivmoddi4+0x284>
 800056e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000572:	eb69 0503 	sbc.w	r5, r9, r3
 8000576:	3801      	subs	r0, #1
 8000578:	e7e4      	b.n	8000544 <__udivmoddi4+0x284>
 800057a:	4628      	mov	r0, r5
 800057c:	e7d7      	b.n	800052e <__udivmoddi4+0x26e>
 800057e:	4640      	mov	r0, r8
 8000580:	e791      	b.n	80004a6 <__udivmoddi4+0x1e6>
 8000582:	4681      	mov	r9, r0
 8000584:	e7be      	b.n	8000504 <__udivmoddi4+0x244>
 8000586:	4601      	mov	r1, r0
 8000588:	e778      	b.n	800047c <__udivmoddi4+0x1bc>
 800058a:	3802      	subs	r0, #2
 800058c:	443c      	add	r4, r7
 800058e:	e745      	b.n	800041c <__udivmoddi4+0x15c>
 8000590:	4608      	mov	r0, r1
 8000592:	e708      	b.n	80003a6 <__udivmoddi4+0xe6>
 8000594:	f1a8 0802 	sub.w	r8, r8, #2
 8000598:	443d      	add	r5, r7
 800059a:	e72b      	b.n	80003f4 <__udivmoddi4+0x134>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a2:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <HAL_InitTick+0x3c>)
 80005a4:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <HAL_InitTick+0x40>)
{
 80005a6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a8:	7818      	ldrb	r0, [r3, #0]
 80005aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ae:	fbb3 f3f0 	udiv	r3, r3, r0
 80005b2:	6810      	ldr	r0, [r2, #0]
 80005b4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005b8:	f000 f888 	bl	80006cc <HAL_SYSTICK_Config>
 80005bc:	4604      	mov	r4, r0
 80005be:	b958      	cbnz	r0, 80005d8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005c0:	2d0f      	cmp	r5, #15
 80005c2:	d809      	bhi.n	80005d8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005c4:	4602      	mov	r2, r0
 80005c6:	4629      	mov	r1, r5
 80005c8:	f04f 30ff 	mov.w	r0, #4294967295
 80005cc:	f000 f84a 	bl	8000664 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005d0:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <HAL_InitTick+0x44>)
 80005d2:	4620      	mov	r0, r4
 80005d4:	601d      	str	r5, [r3, #0]
 80005d6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005d8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005da:	bd38      	pop	{r3, r4, r5, pc}
 80005dc:	20000008 	.word	0x20000008
 80005e0:	20000000 	.word	0x20000000
 80005e4:	20000004 	.word	0x20000004

080005e8 <HAL_Init>:
{
 80005e8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <HAL_Init+0x30>)
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005f2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005fa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000602:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000604:	2003      	movs	r0, #3
 8000606:	f000 f81b 	bl	8000640 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800060a:	2000      	movs	r0, #0
 800060c:	f7ff ffc8 	bl	80005a0 <HAL_InitTick>
  HAL_MspInit();
 8000610:	f000 fe54 	bl	80012bc <HAL_MspInit>
}
 8000614:	2000      	movs	r0, #0
 8000616:	bd08      	pop	{r3, pc}
 8000618:	40023c00 	.word	0x40023c00

0800061c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800061c:	4a03      	ldr	r2, [pc, #12]	; (800062c <HAL_IncTick+0x10>)
 800061e:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_IncTick+0x14>)
 8000620:	6811      	ldr	r1, [r2, #0]
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	440b      	add	r3, r1
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	20000098 	.word	0x20000098
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000634:	4b01      	ldr	r3, [pc, #4]	; (800063c <HAL_GetTick+0x8>)
 8000636:	6818      	ldr	r0, [r3, #0]
}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	20000098 	.word	0x20000098

08000640 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000640:	4a07      	ldr	r2, [pc, #28]	; (8000660 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000642:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000644:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000648:	041b      	lsls	r3, r3, #16
 800064a:	0c1b      	lsrs	r3, r3, #16
 800064c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000650:	0200      	lsls	r0, r0, #8
 8000652:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000656:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800065a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800065c:	60d3      	str	r3, [r2, #12]
 800065e:	4770      	bx	lr
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000664:	4b17      	ldr	r3, [pc, #92]	; (80006c4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000666:	b530      	push	{r4, r5, lr}
 8000668:	68dc      	ldr	r4, [r3, #12]
 800066a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800066e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000672:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000674:	2b04      	cmp	r3, #4
 8000676:	bf28      	it	cs
 8000678:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800067c:	f04f 0501 	mov.w	r5, #1
 8000680:	fa05 f303 	lsl.w	r3, r5, r3
 8000684:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000688:	bf8c      	ite	hi
 800068a:	3c03      	subhi	r4, #3
 800068c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800068e:	4019      	ands	r1, r3
 8000690:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000692:	fa05 f404 	lsl.w	r4, r5, r4
 8000696:	3c01      	subs	r4, #1
 8000698:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800069a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800069c:	ea42 0201 	orr.w	r2, r2, r1
 80006a0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a4:	bfad      	iteet	ge
 80006a6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006aa:	f000 000f 	andlt.w	r0, r0, #15
 80006ae:	4b06      	ldrlt	r3, [pc, #24]	; (80006c8 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b4:	bfb5      	itete	lt
 80006b6:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006bc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	bf00      	nop
 80006c4:	e000ed00 	.word	0xe000ed00
 80006c8:	e000ed14 	.word	0xe000ed14

080006cc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006cc:	3801      	subs	r0, #1
 80006ce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006d2:	d20a      	bcs.n	80006ea <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d6:	4a07      	ldr	r2, [pc, #28]	; (80006f4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006d8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006da:	21f0      	movs	r1, #240	; 0xf0
 80006dc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006e0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006e2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006e4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006ea:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	e000e010 	.word	0xe000e010
 80006f4:	e000ed00 	.word	0xe000ed00

080006f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006fc:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006fe:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000700:	f8df 818c 	ldr.w	r8, [pc, #396]	; 8000890 <HAL_GPIO_Init+0x198>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000704:	4a60      	ldr	r2, [pc, #384]	; (8000888 <HAL_GPIO_Init+0x190>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000706:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 8000708:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 800070c:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800070e:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 8000710:	fa09 f403 	lsl.w	r4, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000714:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 8000716:	42ac      	cmp	r4, r5
 8000718:	f040 80a6 	bne.w	8000868 <HAL_GPIO_Init+0x170>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800071c:	684c      	ldr	r4, [r1, #4]
 800071e:	f024 0c10 	bic.w	ip, r4, #16
 8000722:	f10c 36ff 	add.w	r6, ip, #4294967295
 8000726:	2e01      	cmp	r6, #1
 8000728:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800072c:	d812      	bhi.n	8000754 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 800072e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000730:	2603      	movs	r6, #3
 8000732:	fa06 f60e 	lsl.w	r6, r6, lr
 8000736:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800073a:	68ce      	ldr	r6, [r1, #12]
 800073c:	fa06 f60e 	lsl.w	r6, r6, lr
 8000740:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000742:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000744:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000746:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800074a:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800074e:	409e      	lsls	r6, r3
 8000750:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8000752:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000754:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 8000756:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000758:	fa06 f60e 	lsl.w	r6, r6, lr
 800075c:	43f6      	mvns	r6, r6
 800075e:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000762:	688f      	ldr	r7, [r1, #8]
 8000764:	fa07 f70e 	lsl.w	r7, r7, lr
 8000768:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800076c:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8000770:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000772:	d116      	bne.n	80007a2 <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8000774:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000778:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800077c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000780:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000784:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000788:	f04f 0c0f 	mov.w	ip, #15
 800078c:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000790:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000794:	690f      	ldr	r7, [r1, #16]
 8000796:	fa07 f70b 	lsl.w	r7, r7, fp
 800079a:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 800079e:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 80007a2:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007a4:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007a6:	f004 0703 	and.w	r7, r4, #3
 80007aa:	fa07 fe0e 	lsl.w	lr, r7, lr
 80007ae:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 80007b2:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007b4:	00e6      	lsls	r6, r4, #3
 80007b6:	d557      	bpl.n	8000868 <HAL_GPIO_Init+0x170>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b8:	f04f 0b00 	mov.w	fp, #0
 80007bc:	f8cd b00c 	str.w	fp, [sp, #12]
 80007c0:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007c4:	4e31      	ldr	r6, [pc, #196]	; (800088c <HAL_GPIO_Init+0x194>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007c6:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80007ca:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80007ce:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80007d2:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80007d6:	9703      	str	r7, [sp, #12]
 80007d8:	9f03      	ldr	r7, [sp, #12]
 80007da:	f023 0703 	bic.w	r7, r3, #3
 80007de:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80007e2:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007e6:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80007ea:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007ee:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80007f2:	f04f 0e0f 	mov.w	lr, #15
 80007f6:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007fa:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007fc:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000800:	d039      	beq.n	8000876 <HAL_GPIO_Init+0x17e>
 8000802:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000806:	42b0      	cmp	r0, r6
 8000808:	d037      	beq.n	800087a <HAL_GPIO_Init+0x182>
 800080a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800080e:	42b0      	cmp	r0, r6
 8000810:	d035      	beq.n	800087e <HAL_GPIO_Init+0x186>
 8000812:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000816:	42b0      	cmp	r0, r6
 8000818:	d033      	beq.n	8000882 <HAL_GPIO_Init+0x18a>
 800081a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800081e:	42b0      	cmp	r0, r6
 8000820:	bf14      	ite	ne
 8000822:	2607      	movne	r6, #7
 8000824:	2604      	moveq	r6, #4
 8000826:	fa06 f60c 	lsl.w	r6, r6, ip
 800082a:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800082e:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000830:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000832:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000834:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000838:	bf0c      	ite	eq
 800083a:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 800083c:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 800083e:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8000840:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000842:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000846:	bf0c      	ite	eq
 8000848:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 800084a:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 800084c:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800084e:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000850:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000854:	bf0c      	ite	eq
 8000856:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000858:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 800085a:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 800085c:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800085e:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000860:	bf54      	ite	pl
 8000862:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8000864:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8000866:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000868:	3301      	adds	r3, #1
 800086a:	2b10      	cmp	r3, #16
 800086c:	f47f af4f 	bne.w	800070e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000870:	b005      	add	sp, #20
 8000872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000876:	465e      	mov	r6, fp
 8000878:	e7d5      	b.n	8000826 <HAL_GPIO_Init+0x12e>
 800087a:	2601      	movs	r6, #1
 800087c:	e7d3      	b.n	8000826 <HAL_GPIO_Init+0x12e>
 800087e:	2602      	movs	r6, #2
 8000880:	e7d1      	b.n	8000826 <HAL_GPIO_Init+0x12e>
 8000882:	2603      	movs	r6, #3
 8000884:	e7cf      	b.n	8000826 <HAL_GPIO_Init+0x12e>
 8000886:	bf00      	nop
 8000888:	40013c00 	.word	0x40013c00
 800088c:	40020000 	.word	0x40020000
 8000890:	40023800 	.word	0x40023800

08000894 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000894:	b10a      	cbz	r2, 800089a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000896:	6181      	str	r1, [r0, #24]
 8000898:	4770      	bx	lr
 800089a:	0409      	lsls	r1, r1, #16
 800089c:	e7fb      	b.n	8000896 <HAL_GPIO_WritePin+0x2>
	...

080008a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008a0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008a4:	4604      	mov	r4, r0
 80008a6:	b908      	cbnz	r0, 80008ac <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80008a8:	2001      	movs	r0, #1
 80008aa:	e03f      	b.n	800092c <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008ac:	6803      	ldr	r3, [r0, #0]
 80008ae:	07dd      	lsls	r5, r3, #31
 80008b0:	d410      	bmi.n	80008d4 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008b2:	6823      	ldr	r3, [r4, #0]
 80008b4:	0798      	lsls	r0, r3, #30
 80008b6:	d45a      	bmi.n	800096e <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008b8:	6823      	ldr	r3, [r4, #0]
 80008ba:	071a      	lsls	r2, r3, #28
 80008bc:	f100 809c 	bmi.w	80009f8 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008c0:	6823      	ldr	r3, [r4, #0]
 80008c2:	075b      	lsls	r3, r3, #29
 80008c4:	f100 80ba 	bmi.w	8000a3c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80008c8:	69a0      	ldr	r0, [r4, #24]
 80008ca:	2800      	cmp	r0, #0
 80008cc:	f040 811b 	bne.w	8000b06 <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80008d0:	2000      	movs	r0, #0
 80008d2:	e02b      	b.n	800092c <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80008d4:	4ba4      	ldr	r3, [pc, #656]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
 80008d6:	689a      	ldr	r2, [r3, #8]
 80008d8:	f002 020c 	and.w	r2, r2, #12
 80008dc:	2a04      	cmp	r2, #4
 80008de:	d007      	beq.n	80008f0 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80008e0:	689a      	ldr	r2, [r3, #8]
 80008e2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80008e6:	2a08      	cmp	r2, #8
 80008e8:	d10a      	bne.n	8000900 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	0259      	lsls	r1, r3, #9
 80008ee:	d507      	bpl.n	8000900 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008f0:	4b9d      	ldr	r3, [pc, #628]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	039a      	lsls	r2, r3, #14
 80008f6:	d5dc      	bpl.n	80008b2 <HAL_RCC_OscConfig+0x12>
 80008f8:	6863      	ldr	r3, [r4, #4]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d1d9      	bne.n	80008b2 <HAL_RCC_OscConfig+0x12>
 80008fe:	e7d3      	b.n	80008a8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000900:	6863      	ldr	r3, [r4, #4]
 8000902:	4d99      	ldr	r5, [pc, #612]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
 8000904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000908:	d113      	bne.n	8000932 <HAL_RCC_OscConfig+0x92>
 800090a:	682b      	ldr	r3, [r5, #0]
 800090c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000910:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000912:	f7ff fe8f 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000916:	4d94      	ldr	r5, [pc, #592]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000918:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800091a:	682b      	ldr	r3, [r5, #0]
 800091c:	039b      	lsls	r3, r3, #14
 800091e:	d4c8      	bmi.n	80008b2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000920:	f7ff fe88 	bl	8000634 <HAL_GetTick>
 8000924:	1b80      	subs	r0, r0, r6
 8000926:	2864      	cmp	r0, #100	; 0x64
 8000928:	d9f7      	bls.n	800091a <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 800092a:	2003      	movs	r0, #3
}
 800092c:	b002      	add	sp, #8
 800092e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000932:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000936:	d104      	bne.n	8000942 <HAL_RCC_OscConfig+0xa2>
 8000938:	682b      	ldr	r3, [r5, #0]
 800093a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800093e:	602b      	str	r3, [r5, #0]
 8000940:	e7e3      	b.n	800090a <HAL_RCC_OscConfig+0x6a>
 8000942:	682a      	ldr	r2, [r5, #0]
 8000944:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000948:	602a      	str	r2, [r5, #0]
 800094a:	682a      	ldr	r2, [r5, #0]
 800094c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000950:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000952:	2b00      	cmp	r3, #0
 8000954:	d1dd      	bne.n	8000912 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 8000956:	f7ff fe6d 	bl	8000634 <HAL_GetTick>
 800095a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800095c:	682b      	ldr	r3, [r5, #0]
 800095e:	039f      	lsls	r7, r3, #14
 8000960:	d5a7      	bpl.n	80008b2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000962:	f7ff fe67 	bl	8000634 <HAL_GetTick>
 8000966:	1b80      	subs	r0, r0, r6
 8000968:	2864      	cmp	r0, #100	; 0x64
 800096a:	d9f7      	bls.n	800095c <HAL_RCC_OscConfig+0xbc>
 800096c:	e7dd      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800096e:	4b7e      	ldr	r3, [pc, #504]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
 8000970:	689a      	ldr	r2, [r3, #8]
 8000972:	f012 0f0c 	tst.w	r2, #12
 8000976:	d007      	beq.n	8000988 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000978:	689a      	ldr	r2, [r3, #8]
 800097a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800097e:	2a08      	cmp	r2, #8
 8000980:	d111      	bne.n	80009a6 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	025e      	lsls	r6, r3, #9
 8000986:	d40e      	bmi.n	80009a6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000988:	4b77      	ldr	r3, [pc, #476]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	0795      	lsls	r5, r2, #30
 800098e:	d502      	bpl.n	8000996 <HAL_RCC_OscConfig+0xf6>
 8000990:	68e2      	ldr	r2, [r4, #12]
 8000992:	2a01      	cmp	r2, #1
 8000994:	d188      	bne.n	80008a8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	6921      	ldr	r1, [r4, #16]
 800099a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800099e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80009a2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009a4:	e788      	b.n	80008b8 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009a6:	68e2      	ldr	r2, [r4, #12]
 80009a8:	4b70      	ldr	r3, [pc, #448]	; (8000b6c <HAL_RCC_OscConfig+0x2cc>)
 80009aa:	b1b2      	cbz	r2, 80009da <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80009ac:	2201      	movs	r2, #1
 80009ae:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009b0:	f7ff fe40 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009b4:	4d6c      	ldr	r5, [pc, #432]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80009b6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009b8:	682b      	ldr	r3, [r5, #0]
 80009ba:	0798      	lsls	r0, r3, #30
 80009bc:	d507      	bpl.n	80009ce <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009be:	682b      	ldr	r3, [r5, #0]
 80009c0:	6922      	ldr	r2, [r4, #16]
 80009c2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80009c6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80009ca:	602b      	str	r3, [r5, #0]
 80009cc:	e774      	b.n	80008b8 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009ce:	f7ff fe31 	bl	8000634 <HAL_GetTick>
 80009d2:	1b80      	subs	r0, r0, r6
 80009d4:	2802      	cmp	r0, #2
 80009d6:	d9ef      	bls.n	80009b8 <HAL_RCC_OscConfig+0x118>
 80009d8:	e7a7      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 80009da:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009dc:	f7ff fe2a 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009e0:	4d61      	ldr	r5, [pc, #388]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80009e2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009e4:	682b      	ldr	r3, [r5, #0]
 80009e6:	0799      	lsls	r1, r3, #30
 80009e8:	f57f af66 	bpl.w	80008b8 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009ec:	f7ff fe22 	bl	8000634 <HAL_GetTick>
 80009f0:	1b80      	subs	r0, r0, r6
 80009f2:	2802      	cmp	r0, #2
 80009f4:	d9f6      	bls.n	80009e4 <HAL_RCC_OscConfig+0x144>
 80009f6:	e798      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80009f8:	6962      	ldr	r2, [r4, #20]
 80009fa:	4b5d      	ldr	r3, [pc, #372]	; (8000b70 <HAL_RCC_OscConfig+0x2d0>)
 80009fc:	b17a      	cbz	r2, 8000a1e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80009fe:	2201      	movs	r2, #1
 8000a00:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a02:	f7ff fe17 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a06:	4d58      	ldr	r5, [pc, #352]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000a08:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a0a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a0c:	079f      	lsls	r7, r3, #30
 8000a0e:	f53f af57 	bmi.w	80008c0 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a12:	f7ff fe0f 	bl	8000634 <HAL_GetTick>
 8000a16:	1b80      	subs	r0, r0, r6
 8000a18:	2802      	cmp	r0, #2
 8000a1a:	d9f6      	bls.n	8000a0a <HAL_RCC_OscConfig+0x16a>
 8000a1c:	e785      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8000a1e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a20:	f7ff fe08 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a24:	4d50      	ldr	r5, [pc, #320]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000a26:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a28:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a2a:	0798      	lsls	r0, r3, #30
 8000a2c:	f57f af48 	bpl.w	80008c0 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a30:	f7ff fe00 	bl	8000634 <HAL_GetTick>
 8000a34:	1b80      	subs	r0, r0, r6
 8000a36:	2802      	cmp	r0, #2
 8000a38:	d9f6      	bls.n	8000a28 <HAL_RCC_OscConfig+0x188>
 8000a3a:	e776      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a3c:	4b4a      	ldr	r3, [pc, #296]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
 8000a3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a40:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000a44:	d128      	bne.n	8000a98 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a46:	9201      	str	r2, [sp, #4]
 8000a48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a4a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a4e:	641a      	str	r2, [r3, #64]	; 0x40
 8000a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a56:	9301      	str	r3, [sp, #4]
 8000a58:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000a5a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a5c:	4d45      	ldr	r5, [pc, #276]	; (8000b74 <HAL_RCC_OscConfig+0x2d4>)
 8000a5e:	682b      	ldr	r3, [r5, #0]
 8000a60:	05d9      	lsls	r1, r3, #23
 8000a62:	d51b      	bpl.n	8000a9c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a64:	68a3      	ldr	r3, [r4, #8]
 8000a66:	4d40      	ldr	r5, [pc, #256]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d127      	bne.n	8000abc <HAL_RCC_OscConfig+0x21c>
 8000a6c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a6e:	f043 0301 	orr.w	r3, r3, #1
 8000a72:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000a74:	f7ff fdde 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a78:	4d3b      	ldr	r5, [pc, #236]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000a7a:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a7c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a80:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a82:	079b      	lsls	r3, r3, #30
 8000a84:	d539      	bpl.n	8000afa <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000a86:	2e00      	cmp	r6, #0
 8000a88:	f43f af1e 	beq.w	80008c8 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a8c:	4a36      	ldr	r2, [pc, #216]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
 8000a8e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000a90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a94:	6413      	str	r3, [r2, #64]	; 0x40
 8000a96:	e717      	b.n	80008c8 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000a98:	2600      	movs	r6, #0
 8000a9a:	e7df      	b.n	8000a5c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a9c:	682b      	ldr	r3, [r5, #0]
 8000a9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aa2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000aa4:	f7ff fdc6 	bl	8000634 <HAL_GetTick>
 8000aa8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aaa:	682b      	ldr	r3, [r5, #0]
 8000aac:	05da      	lsls	r2, r3, #23
 8000aae:	d4d9      	bmi.n	8000a64 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ab0:	f7ff fdc0 	bl	8000634 <HAL_GetTick>
 8000ab4:	1bc0      	subs	r0, r0, r7
 8000ab6:	2802      	cmp	r0, #2
 8000ab8:	d9f7      	bls.n	8000aaa <HAL_RCC_OscConfig+0x20a>
 8000aba:	e736      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000abc:	2b05      	cmp	r3, #5
 8000abe:	d104      	bne.n	8000aca <HAL_RCC_OscConfig+0x22a>
 8000ac0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ac2:	f043 0304 	orr.w	r3, r3, #4
 8000ac6:	672b      	str	r3, [r5, #112]	; 0x70
 8000ac8:	e7d0      	b.n	8000a6c <HAL_RCC_OscConfig+0x1cc>
 8000aca:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000acc:	f022 0201 	bic.w	r2, r2, #1
 8000ad0:	672a      	str	r2, [r5, #112]	; 0x70
 8000ad2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000ad4:	f022 0204 	bic.w	r2, r2, #4
 8000ad8:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d1ca      	bne.n	8000a74 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000ade:	f7ff fda9 	bl	8000634 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ae2:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000ae6:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ae8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000aea:	0798      	lsls	r0, r3, #30
 8000aec:	d5cb      	bpl.n	8000a86 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000aee:	f7ff fda1 	bl	8000634 <HAL_GetTick>
 8000af2:	1bc0      	subs	r0, r0, r7
 8000af4:	4540      	cmp	r0, r8
 8000af6:	d9f7      	bls.n	8000ae8 <HAL_RCC_OscConfig+0x248>
 8000af8:	e717      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000afa:	f7ff fd9b 	bl	8000634 <HAL_GetTick>
 8000afe:	1bc0      	subs	r0, r0, r7
 8000b00:	4540      	cmp	r0, r8
 8000b02:	d9bd      	bls.n	8000a80 <HAL_RCC_OscConfig+0x1e0>
 8000b04:	e711      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b06:	4d18      	ldr	r5, [pc, #96]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
 8000b08:	68ab      	ldr	r3, [r5, #8]
 8000b0a:	f003 030c 	and.w	r3, r3, #12
 8000b0e:	2b08      	cmp	r3, #8
 8000b10:	d047      	beq.n	8000ba2 <HAL_RCC_OscConfig+0x302>
 8000b12:	4e19      	ldr	r6, [pc, #100]	; (8000b78 <HAL_RCC_OscConfig+0x2d8>)
 8000b14:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b16:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000b18:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b1a:	d135      	bne.n	8000b88 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000b1c:	f7ff fd8a 	bl	8000634 <HAL_GetTick>
 8000b20:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b22:	682b      	ldr	r3, [r5, #0]
 8000b24:	0199      	lsls	r1, r3, #6
 8000b26:	d429      	bmi.n	8000b7c <HAL_RCC_OscConfig+0x2dc>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b28:	6a22      	ldr	r2, [r4, #32]
 8000b2a:	69e3      	ldr	r3, [r4, #28]
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b30:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b34:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b36:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b3a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b3c:	4c0a      	ldr	r4, [pc, #40]	; (8000b68 <HAL_RCC_OscConfig+0x2c8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b3e:	0852      	lsrs	r2, r2, #1
 8000b40:	3a01      	subs	r2, #1
 8000b42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b46:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b48:	2301      	movs	r3, #1
 8000b4a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b4c:	f7ff fd72 	bl	8000634 <HAL_GetTick>
 8000b50:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b52:	6823      	ldr	r3, [r4, #0]
 8000b54:	019a      	lsls	r2, r3, #6
 8000b56:	f53f aebb 	bmi.w	80008d0 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b5a:	f7ff fd6b 	bl	8000634 <HAL_GetTick>
 8000b5e:	1b40      	subs	r0, r0, r5
 8000b60:	2802      	cmp	r0, #2
 8000b62:	d9f6      	bls.n	8000b52 <HAL_RCC_OscConfig+0x2b2>
 8000b64:	e6e1      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
 8000b66:	bf00      	nop
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	42470000 	.word	0x42470000
 8000b70:	42470e80 	.word	0x42470e80
 8000b74:	40007000 	.word	0x40007000
 8000b78:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b7c:	f7ff fd5a 	bl	8000634 <HAL_GetTick>
 8000b80:	1bc0      	subs	r0, r0, r7
 8000b82:	2802      	cmp	r0, #2
 8000b84:	d9cd      	bls.n	8000b22 <HAL_RCC_OscConfig+0x282>
 8000b86:	e6d0      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 8000b88:	f7ff fd54 	bl	8000634 <HAL_GetTick>
 8000b8c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b8e:	682b      	ldr	r3, [r5, #0]
 8000b90:	019b      	lsls	r3, r3, #6
 8000b92:	f57f ae9d 	bpl.w	80008d0 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b96:	f7ff fd4d 	bl	8000634 <HAL_GetTick>
 8000b9a:	1b00      	subs	r0, r0, r4
 8000b9c:	2802      	cmp	r0, #2
 8000b9e:	d9f6      	bls.n	8000b8e <HAL_RCC_OscConfig+0x2ee>
 8000ba0:	e6c3      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ba2:	2801      	cmp	r0, #1
 8000ba4:	f43f aec2 	beq.w	800092c <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->CFGR;
 8000ba8:	68a8      	ldr	r0, [r5, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000baa:	69e3      	ldr	r3, [r4, #28]
 8000bac:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	f47f ae79 	bne.w	80008a8 <HAL_RCC_OscConfig+0x8>
 8000bb6:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000bb8:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	f47f ae73 	bne.w	80008a8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000bc2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000bc4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000bc8:	4003      	ands	r3, r0
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	f47f ae6c 	bne.w	80008a8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000bd0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000bd2:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	f47f ae66 	bne.w	80008a8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000bdc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8000bde:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 8000be2:	1ac0      	subs	r0, r0, r3
 8000be4:	bf18      	it	ne
 8000be6:	2001      	movne	r0, #1
 8000be8:	e6a0      	b.n	800092c <HAL_RCC_OscConfig+0x8c>
 8000bea:	bf00      	nop

08000bec <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bec:	4913      	ldr	r1, [pc, #76]	; (8000c3c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000bee:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bf0:	688b      	ldr	r3, [r1, #8]
 8000bf2:	f003 030c 	and.w	r3, r3, #12
 8000bf6:	2b04      	cmp	r3, #4
 8000bf8:	d003      	beq.n	8000c02 <HAL_RCC_GetSysClockFreq+0x16>
 8000bfa:	2b08      	cmp	r3, #8
 8000bfc:	d003      	beq.n	8000c06 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000bfe:	4810      	ldr	r0, [pc, #64]	; (8000c40 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000c00:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000c02:	4810      	ldr	r0, [pc, #64]	; (8000c44 <HAL_RCC_GetSysClockFreq+0x58>)
 8000c04:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c06:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c08:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c0a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c0c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c10:	bf14      	ite	ne
 8000c12:	480c      	ldrne	r0, [pc, #48]	; (8000c44 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c14:	480a      	ldreq	r0, [pc, #40]	; (8000c40 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c16:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000c1a:	bf18      	it	ne
 8000c1c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c1e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c22:	fba1 0100 	umull	r0, r1, r1, r0
 8000c26:	f7ff fb33 	bl	8000290 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000c2a:	4b04      	ldr	r3, [pc, #16]	; (8000c3c <HAL_RCC_GetSysClockFreq+0x50>)
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000c32:	3301      	adds	r3, #1
 8000c34:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000c36:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c3a:	bd08      	pop	{r3, pc}
 8000c3c:	40023800 	.word	0x40023800
 8000c40:	00f42400 	.word	0x00f42400
 8000c44:	007a1200 	.word	0x007a1200

08000c48 <HAL_RCC_ClockConfig>:
{
 8000c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c4c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000c4e:	4604      	mov	r4, r0
 8000c50:	b910      	cbnz	r0, 8000c58 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000c52:	2001      	movs	r0, #1
 8000c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c58:	4b44      	ldr	r3, [pc, #272]	; (8000d6c <HAL_RCC_ClockConfig+0x124>)
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	f002 020f 	and.w	r2, r2, #15
 8000c60:	428a      	cmp	r2, r1
 8000c62:	d329      	bcc.n	8000cb8 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c64:	6821      	ldr	r1, [r4, #0]
 8000c66:	078f      	lsls	r7, r1, #30
 8000c68:	d42e      	bmi.n	8000cc8 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c6a:	07c8      	lsls	r0, r1, #31
 8000c6c:	d441      	bmi.n	8000cf2 <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000c6e:	4b3f      	ldr	r3, [pc, #252]	; (8000d6c <HAL_RCC_ClockConfig+0x124>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	f002 020f 	and.w	r2, r2, #15
 8000c76:	4295      	cmp	r5, r2
 8000c78:	d367      	bcc.n	8000d4a <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c7a:	6822      	ldr	r2, [r4, #0]
 8000c7c:	0751      	lsls	r1, r2, #29
 8000c7e:	d46d      	bmi.n	8000d5c <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c80:	0713      	lsls	r3, r2, #28
 8000c82:	d507      	bpl.n	8000c94 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000c84:	4a3a      	ldr	r2, [pc, #232]	; (8000d70 <HAL_RCC_ClockConfig+0x128>)
 8000c86:	6921      	ldr	r1, [r4, #16]
 8000c88:	6893      	ldr	r3, [r2, #8]
 8000c8a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000c8e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c92:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000c94:	f7ff ffaa 	bl	8000bec <HAL_RCC_GetSysClockFreq>
 8000c98:	4b35      	ldr	r3, [pc, #212]	; (8000d70 <HAL_RCC_ClockConfig+0x128>)
 8000c9a:	4a36      	ldr	r2, [pc, #216]	; (8000d74 <HAL_RCC_ClockConfig+0x12c>)
 8000c9c:	689b      	ldr	r3, [r3, #8]
 8000c9e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000ca2:	5cd3      	ldrb	r3, [r2, r3]
 8000ca4:	40d8      	lsrs	r0, r3
 8000ca6:	4b34      	ldr	r3, [pc, #208]	; (8000d78 <HAL_RCC_ClockConfig+0x130>)
 8000ca8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8000caa:	4b34      	ldr	r3, [pc, #208]	; (8000d7c <HAL_RCC_ClockConfig+0x134>)
 8000cac:	6818      	ldr	r0, [r3, #0]
 8000cae:	f7ff fc77 	bl	80005a0 <HAL_InitTick>
  return HAL_OK;
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cb8:	b2ca      	uxtb	r2, r1
 8000cba:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f003 030f 	and.w	r3, r3, #15
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d1c5      	bne.n	8000c52 <HAL_RCC_ClockConfig+0xa>
 8000cc6:	e7cd      	b.n	8000c64 <HAL_RCC_ClockConfig+0x1c>
 8000cc8:	4b29      	ldr	r3, [pc, #164]	; (8000d70 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cca:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cce:	bf1e      	ittt	ne
 8000cd0:	689a      	ldrne	r2, [r3, #8]
 8000cd2:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000cd6:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cd8:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000cda:	bf42      	ittt	mi
 8000cdc:	689a      	ldrmi	r2, [r3, #8]
 8000cde:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000ce2:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ce4:	689a      	ldr	r2, [r3, #8]
 8000ce6:	68a0      	ldr	r0, [r4, #8]
 8000ce8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000cec:	4302      	orrs	r2, r0
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	e7bb      	b.n	8000c6a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cf2:	6862      	ldr	r2, [r4, #4]
 8000cf4:	4b1e      	ldr	r3, [pc, #120]	; (8000d70 <HAL_RCC_ClockConfig+0x128>)
 8000cf6:	2a01      	cmp	r2, #1
 8000cf8:	d11d      	bne.n	8000d36 <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d00:	d0a7      	beq.n	8000c52 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d02:	4e1b      	ldr	r6, [pc, #108]	; (8000d70 <HAL_RCC_ClockConfig+0x128>)
 8000d04:	68b3      	ldr	r3, [r6, #8]
 8000d06:	f023 0303 	bic.w	r3, r3, #3
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000d0e:	f7ff fc91 	bl	8000634 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d12:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000d16:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d18:	68b3      	ldr	r3, [r6, #8]
 8000d1a:	6862      	ldr	r2, [r4, #4]
 8000d1c:	f003 030c 	and.w	r3, r3, #12
 8000d20:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000d24:	d0a3      	beq.n	8000c6e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d26:	f7ff fc85 	bl	8000634 <HAL_GetTick>
 8000d2a:	1bc0      	subs	r0, r0, r7
 8000d2c:	4540      	cmp	r0, r8
 8000d2e:	d9f3      	bls.n	8000d18 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8000d30:	2003      	movs	r0, #3
}
 8000d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d36:	1e91      	subs	r1, r2, #2
 8000d38:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d3a:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d3c:	d802      	bhi.n	8000d44 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d3e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d42:	e7dd      	b.n	8000d00 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d44:	f013 0f02 	tst.w	r3, #2
 8000d48:	e7da      	b.n	8000d00 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d4a:	b2ea      	uxtb	r2, r5
 8000d4c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f003 030f 	and.w	r3, r3, #15
 8000d54:	429d      	cmp	r5, r3
 8000d56:	f47f af7c 	bne.w	8000c52 <HAL_RCC_ClockConfig+0xa>
 8000d5a:	e78e      	b.n	8000c7a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d5c:	4904      	ldr	r1, [pc, #16]	; (8000d70 <HAL_RCC_ClockConfig+0x128>)
 8000d5e:	68e0      	ldr	r0, [r4, #12]
 8000d60:	688b      	ldr	r3, [r1, #8]
 8000d62:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000d66:	4303      	orrs	r3, r0
 8000d68:	608b      	str	r3, [r1, #8]
 8000d6a:	e789      	b.n	8000c80 <HAL_RCC_ClockConfig+0x38>
 8000d6c:	40023c00 	.word	0x40023c00
 8000d70:	40023800 	.word	0x40023800
 8000d74:	08001d13 	.word	0x08001d13
 8000d78:	20000008 	.word	0x20000008
 8000d7c:	20000004 	.word	0x20000004

08000d80 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000d80:	4b04      	ldr	r3, [pc, #16]	; (8000d94 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000d82:	4a05      	ldr	r2, [pc, #20]	; (8000d98 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000d84:	689b      	ldr	r3, [r3, #8]
 8000d86:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000d8a:	5cd3      	ldrb	r3, [r2, r3]
 8000d8c:	4a03      	ldr	r2, [pc, #12]	; (8000d9c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000d8e:	6810      	ldr	r0, [r2, #0]
}
 8000d90:	40d8      	lsrs	r0, r3
 8000d92:	4770      	bx	lr
 8000d94:	40023800 	.word	0x40023800
 8000d98:	08001d23 	.word	0x08001d23
 8000d9c:	20000008 	.word	0x20000008

08000da0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000da0:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000da2:	4a05      	ldr	r2, [pc, #20]	; (8000db8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000da4:	689b      	ldr	r3, [r3, #8]
 8000da6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000daa:	5cd3      	ldrb	r3, [r2, r3]
 8000dac:	4a03      	ldr	r2, [pc, #12]	; (8000dbc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000dae:	6810      	ldr	r0, [r2, #0]
}
 8000db0:	40d8      	lsrs	r0, r3
 8000db2:	4770      	bx	lr
 8000db4:	40023800 	.word	0x40023800
 8000db8:	08001d23 	.word	0x08001d23
 8000dbc:	20000008 	.word	0x20000008

08000dc0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000dc0:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000dc2:	6803      	ldr	r3, [r0, #0]
 8000dc4:	68c1      	ldr	r1, [r0, #12]
 8000dc6:	691a      	ldr	r2, [r3, #16]
{
 8000dc8:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000dca:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000dce:	430a      	orrs	r2, r1
 8000dd0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000dd2:	6925      	ldr	r5, [r4, #16]
 8000dd4:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 8000dd6:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000dd8:	69c0      	ldr	r0, [r0, #28]
 8000dda:	432a      	orrs	r2, r5
 8000ddc:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8000dde:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000de2:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8000de4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000de8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8000dea:	430a      	orrs	r2, r1
 8000dec:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000dee:	695a      	ldr	r2, [r3, #20]
 8000df0:	69a1      	ldr	r1, [r4, #24]
 8000df2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000df6:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000df8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000dfc:	615a      	str	r2, [r3, #20]
 8000dfe:	4a25      	ldr	r2, [pc, #148]	; (8000e94 <UART_SetConfig+0xd4>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e00:	d129      	bne.n	8000e56 <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d003      	beq.n	8000e0e <UART_SetConfig+0x4e>
 8000e06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d120      	bne.n	8000e50 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8000e0e:	f7ff ffc7 	bl	8000da0 <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8000e12:	6862      	ldr	r2, [r4, #4]
 8000e14:	6825      	ldr	r5, [r4, #0]
 8000e16:	1892      	adds	r2, r2, r2
 8000e18:	f04f 0300 	mov.w	r3, #0
 8000e1c:	f04f 0119 	mov.w	r1, #25
 8000e20:	415b      	adcs	r3, r3
 8000e22:	fba0 0101 	umull	r0, r1, r0, r1
 8000e26:	f7ff fa33 	bl	8000290 <__aeabi_uldivmod>
 8000e2a:	2164      	movs	r1, #100	; 0x64
 8000e2c:	fbb0 f4f1 	udiv	r4, r0, r1
 8000e30:	fb01 0314 	mls	r3, r1, r4, r0
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	3332      	adds	r3, #50	; 0x32
 8000e38:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e3c:	f003 0207 	and.w	r2, r3, #7
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8000e46:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000e4a:	4413      	add	r3, r2
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000e4c:	60ab      	str	r3, [r5, #8]
 8000e4e:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8000e50:	f7ff ff96 	bl	8000d80 <HAL_RCC_GetPCLK1Freq>
 8000e54:	e7dd      	b.n	8000e12 <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d002      	beq.n	8000e60 <UART_SetConfig+0xa0>
 8000e5a:	4a0f      	ldr	r2, [pc, #60]	; (8000e98 <UART_SetConfig+0xd8>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d116      	bne.n	8000e8e <UART_SetConfig+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
 8000e60:	f7ff ff9e 	bl	8000da0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000e64:	6863      	ldr	r3, [r4, #4]
 8000e66:	6825      	ldr	r5, [r4, #0]
 8000e68:	2119      	movs	r1, #25
 8000e6a:	009a      	lsls	r2, r3, #2
 8000e6c:	fba0 0101 	umull	r0, r1, r0, r1
 8000e70:	0f9b      	lsrs	r3, r3, #30
 8000e72:	f7ff fa0d 	bl	8000290 <__aeabi_uldivmod>
 8000e76:	2264      	movs	r2, #100	; 0x64
 8000e78:	fbb0 f1f2 	udiv	r1, r0, r2
 8000e7c:	fb02 0311 	mls	r3, r2, r1, r0
 8000e80:	011b      	lsls	r3, r3, #4
 8000e82:	3332      	adds	r3, #50	; 0x32
 8000e84:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e88:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8000e8c:	e7de      	b.n	8000e4c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK1Freq();
 8000e8e:	f7ff ff77 	bl	8000d80 <HAL_RCC_GetPCLK1Freq>
 8000e92:	e7e7      	b.n	8000e64 <UART_SetConfig+0xa4>
 8000e94:	40011000 	.word	0x40011000
 8000e98:	40011400 	.word	0x40011400

08000e9c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8000e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e9e:	4604      	mov	r4, r0
 8000ea0:	460e      	mov	r6, r1
 8000ea2:	4617      	mov	r7, r2
 8000ea4:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000ea6:	6821      	ldr	r1, [r4, #0]
 8000ea8:	680b      	ldr	r3, [r1, #0]
 8000eaa:	ea36 0303 	bics.w	r3, r6, r3
 8000eae:	d101      	bne.n	8000eb4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8000eb0:	2000      	movs	r0, #0
}
 8000eb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000eb4:	1c6b      	adds	r3, r5, #1
 8000eb6:	d0f7      	beq.n	8000ea8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000eb8:	b995      	cbnz	r5, 8000ee0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000eba:	6823      	ldr	r3, [r4, #0]
 8000ebc:	68da      	ldr	r2, [r3, #12]
 8000ebe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8000ec2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000ec4:	695a      	ldr	r2, [r3, #20]
 8000ec6:	f022 0201 	bic.w	r2, r2, #1
 8000eca:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8000ecc:	2320      	movs	r3, #32
 8000ece:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8000ed2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8000edc:	2003      	movs	r0, #3
 8000ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000ee0:	f7ff fba8 	bl	8000634 <HAL_GetTick>
 8000ee4:	1bc0      	subs	r0, r0, r7
 8000ee6:	4285      	cmp	r5, r0
 8000ee8:	d2dd      	bcs.n	8000ea6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8000eea:	e7e6      	b.n	8000eba <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08000eec <HAL_UART_Init>:
{
 8000eec:	b510      	push	{r4, lr}
  if (huart == NULL)
 8000eee:	4604      	mov	r4, r0
 8000ef0:	b340      	cbz	r0, 8000f44 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8000ef2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000ef6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000efa:	b91b      	cbnz	r3, 8000f04 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8000efc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000f00:	f000 f9f8 	bl	80012f4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8000f04:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000f06:	2324      	movs	r3, #36	; 0x24
 8000f08:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000f0c:	68d3      	ldr	r3, [r2, #12]
 8000f0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000f12:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000f14:	4620      	mov	r0, r4
 8000f16:	f7ff ff53 	bl	8000dc0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000f1a:	6823      	ldr	r3, [r4, #0]
 8000f1c:	691a      	ldr	r2, [r3, #16]
 8000f1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000f22:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000f24:	695a      	ldr	r2, [r3, #20]
 8000f26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000f2a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8000f2c:	68da      	ldr	r2, [r3, #12]
 8000f2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000f32:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f34:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8000f36:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f38:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8000f3a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8000f3e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8000f42:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f44:	2001      	movs	r0, #1
}
 8000f46:	bd10      	pop	{r4, pc}

08000f48 <HAL_UART_Transmit>:
{
 8000f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000f4c:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8000f4e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000f52:	2b20      	cmp	r3, #32
{
 8000f54:	4604      	mov	r4, r0
 8000f56:	460d      	mov	r5, r1
 8000f58:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8000f5a:	d151      	bne.n	8001000 <HAL_UART_Transmit+0xb8>
    if ((pData == NULL) || (Size == 0U))
 8000f5c:	2900      	cmp	r1, #0
 8000f5e:	d04c      	beq.n	8000ffa <HAL_UART_Transmit+0xb2>
 8000f60:	2a00      	cmp	r2, #0
 8000f62:	d04a      	beq.n	8000ffa <HAL_UART_Transmit+0xb2>
    __HAL_LOCK(huart);
 8000f64:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d049      	beq.n	8001000 <HAL_UART_Transmit+0xb8>
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f72:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000f76:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f78:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000f7c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8000f80:	f7ff fb58 	bl	8000634 <HAL_GetTick>
    huart->TxXferSize = Size;
 8000f84:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8000f88:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8000f8a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 8000f8e:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 8000f92:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8000f94:	b29b      	uxth	r3, r3
 8000f96:	b95b      	cbnz	r3, 8000fb0 <HAL_UART_Transmit+0x68>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000f98:	463b      	mov	r3, r7
 8000f9a:	4632      	mov	r2, r6
 8000f9c:	2140      	movs	r1, #64	; 0x40
 8000f9e:	4620      	mov	r0, r4
 8000fa0:	f7ff ff7c 	bl	8000e9c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000fa4:	b9a0      	cbnz	r0, 8000fd0 <HAL_UART_Transmit+0x88>
    huart->gState = HAL_UART_STATE_READY;
 8000fa6:	2320      	movs	r3, #32
 8000fa8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8000fac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->TxXferCount--;
 8000fb0:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000fb8:	68a3      	ldr	r3, [r4, #8]
 8000fba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000fbe:	4632      	mov	r2, r6
 8000fc0:	463b      	mov	r3, r7
 8000fc2:	f04f 0180 	mov.w	r1, #128	; 0x80
 8000fc6:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000fc8:	d10e      	bne.n	8000fe8 <HAL_UART_Transmit+0xa0>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000fca:	f7ff ff67 	bl	8000e9c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000fce:	b110      	cbz	r0, 8000fd6 <HAL_UART_Transmit+0x8e>
          return HAL_TIMEOUT;
 8000fd0:	2003      	movs	r0, #3
 8000fd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8000fd6:	882b      	ldrh	r3, [r5, #0]
 8000fd8:	6822      	ldr	r2, [r4, #0]
 8000fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000fde:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8000fe0:	6923      	ldr	r3, [r4, #16]
 8000fe2:	b943      	cbnz	r3, 8000ff6 <HAL_UART_Transmit+0xae>
          pData += 2U;
 8000fe4:	3502      	adds	r5, #2
 8000fe6:	e7d4      	b.n	8000f92 <HAL_UART_Transmit+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000fe8:	f7ff ff58 	bl	8000e9c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000fec:	2800      	cmp	r0, #0
 8000fee:	d1ef      	bne.n	8000fd0 <HAL_UART_Transmit+0x88>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8000ff0:	6823      	ldr	r3, [r4, #0]
 8000ff2:	782a      	ldrb	r2, [r5, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	3501      	adds	r5, #1
 8000ff8:	e7cb      	b.n	8000f92 <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8001000:	2002      	movs	r0, #2
}
 8001002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001006 <MBRTU_WriteSingleRegister>:
 8001006:	2000      	movs	r0, #0
 8001008:	4770      	bx	lr

0800100a <MBRTU_ReadSingleRegister>:

mb_error_t MBRTU_ReadSingleRegister(uint8_t             slave_addr,
                                    uint8_t             register_name,
                                    uint16_t            data){
	return MB_ERR_STATUS_SUCCESS;
}
 800100a:	2000      	movs	r0, #0
 800100c:	4770      	bx	lr
	...

08001010 <Modbus_Init>:
mb_error_t Modbus_Init(mb_type_mode_t type,
		               mb_work_mode_t mode,
					   modbus_defenition_t *handler){

	mb_error_t result = MB_ERR_STATUS_UNCORRECT_PARAM;
	if(mode > MB_WORKMDODE_AMOUNT){
 8001010:	2902      	cmp	r1, #2
 8001012:	d80e      	bhi.n	8001032 <Modbus_Init+0x22>
		return result;
	}

	(*handler).status   = MB_STATUS_FREE;
 8001014:	2300      	movs	r3, #0
 8001016:	7093      	strb	r3, [r2, #2]
	(*handler).typemode = type;
 8001018:	7010      	strb	r0, [r2, #0]
	(*handler).workmode = mode;
 800101a:	7051      	strb	r1, [r2, #1]

	switch(type){
 800101c:	b120      	cbz	r0, 8001028 <Modbus_Init+0x18>
 800101e:	2801      	cmp	r0, #1
	mb_error_t result = MB_ERR_STATUS_UNCORRECT_PARAM;
 8001020:	bf0c      	ite	eq
 8001022:	2004      	moveq	r0, #4
 8001024:	2001      	movne	r0, #1
 8001026:	4770      	bx	lr
		case MB_TYPEMODE_RTU:{

            #if MODBUS_COMMAND_WRITE_SINGLE_REGISTER
			 (*handler).wsr_function = MBRTU_WriteSingleRegister;
 8001028:	4b03      	ldr	r3, [pc, #12]	; (8001038 <Modbus_Init+0x28>)
 800102a:	60d3      	str	r3, [r2, #12]
            #endif

            #if MODBUS_COMMAND_READ_SINGLE_REGISTER
			 (*handler).rsr_function = MBRTU_ReadSingleRegister;
 800102c:	4b03      	ldr	r3, [pc, #12]	; (800103c <Modbus_Init+0x2c>)
 800102e:	6113      	str	r3, [r2, #16]
            #endif

			result = MB_ERR_STATUS_SUCCESS;
		}break;
 8001030:	4770      	bx	lr
		return result;
 8001032:	2001      	movs	r0, #1
		default:
		break;
	}

	return result;
}
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	08001007 	.word	0x08001007
 800103c:	0800100b 	.word	0x0800100b

08001040 <Modbus_OperationDoneClbk>:

void       Modbus_OperationDoneClbk(modbus_defenition_t *handler){
	handler->status   = MB_STATUS_FREE;
 8001040:	2300      	movs	r3, #0
 8001042:	7083      	strb	r3, [r0, #2]
 8001044:	4770      	bx	lr

08001046 <Modbus_WriteSingleRegister>:
}

mb_error_t Modbus_WriteSingleRegister(modbus_defenition_t *handler,
		                              uint8_t             slave_addr,
								      uint8_t             register_name,
								      uint16_t            data){
 8001046:	b430      	push	{r4, r5}
 8001048:	460d      	mov	r5, r1
 800104a:	4611      	mov	r1, r2

  #if MODBUS_COMMAND_WRITE_SINGLE_REGISTER
	mb_error_t result = MB_ERR_STATUS_BUS_BUISY;

    if( handler->status == MB_STATUS_FREE){
 800104c:	7882      	ldrb	r2, [r0, #2]
 800104e:	b93a      	cbnz	r2, 8001060 <Modbus_WriteSingleRegister+0x1a>
       handler->status = MB_STATUS_BUISY;
	   result          = handler->wsr_function(slave_addr, register_name, data);
 8001050:	68c4      	ldr	r4, [r0, #12]
       handler->status = MB_STATUS_BUISY;
 8001052:	2201      	movs	r2, #1
 8001054:	7082      	strb	r2, [r0, #2]
	   result          = handler->wsr_function(slave_addr, register_name, data);
 8001056:	461a      	mov	r2, r3
 8001058:	4628      	mov	r0, r5
 800105a:	4623      	mov	r3, r4
    }
    return result;
   #else
	  return MB_ERR_STATUS_NOT_SUPPORTED;
  #endif
}
 800105c:	bc30      	pop	{r4, r5}
	   result          = handler->wsr_function(slave_addr, register_name, data);
 800105e:	4718      	bx	r3
}
 8001060:	2002      	movs	r0, #2
 8001062:	bc30      	pop	{r4, r5}
 8001064:	4770      	bx	lr

08001066 <Modbus_ReadSingleRegister>:

mb_error_t Modbus_ReadSingleRegister(modbus_defenition_t *handler,
		                             uint8_t             slave_addr,
								     uint8_t             register_name,
								     uint16_t            *data){
 8001066:	b430      	push	{r4, r5}
 8001068:	460d      	mov	r5, r1
 800106a:	4611      	mov	r1, r2

    #if MODBUS_COMMAND_READ_SINGLE_REGISTER
	  mb_error_t result = MB_ERR_STATUS_BUS_BUISY;
	  if(handler->status == MB_STATUS_FREE){
 800106c:	7882      	ldrb	r2, [r0, #2]
 800106e:	b93a      	cbnz	r2, 8001080 <Modbus_ReadSingleRegister+0x1a>
		 handler->status  = MB_STATUS_BUISY;
	     result           =  handler->rsr_function(slave_addr, register_name, data);
 8001070:	6904      	ldr	r4, [r0, #16]
		 handler->status  = MB_STATUS_BUISY;
 8001072:	2201      	movs	r2, #1
 8001074:	7082      	strb	r2, [r0, #2]
	     result           =  handler->rsr_function(slave_addr, register_name, data);
 8001076:	b29a      	uxth	r2, r3
 8001078:	4628      	mov	r0, r5
 800107a:	4623      	mov	r3, r4
	  return result;
    #else
	  return MB_ERR_STATUS_NOT_SUPPORTED;
    #endif

}
 800107c:	bc30      	pop	{r4, r5}
	     result           =  handler->rsr_function(slave_addr, register_name, data);
 800107e:	4718      	bx	r3
}
 8001080:	2002      	movs	r0, #2
 8001082:	bc30      	pop	{r4, r5}
 8001084:	4770      	bx	lr
	...

08001088 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001088:	b530      	push	{r4, r5, lr}
 800108a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108c:	2230      	movs	r2, #48	; 0x30
 800108e:	2100      	movs	r1, #0
 8001090:	a808      	add	r0, sp, #32
 8001092:	f000 f9f4 	bl	800147e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001096:	2100      	movs	r1, #0
 8001098:	2214      	movs	r2, #20
 800109a:	a803      	add	r0, sp, #12
 800109c:	f000 f9ef 	bl	800147e <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a0:	2400      	movs	r4, #0
 80010a2:	4b1c      	ldr	r3, [pc, #112]	; (8001114 <SystemClock_Config+0x8c>)
 80010a4:	9401      	str	r4, [sp, #4]
 80010a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010a8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80010ac:	641a      	str	r2, [r3, #64]	; 0x40
 80010ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010b0:	4a19      	ldr	r2, [pc, #100]	; (8001118 <SystemClock_Config+0x90>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b6:	9301      	str	r3, [sp, #4]
 80010b8:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010ba:	9402      	str	r4, [sp, #8]
 80010bc:	6813      	ldr	r3, [r2, #0]
 80010be:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80010c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010c6:	6013      	str	r3, [r2, #0]
 80010c8:	6813      	ldr	r3, [r2, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010ca:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010d0:	9302      	str	r3, [sp, #8]
 80010d2:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010d4:	2301      	movs	r3, #1
 80010d6:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010d8:	2310      	movs	r3, #16
 80010da:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 16;
 80010dc:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80010de:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80010e2:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80010e4:	2304      	movs	r3, #4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010e6:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80010e8:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ea:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010ec:	2307      	movs	r3, #7
 80010ee:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010f0:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f2:	950e      	str	r5, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f4:	f7ff fbd4 	bl	80008a0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010f8:	230f      	movs	r3, #15
 80010fa:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010fc:	4629      	mov	r1, r5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001102:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001104:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001106:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001108:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800110a:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800110c:	f7ff fd9c 	bl	8000c48 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001110:	b015      	add	sp, #84	; 0x54
 8001112:	bd30      	pop	{r4, r5, pc}
 8001114:	40023800 	.word	0x40023800
 8001118:	40007000 	.word	0x40007000

0800111c <main>:
{
 800111c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800111e:	b0bd      	sub	sp, #244	; 0xf4
  HAL_Init();
 8001120:	f7ff fa62 	bl	80005e8 <HAL_Init>
  SystemClock_Config();
 8001124:	f7ff ffb0 	bl	8001088 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001128:	2214      	movs	r2, #20
 800112a:	2100      	movs	r1, #0
 800112c:	a80a      	add	r0, sp, #40	; 0x28
 800112e:	f000 f9a6 	bl	800147e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001132:	2400      	movs	r4, #0
 8001134:	4b57      	ldr	r3, [pc, #348]	; (8001294 <main+0x178>)
 8001136:	9401      	str	r4, [sp, #4]
 8001138:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800113a:	4857      	ldr	r0, [pc, #348]	; (8001298 <main+0x17c>)
  huart2.Instance = USART2;
 800113c:	4d57      	ldr	r5, [pc, #348]	; (800129c <main+0x180>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800113e:	f042 0204 	orr.w	r2, r2, #4
 8001142:	631a      	str	r2, [r3, #48]	; 0x30
 8001144:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001146:	f002 0204 	and.w	r2, r2, #4
 800114a:	9201      	str	r2, [sp, #4]
 800114c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800114e:	9402      	str	r4, [sp, #8]
 8001150:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001152:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001156:	631a      	str	r2, [r3, #48]	; 0x30
 8001158:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800115a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800115e:	9202      	str	r2, [sp, #8]
 8001160:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001162:	9403      	str	r4, [sp, #12]
 8001164:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001166:	f042 0201 	orr.w	r2, r2, #1
 800116a:	631a      	str	r2, [r3, #48]	; 0x30
 800116c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800116e:	f002 0201 	and.w	r2, r2, #1
 8001172:	9203      	str	r2, [sp, #12]
 8001174:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001176:	9404      	str	r4, [sp, #16]
 8001178:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800117a:	f042 0202 	orr.w	r2, r2, #2
 800117e:	631a      	str	r2, [r3, #48]	; 0x30
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001186:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001188:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800118a:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800118c:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800118e:	f7ff fb81 	bl	8000894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001192:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001196:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001198:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800119a:	4b41      	ldr	r3, [pc, #260]	; (80012a0 <main+0x184>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800119c:	4841      	ldr	r0, [pc, #260]	; (80012a4 <main+0x188>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800119e:	930b      	str	r3, [sp, #44]	; 0x2c

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a0:	2601      	movs	r6, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011a4:	f7ff faa8 	bl	80006f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin;
 80011a8:	2320      	movs	r3, #32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011aa:	a90a      	add	r1, sp, #40	; 0x28
 80011ac:	483a      	ldr	r0, [pc, #232]	; (8001298 <main+0x17c>)
  GPIO_InitStruct.Pin = LD2_Pin;
 80011ae:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b0:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b4:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011b6:	f7ff fa9f 	bl	80006f8 <HAL_GPIO_Init>
  huart2.Init.BaudRate = 115200;
 80011ba:	4a3b      	ldr	r2, [pc, #236]	; (80012a8 <main+0x18c>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011bc:	60ac      	str	r4, [r5, #8]
  huart2.Init.BaudRate = 115200;
 80011be:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80011c2:	e885 000c 	stmia.w	r5, {r2, r3}
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011c6:	4628      	mov	r0, r5
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011c8:	230c      	movs	r3, #12
 80011ca:	616b      	str	r3, [r5, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011cc:	60ec      	str	r4, [r5, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ce:	612c      	str	r4, [r5, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d0:	61ac      	str	r4, [r5, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011d2:	61ec      	str	r4, [r5, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011d4:	f7ff fe8a 	bl	8000eec <HAL_UART_Init>
  uint8_t st = Modbus_Init(MB_TYPEMODE_RTU, MB_WORKMODE_MASTER, (&modbus));
 80011d8:	aa05      	add	r2, sp, #20
 80011da:	4621      	mov	r1, r4
 80011dc:	4620      	mov	r0, r4
 80011de:	f7ff ff17 	bl	8001010 <Modbus_Init>
  char* buf[50]={0};
 80011e2:	22c8      	movs	r2, #200	; 0xc8
  uint8_t st = Modbus_Init(MB_TYPEMODE_RTU, MB_WORKMODE_MASTER, (&modbus));
 80011e4:	4607      	mov	r7, r0
  char* buf[50]={0};
 80011e6:	4621      	mov	r1, r4
 80011e8:	a80a      	add	r0, sp, #40	; 0x28
 80011ea:	f000 f948 	bl	800147e <memset>
  sprintf(buf, "init status %d \n", st);
 80011ee:	463a      	mov	r2, r7
 80011f0:	492e      	ldr	r1, [pc, #184]	; (80012ac <main+0x190>)
 80011f2:	a80a      	add	r0, sp, #40	; 0x28
 80011f4:	f000 f94c 	bl	8001490 <siprintf>
  HAL_UART_Transmit(&huart2, buf, strlen(buf), 100 );
 80011f8:	a80a      	add	r0, sp, #40	; 0x28
 80011fa:	f7fe fff1 	bl	80001e0 <strlen>
 80011fe:	2364      	movs	r3, #100	; 0x64
 8001200:	b282      	uxth	r2, r0
 8001202:	a90a      	add	r1, sp, #40	; 0x28
 8001204:	4628      	mov	r0, r5
 8001206:	f7ff fe9f 	bl	8000f48 <HAL_UART_Transmit>
  st = Modbus_WriteSingleRegister(&modbus, 0x01, 0x2, 300);
 800120a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800120e:	2202      	movs	r2, #2
 8001210:	4631      	mov	r1, r6
 8001212:	a805      	add	r0, sp, #20
 8001214:	f7ff ff17 	bl	8001046 <Modbus_WriteSingleRegister>
  sprintf(buf, "write status %d \n", st);
 8001218:	4925      	ldr	r1, [pc, #148]	; (80012b0 <main+0x194>)
 800121a:	4602      	mov	r2, r0
 800121c:	a80a      	add	r0, sp, #40	; 0x28
 800121e:	f000 f937 	bl	8001490 <siprintf>
  HAL_UART_Transmit(&huart2, buf, strlen(buf), 100 );
 8001222:	a80a      	add	r0, sp, #40	; 0x28
 8001224:	f7fe ffdc 	bl	80001e0 <strlen>
 8001228:	2364      	movs	r3, #100	; 0x64
 800122a:	b282      	uxth	r2, r0
 800122c:	a90a      	add	r1, sp, #40	; 0x28
 800122e:	4628      	mov	r0, r5
 8001230:	f7ff fe8a 	bl	8000f48 <HAL_UART_Transmit>
  st = Modbus_WriteSingleRegister(&modbus, 0x01, 0x2, 300);
 8001234:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001238:	2202      	movs	r2, #2
 800123a:	4631      	mov	r1, r6
 800123c:	a805      	add	r0, sp, #20
 800123e:	f7ff ff02 	bl	8001046 <Modbus_WriteSingleRegister>
  sprintf(buf, "write2 status %d \n", st);
 8001242:	491c      	ldr	r1, [pc, #112]	; (80012b4 <main+0x198>)
 8001244:	4602      	mov	r2, r0
 8001246:	a80a      	add	r0, sp, #40	; 0x28
 8001248:	f000 f922 	bl	8001490 <siprintf>
  HAL_UART_Transmit(&huart2, buf, strlen(buf), 100 );
 800124c:	a80a      	add	r0, sp, #40	; 0x28
 800124e:	f7fe ffc7 	bl	80001e0 <strlen>
 8001252:	2364      	movs	r3, #100	; 0x64
 8001254:	b282      	uxth	r2, r0
 8001256:	a90a      	add	r1, sp, #40	; 0x28
 8001258:	4628      	mov	r0, r5
 800125a:	f7ff fe75 	bl	8000f48 <HAL_UART_Transmit>
  Modbus_OperationDoneClbk(&modbus);
 800125e:	a805      	add	r0, sp, #20
 8001260:	f7ff feee 	bl	8001040 <Modbus_OperationDoneClbk>
  uint16_t data = 0xFF;
 8001264:	ab3c      	add	r3, sp, #240	; 0xf0
 8001266:	22ff      	movs	r2, #255	; 0xff
 8001268:	f823 2dee 	strh.w	r2, [r3, #-238]!
  st = Modbus_ReadSingleRegister(&modbus, 0x01, 0x2, &data);
 800126c:	4631      	mov	r1, r6
 800126e:	2202      	movs	r2, #2
 8001270:	a805      	add	r0, sp, #20
 8001272:	f7ff fef8 	bl	8001066 <Modbus_ReadSingleRegister>
  sprintf(buf, "read status %d \n", st);
 8001276:	4910      	ldr	r1, [pc, #64]	; (80012b8 <main+0x19c>)
 8001278:	4602      	mov	r2, r0
 800127a:	a80a      	add	r0, sp, #40	; 0x28
 800127c:	f000 f908 	bl	8001490 <siprintf>
  HAL_UART_Transmit(&huart2, buf, strlen(buf), 100 );
 8001280:	a80a      	add	r0, sp, #40	; 0x28
 8001282:	f7fe ffad 	bl	80001e0 <strlen>
 8001286:	2364      	movs	r3, #100	; 0x64
 8001288:	b282      	uxth	r2, r0
 800128a:	a90a      	add	r1, sp, #40	; 0x28
 800128c:	4628      	mov	r0, r5
 800128e:	f7ff fe5b 	bl	8000f48 <HAL_UART_Transmit>
 8001292:	e7fe      	b.n	8001292 <main+0x176>
 8001294:	40023800 	.word	0x40023800
 8001298:	40020000 	.word	0x40020000
 800129c:	2000009c 	.word	0x2000009c
 80012a0:	10210000 	.word	0x10210000
 80012a4:	40020800 	.word	0x40020800
 80012a8:	40004400 	.word	0x40004400
 80012ac:	08001ccc 	.word	0x08001ccc
 80012b0:	08001cdd 	.word	0x08001cdd
 80012b4:	08001cef 	.word	0x08001cef
 80012b8:	08001d02 	.word	0x08001d02

080012bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012bc:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012be:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <HAL_MspInit+0x34>)
 80012c0:	2100      	movs	r1, #0
 80012c2:	9100      	str	r1, [sp, #0]
 80012c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80012c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80012ca:	645a      	str	r2, [r3, #68]	; 0x44
 80012cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80012ce:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80012d2:	9200      	str	r2, [sp, #0]
 80012d4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d6:	9101      	str	r1, [sp, #4]
 80012d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012da:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80012de:	641a      	str	r2, [r3, #64]	; 0x40
 80012e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e6:	9301      	str	r3, [sp, #4]
 80012e8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ea:	b002      	add	sp, #8
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	40023800 	.word	0x40023800

080012f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012f4:	b510      	push	{r4, lr}
 80012f6:	4604      	mov	r4, r0
 80012f8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fa:	2214      	movs	r2, #20
 80012fc:	2100      	movs	r1, #0
 80012fe:	a803      	add	r0, sp, #12
 8001300:	f000 f8bd 	bl	800147e <memset>
  if(huart->Instance==USART2)
 8001304:	6822      	ldr	r2, [r4, #0]
 8001306:	4b13      	ldr	r3, [pc, #76]	; (8001354 <HAL_UART_MspInit+0x60>)
 8001308:	429a      	cmp	r2, r3
 800130a:	d120      	bne.n	800134e <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800130c:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8001310:	2100      	movs	r1, #0
 8001312:	9101      	str	r1, [sp, #4]
 8001314:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001316:	4810      	ldr	r0, [pc, #64]	; (8001358 <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001318:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800131c:	641a      	str	r2, [r3, #64]	; 0x40
 800131e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001320:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001324:	9201      	str	r2, [sp, #4]
 8001326:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001328:	9102      	str	r1, [sp, #8]
 800132a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800132c:	f042 0201 	orr.w	r2, r2, #1
 8001330:	631a      	str	r2, [r3, #48]	; 0x30
 8001332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001334:	f003 0301 	and.w	r3, r3, #1
 8001338:	9302      	str	r3, [sp, #8]
 800133a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800133c:	230c      	movs	r3, #12
 800133e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001340:	2302      	movs	r3, #2
 8001342:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001344:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001346:	2307      	movs	r3, #7
 8001348:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134a:	f7ff f9d5 	bl	80006f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800134e:	b008      	add	sp, #32
 8001350:	bd10      	pop	{r4, pc}
 8001352:	bf00      	nop
 8001354:	40004400 	.word	0x40004400
 8001358:	40020000 	.word	0x40020000

0800135c <NMI_Handler>:
 800135c:	4770      	bx	lr

0800135e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800135e:	e7fe      	b.n	800135e <HardFault_Handler>

08001360 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001360:	e7fe      	b.n	8001360 <MemManage_Handler>

08001362 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001362:	e7fe      	b.n	8001362 <BusFault_Handler>

08001364 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001364:	e7fe      	b.n	8001364 <UsageFault_Handler>

08001366 <SVC_Handler>:
 8001366:	4770      	bx	lr

08001368 <DebugMon_Handler>:
 8001368:	4770      	bx	lr

0800136a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800136a:	4770      	bx	lr

0800136c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800136c:	f7ff b956 	b.w	800061c <HAL_IncTick>

08001370 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001370:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001372:	4b0a      	ldr	r3, [pc, #40]	; (800139c <_sbrk+0x2c>)
 8001374:	6819      	ldr	r1, [r3, #0]
{
 8001376:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001378:	b909      	cbnz	r1, 800137e <_sbrk+0xe>
		heap_end = &end;
 800137a:	4909      	ldr	r1, [pc, #36]	; (80013a0 <_sbrk+0x30>)
 800137c:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 800137e:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001380:	4669      	mov	r1, sp
 8001382:	4402      	add	r2, r0
 8001384:	428a      	cmp	r2, r1
 8001386:	d906      	bls.n	8001396 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001388:	f000 f844 	bl	8001414 <__errno>
 800138c:	230c      	movs	r3, #12
 800138e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001390:	f04f 30ff 	mov.w	r0, #4294967295
 8001394:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001396:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001398:	bd08      	pop	{r3, pc}
 800139a:	bf00      	nop
 800139c:	2000008c 	.word	0x2000008c
 80013a0:	200000e0 	.word	0x200000e0

080013a4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013a4:	4b05      	ldr	r3, [pc, #20]	; (80013bc <SystemInit+0x18>)
 80013a6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80013aa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80013ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80013c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80013c6:	e003      	b.n	80013d0 <LoopCopyDataInit>

080013c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80013c8:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80013ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80013cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80013ce:	3104      	adds	r1, #4

080013d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80013d0:	480b      	ldr	r0, [pc, #44]	; (8001400 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80013d2:	4b0c      	ldr	r3, [pc, #48]	; (8001404 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80013d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80013d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80013d8:	d3f6      	bcc.n	80013c8 <CopyDataInit>
  ldr  r2, =_sbss
 80013da:	4a0b      	ldr	r2, [pc, #44]	; (8001408 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80013dc:	e002      	b.n	80013e4 <LoopFillZerobss>

080013de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80013de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80013e0:	f842 3b04 	str.w	r3, [r2], #4

080013e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80013e4:	4b09      	ldr	r3, [pc, #36]	; (800140c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80013e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80013e8:	d3f9      	bcc.n	80013de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80013ea:	f7ff ffdb 	bl	80013a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013ee:	f000 f817 	bl	8001420 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013f2:	f7ff fe93 	bl	800111c <main>
  bx  lr    
 80013f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80013f8:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80013fc:	08001d70 	.word	0x08001d70
  ldr  r0, =_sdata
 8001400:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001404:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001408:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 800140c:	200000e0 	.word	0x200000e0

08001410 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001410:	e7fe      	b.n	8001410 <ADC_IRQHandler>
	...

08001414 <__errno>:
 8001414:	4b01      	ldr	r3, [pc, #4]	; (800141c <__errno+0x8>)
 8001416:	6818      	ldr	r0, [r3, #0]
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	2000000c 	.word	0x2000000c

08001420 <__libc_init_array>:
 8001420:	b570      	push	{r4, r5, r6, lr}
 8001422:	4e0d      	ldr	r6, [pc, #52]	; (8001458 <__libc_init_array+0x38>)
 8001424:	4c0d      	ldr	r4, [pc, #52]	; (800145c <__libc_init_array+0x3c>)
 8001426:	1ba4      	subs	r4, r4, r6
 8001428:	10a4      	asrs	r4, r4, #2
 800142a:	2500      	movs	r5, #0
 800142c:	42a5      	cmp	r5, r4
 800142e:	d109      	bne.n	8001444 <__libc_init_array+0x24>
 8001430:	4e0b      	ldr	r6, [pc, #44]	; (8001460 <__libc_init_array+0x40>)
 8001432:	4c0c      	ldr	r4, [pc, #48]	; (8001464 <__libc_init_array+0x44>)
 8001434:	f000 fc3e 	bl	8001cb4 <_init>
 8001438:	1ba4      	subs	r4, r4, r6
 800143a:	10a4      	asrs	r4, r4, #2
 800143c:	2500      	movs	r5, #0
 800143e:	42a5      	cmp	r5, r4
 8001440:	d105      	bne.n	800144e <__libc_init_array+0x2e>
 8001442:	bd70      	pop	{r4, r5, r6, pc}
 8001444:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001448:	4798      	blx	r3
 800144a:	3501      	adds	r5, #1
 800144c:	e7ee      	b.n	800142c <__libc_init_array+0xc>
 800144e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001452:	4798      	blx	r3
 8001454:	3501      	adds	r5, #1
 8001456:	e7f2      	b.n	800143e <__libc_init_array+0x1e>
 8001458:	08001d68 	.word	0x08001d68
 800145c:	08001d68 	.word	0x08001d68
 8001460:	08001d68 	.word	0x08001d68
 8001464:	08001d6c 	.word	0x08001d6c

08001468 <memcpy>:
 8001468:	b510      	push	{r4, lr}
 800146a:	1e43      	subs	r3, r0, #1
 800146c:	440a      	add	r2, r1
 800146e:	4291      	cmp	r1, r2
 8001470:	d100      	bne.n	8001474 <memcpy+0xc>
 8001472:	bd10      	pop	{r4, pc}
 8001474:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001478:	f803 4f01 	strb.w	r4, [r3, #1]!
 800147c:	e7f7      	b.n	800146e <memcpy+0x6>

0800147e <memset>:
 800147e:	4402      	add	r2, r0
 8001480:	4603      	mov	r3, r0
 8001482:	4293      	cmp	r3, r2
 8001484:	d100      	bne.n	8001488 <memset+0xa>
 8001486:	4770      	bx	lr
 8001488:	f803 1b01 	strb.w	r1, [r3], #1
 800148c:	e7f9      	b.n	8001482 <memset+0x4>
	...

08001490 <siprintf>:
 8001490:	b40e      	push	{r1, r2, r3}
 8001492:	b500      	push	{lr}
 8001494:	b09c      	sub	sp, #112	; 0x70
 8001496:	f44f 7102 	mov.w	r1, #520	; 0x208
 800149a:	ab1d      	add	r3, sp, #116	; 0x74
 800149c:	f8ad 1014 	strh.w	r1, [sp, #20]
 80014a0:	9002      	str	r0, [sp, #8]
 80014a2:	9006      	str	r0, [sp, #24]
 80014a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80014a8:	480a      	ldr	r0, [pc, #40]	; (80014d4 <siprintf+0x44>)
 80014aa:	9104      	str	r1, [sp, #16]
 80014ac:	9107      	str	r1, [sp, #28]
 80014ae:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80014b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80014b6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80014ba:	6800      	ldr	r0, [r0, #0]
 80014bc:	9301      	str	r3, [sp, #4]
 80014be:	a902      	add	r1, sp, #8
 80014c0:	f000 f866 	bl	8001590 <_svfiprintf_r>
 80014c4:	9b02      	ldr	r3, [sp, #8]
 80014c6:	2200      	movs	r2, #0
 80014c8:	701a      	strb	r2, [r3, #0]
 80014ca:	b01c      	add	sp, #112	; 0x70
 80014cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80014d0:	b003      	add	sp, #12
 80014d2:	4770      	bx	lr
 80014d4:	2000000c 	.word	0x2000000c

080014d8 <__ssputs_r>:
 80014d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80014dc:	688e      	ldr	r6, [r1, #8]
 80014de:	429e      	cmp	r6, r3
 80014e0:	4682      	mov	sl, r0
 80014e2:	460c      	mov	r4, r1
 80014e4:	4691      	mov	r9, r2
 80014e6:	4698      	mov	r8, r3
 80014e8:	d835      	bhi.n	8001556 <__ssputs_r+0x7e>
 80014ea:	898a      	ldrh	r2, [r1, #12]
 80014ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80014f0:	d031      	beq.n	8001556 <__ssputs_r+0x7e>
 80014f2:	6825      	ldr	r5, [r4, #0]
 80014f4:	6909      	ldr	r1, [r1, #16]
 80014f6:	1a6f      	subs	r7, r5, r1
 80014f8:	6965      	ldr	r5, [r4, #20]
 80014fa:	2302      	movs	r3, #2
 80014fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001500:	fb95 f5f3 	sdiv	r5, r5, r3
 8001504:	f108 0301 	add.w	r3, r8, #1
 8001508:	443b      	add	r3, r7
 800150a:	429d      	cmp	r5, r3
 800150c:	bf38      	it	cc
 800150e:	461d      	movcc	r5, r3
 8001510:	0553      	lsls	r3, r2, #21
 8001512:	d531      	bpl.n	8001578 <__ssputs_r+0xa0>
 8001514:	4629      	mov	r1, r5
 8001516:	f000 fb2d 	bl	8001b74 <_malloc_r>
 800151a:	4606      	mov	r6, r0
 800151c:	b950      	cbnz	r0, 8001534 <__ssputs_r+0x5c>
 800151e:	230c      	movs	r3, #12
 8001520:	f8ca 3000 	str.w	r3, [sl]
 8001524:	89a3      	ldrh	r3, [r4, #12]
 8001526:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800152a:	81a3      	strh	r3, [r4, #12]
 800152c:	f04f 30ff 	mov.w	r0, #4294967295
 8001530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001534:	463a      	mov	r2, r7
 8001536:	6921      	ldr	r1, [r4, #16]
 8001538:	f7ff ff96 	bl	8001468 <memcpy>
 800153c:	89a3      	ldrh	r3, [r4, #12]
 800153e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001542:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001546:	81a3      	strh	r3, [r4, #12]
 8001548:	6126      	str	r6, [r4, #16]
 800154a:	6165      	str	r5, [r4, #20]
 800154c:	443e      	add	r6, r7
 800154e:	1bed      	subs	r5, r5, r7
 8001550:	6026      	str	r6, [r4, #0]
 8001552:	60a5      	str	r5, [r4, #8]
 8001554:	4646      	mov	r6, r8
 8001556:	4546      	cmp	r6, r8
 8001558:	bf28      	it	cs
 800155a:	4646      	movcs	r6, r8
 800155c:	4632      	mov	r2, r6
 800155e:	4649      	mov	r1, r9
 8001560:	6820      	ldr	r0, [r4, #0]
 8001562:	f000 fa9f 	bl	8001aa4 <memmove>
 8001566:	68a3      	ldr	r3, [r4, #8]
 8001568:	1b9b      	subs	r3, r3, r6
 800156a:	60a3      	str	r3, [r4, #8]
 800156c:	6823      	ldr	r3, [r4, #0]
 800156e:	441e      	add	r6, r3
 8001570:	6026      	str	r6, [r4, #0]
 8001572:	2000      	movs	r0, #0
 8001574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001578:	462a      	mov	r2, r5
 800157a:	f000 fb59 	bl	8001c30 <_realloc_r>
 800157e:	4606      	mov	r6, r0
 8001580:	2800      	cmp	r0, #0
 8001582:	d1e1      	bne.n	8001548 <__ssputs_r+0x70>
 8001584:	6921      	ldr	r1, [r4, #16]
 8001586:	4650      	mov	r0, sl
 8001588:	f000 faa6 	bl	8001ad8 <_free_r>
 800158c:	e7c7      	b.n	800151e <__ssputs_r+0x46>
	...

08001590 <_svfiprintf_r>:
 8001590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001594:	b09d      	sub	sp, #116	; 0x74
 8001596:	4680      	mov	r8, r0
 8001598:	9303      	str	r3, [sp, #12]
 800159a:	898b      	ldrh	r3, [r1, #12]
 800159c:	061c      	lsls	r4, r3, #24
 800159e:	460d      	mov	r5, r1
 80015a0:	4616      	mov	r6, r2
 80015a2:	d50f      	bpl.n	80015c4 <_svfiprintf_r+0x34>
 80015a4:	690b      	ldr	r3, [r1, #16]
 80015a6:	b96b      	cbnz	r3, 80015c4 <_svfiprintf_r+0x34>
 80015a8:	2140      	movs	r1, #64	; 0x40
 80015aa:	f000 fae3 	bl	8001b74 <_malloc_r>
 80015ae:	6028      	str	r0, [r5, #0]
 80015b0:	6128      	str	r0, [r5, #16]
 80015b2:	b928      	cbnz	r0, 80015c0 <_svfiprintf_r+0x30>
 80015b4:	230c      	movs	r3, #12
 80015b6:	f8c8 3000 	str.w	r3, [r8]
 80015ba:	f04f 30ff 	mov.w	r0, #4294967295
 80015be:	e0c5      	b.n	800174c <_svfiprintf_r+0x1bc>
 80015c0:	2340      	movs	r3, #64	; 0x40
 80015c2:	616b      	str	r3, [r5, #20]
 80015c4:	2300      	movs	r3, #0
 80015c6:	9309      	str	r3, [sp, #36]	; 0x24
 80015c8:	2320      	movs	r3, #32
 80015ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80015ce:	2330      	movs	r3, #48	; 0x30
 80015d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80015d4:	f04f 0b01 	mov.w	fp, #1
 80015d8:	4637      	mov	r7, r6
 80015da:	463c      	mov	r4, r7
 80015dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d13c      	bne.n	800165e <_svfiprintf_r+0xce>
 80015e4:	ebb7 0a06 	subs.w	sl, r7, r6
 80015e8:	d00b      	beq.n	8001602 <_svfiprintf_r+0x72>
 80015ea:	4653      	mov	r3, sl
 80015ec:	4632      	mov	r2, r6
 80015ee:	4629      	mov	r1, r5
 80015f0:	4640      	mov	r0, r8
 80015f2:	f7ff ff71 	bl	80014d8 <__ssputs_r>
 80015f6:	3001      	adds	r0, #1
 80015f8:	f000 80a3 	beq.w	8001742 <_svfiprintf_r+0x1b2>
 80015fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80015fe:	4453      	add	r3, sl
 8001600:	9309      	str	r3, [sp, #36]	; 0x24
 8001602:	783b      	ldrb	r3, [r7, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	f000 809c 	beq.w	8001742 <_svfiprintf_r+0x1b2>
 800160a:	2300      	movs	r3, #0
 800160c:	f04f 32ff 	mov.w	r2, #4294967295
 8001610:	9304      	str	r3, [sp, #16]
 8001612:	9307      	str	r3, [sp, #28]
 8001614:	9205      	str	r2, [sp, #20]
 8001616:	9306      	str	r3, [sp, #24]
 8001618:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800161c:	931a      	str	r3, [sp, #104]	; 0x68
 800161e:	2205      	movs	r2, #5
 8001620:	7821      	ldrb	r1, [r4, #0]
 8001622:	4850      	ldr	r0, [pc, #320]	; (8001764 <_svfiprintf_r+0x1d4>)
 8001624:	f7fe fde4 	bl	80001f0 <memchr>
 8001628:	1c67      	adds	r7, r4, #1
 800162a:	9b04      	ldr	r3, [sp, #16]
 800162c:	b9d8      	cbnz	r0, 8001666 <_svfiprintf_r+0xd6>
 800162e:	06d9      	lsls	r1, r3, #27
 8001630:	bf44      	itt	mi
 8001632:	2220      	movmi	r2, #32
 8001634:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001638:	071a      	lsls	r2, r3, #28
 800163a:	bf44      	itt	mi
 800163c:	222b      	movmi	r2, #43	; 0x2b
 800163e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001642:	7822      	ldrb	r2, [r4, #0]
 8001644:	2a2a      	cmp	r2, #42	; 0x2a
 8001646:	d016      	beq.n	8001676 <_svfiprintf_r+0xe6>
 8001648:	9a07      	ldr	r2, [sp, #28]
 800164a:	2100      	movs	r1, #0
 800164c:	200a      	movs	r0, #10
 800164e:	4627      	mov	r7, r4
 8001650:	3401      	adds	r4, #1
 8001652:	783b      	ldrb	r3, [r7, #0]
 8001654:	3b30      	subs	r3, #48	; 0x30
 8001656:	2b09      	cmp	r3, #9
 8001658:	d951      	bls.n	80016fe <_svfiprintf_r+0x16e>
 800165a:	b1c9      	cbz	r1, 8001690 <_svfiprintf_r+0x100>
 800165c:	e011      	b.n	8001682 <_svfiprintf_r+0xf2>
 800165e:	2b25      	cmp	r3, #37	; 0x25
 8001660:	d0c0      	beq.n	80015e4 <_svfiprintf_r+0x54>
 8001662:	4627      	mov	r7, r4
 8001664:	e7b9      	b.n	80015da <_svfiprintf_r+0x4a>
 8001666:	4a3f      	ldr	r2, [pc, #252]	; (8001764 <_svfiprintf_r+0x1d4>)
 8001668:	1a80      	subs	r0, r0, r2
 800166a:	fa0b f000 	lsl.w	r0, fp, r0
 800166e:	4318      	orrs	r0, r3
 8001670:	9004      	str	r0, [sp, #16]
 8001672:	463c      	mov	r4, r7
 8001674:	e7d3      	b.n	800161e <_svfiprintf_r+0x8e>
 8001676:	9a03      	ldr	r2, [sp, #12]
 8001678:	1d11      	adds	r1, r2, #4
 800167a:	6812      	ldr	r2, [r2, #0]
 800167c:	9103      	str	r1, [sp, #12]
 800167e:	2a00      	cmp	r2, #0
 8001680:	db01      	blt.n	8001686 <_svfiprintf_r+0xf6>
 8001682:	9207      	str	r2, [sp, #28]
 8001684:	e004      	b.n	8001690 <_svfiprintf_r+0x100>
 8001686:	4252      	negs	r2, r2
 8001688:	f043 0302 	orr.w	r3, r3, #2
 800168c:	9207      	str	r2, [sp, #28]
 800168e:	9304      	str	r3, [sp, #16]
 8001690:	783b      	ldrb	r3, [r7, #0]
 8001692:	2b2e      	cmp	r3, #46	; 0x2e
 8001694:	d10e      	bne.n	80016b4 <_svfiprintf_r+0x124>
 8001696:	787b      	ldrb	r3, [r7, #1]
 8001698:	2b2a      	cmp	r3, #42	; 0x2a
 800169a:	f107 0101 	add.w	r1, r7, #1
 800169e:	d132      	bne.n	8001706 <_svfiprintf_r+0x176>
 80016a0:	9b03      	ldr	r3, [sp, #12]
 80016a2:	1d1a      	adds	r2, r3, #4
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	9203      	str	r2, [sp, #12]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	bfb8      	it	lt
 80016ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80016b0:	3702      	adds	r7, #2
 80016b2:	9305      	str	r3, [sp, #20]
 80016b4:	4c2c      	ldr	r4, [pc, #176]	; (8001768 <_svfiprintf_r+0x1d8>)
 80016b6:	7839      	ldrb	r1, [r7, #0]
 80016b8:	2203      	movs	r2, #3
 80016ba:	4620      	mov	r0, r4
 80016bc:	f7fe fd98 	bl	80001f0 <memchr>
 80016c0:	b138      	cbz	r0, 80016d2 <_svfiprintf_r+0x142>
 80016c2:	2340      	movs	r3, #64	; 0x40
 80016c4:	1b00      	subs	r0, r0, r4
 80016c6:	fa03 f000 	lsl.w	r0, r3, r0
 80016ca:	9b04      	ldr	r3, [sp, #16]
 80016cc:	4303      	orrs	r3, r0
 80016ce:	9304      	str	r3, [sp, #16]
 80016d0:	3701      	adds	r7, #1
 80016d2:	7839      	ldrb	r1, [r7, #0]
 80016d4:	4825      	ldr	r0, [pc, #148]	; (800176c <_svfiprintf_r+0x1dc>)
 80016d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80016da:	2206      	movs	r2, #6
 80016dc:	1c7e      	adds	r6, r7, #1
 80016de:	f7fe fd87 	bl	80001f0 <memchr>
 80016e2:	2800      	cmp	r0, #0
 80016e4:	d035      	beq.n	8001752 <_svfiprintf_r+0x1c2>
 80016e6:	4b22      	ldr	r3, [pc, #136]	; (8001770 <_svfiprintf_r+0x1e0>)
 80016e8:	b9fb      	cbnz	r3, 800172a <_svfiprintf_r+0x19a>
 80016ea:	9b03      	ldr	r3, [sp, #12]
 80016ec:	3307      	adds	r3, #7
 80016ee:	f023 0307 	bic.w	r3, r3, #7
 80016f2:	3308      	adds	r3, #8
 80016f4:	9303      	str	r3, [sp, #12]
 80016f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80016f8:	444b      	add	r3, r9
 80016fa:	9309      	str	r3, [sp, #36]	; 0x24
 80016fc:	e76c      	b.n	80015d8 <_svfiprintf_r+0x48>
 80016fe:	fb00 3202 	mla	r2, r0, r2, r3
 8001702:	2101      	movs	r1, #1
 8001704:	e7a3      	b.n	800164e <_svfiprintf_r+0xbe>
 8001706:	2300      	movs	r3, #0
 8001708:	9305      	str	r3, [sp, #20]
 800170a:	4618      	mov	r0, r3
 800170c:	240a      	movs	r4, #10
 800170e:	460f      	mov	r7, r1
 8001710:	3101      	adds	r1, #1
 8001712:	783a      	ldrb	r2, [r7, #0]
 8001714:	3a30      	subs	r2, #48	; 0x30
 8001716:	2a09      	cmp	r2, #9
 8001718:	d903      	bls.n	8001722 <_svfiprintf_r+0x192>
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0ca      	beq.n	80016b4 <_svfiprintf_r+0x124>
 800171e:	9005      	str	r0, [sp, #20]
 8001720:	e7c8      	b.n	80016b4 <_svfiprintf_r+0x124>
 8001722:	fb04 2000 	mla	r0, r4, r0, r2
 8001726:	2301      	movs	r3, #1
 8001728:	e7f1      	b.n	800170e <_svfiprintf_r+0x17e>
 800172a:	ab03      	add	r3, sp, #12
 800172c:	9300      	str	r3, [sp, #0]
 800172e:	462a      	mov	r2, r5
 8001730:	4b10      	ldr	r3, [pc, #64]	; (8001774 <_svfiprintf_r+0x1e4>)
 8001732:	a904      	add	r1, sp, #16
 8001734:	4640      	mov	r0, r8
 8001736:	f3af 8000 	nop.w
 800173a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800173e:	4681      	mov	r9, r0
 8001740:	d1d9      	bne.n	80016f6 <_svfiprintf_r+0x166>
 8001742:	89ab      	ldrh	r3, [r5, #12]
 8001744:	065b      	lsls	r3, r3, #25
 8001746:	f53f af38 	bmi.w	80015ba <_svfiprintf_r+0x2a>
 800174a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800174c:	b01d      	add	sp, #116	; 0x74
 800174e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001752:	ab03      	add	r3, sp, #12
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	462a      	mov	r2, r5
 8001758:	4b06      	ldr	r3, [pc, #24]	; (8001774 <_svfiprintf_r+0x1e4>)
 800175a:	a904      	add	r1, sp, #16
 800175c:	4640      	mov	r0, r8
 800175e:	f000 f881 	bl	8001864 <_printf_i>
 8001762:	e7ea      	b.n	800173a <_svfiprintf_r+0x1aa>
 8001764:	08001d2b 	.word	0x08001d2b
 8001768:	08001d31 	.word	0x08001d31
 800176c:	08001d35 	.word	0x08001d35
 8001770:	00000000 	.word	0x00000000
 8001774:	080014d9 	.word	0x080014d9

08001778 <_printf_common>:
 8001778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800177c:	4691      	mov	r9, r2
 800177e:	461f      	mov	r7, r3
 8001780:	688a      	ldr	r2, [r1, #8]
 8001782:	690b      	ldr	r3, [r1, #16]
 8001784:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001788:	4293      	cmp	r3, r2
 800178a:	bfb8      	it	lt
 800178c:	4613      	movlt	r3, r2
 800178e:	f8c9 3000 	str.w	r3, [r9]
 8001792:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001796:	4606      	mov	r6, r0
 8001798:	460c      	mov	r4, r1
 800179a:	b112      	cbz	r2, 80017a2 <_printf_common+0x2a>
 800179c:	3301      	adds	r3, #1
 800179e:	f8c9 3000 	str.w	r3, [r9]
 80017a2:	6823      	ldr	r3, [r4, #0]
 80017a4:	0699      	lsls	r1, r3, #26
 80017a6:	bf42      	ittt	mi
 80017a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80017ac:	3302      	addmi	r3, #2
 80017ae:	f8c9 3000 	strmi.w	r3, [r9]
 80017b2:	6825      	ldr	r5, [r4, #0]
 80017b4:	f015 0506 	ands.w	r5, r5, #6
 80017b8:	d107      	bne.n	80017ca <_printf_common+0x52>
 80017ba:	f104 0a19 	add.w	sl, r4, #25
 80017be:	68e3      	ldr	r3, [r4, #12]
 80017c0:	f8d9 2000 	ldr.w	r2, [r9]
 80017c4:	1a9b      	subs	r3, r3, r2
 80017c6:	429d      	cmp	r5, r3
 80017c8:	db29      	blt.n	800181e <_printf_common+0xa6>
 80017ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80017ce:	6822      	ldr	r2, [r4, #0]
 80017d0:	3300      	adds	r3, #0
 80017d2:	bf18      	it	ne
 80017d4:	2301      	movne	r3, #1
 80017d6:	0692      	lsls	r2, r2, #26
 80017d8:	d42e      	bmi.n	8001838 <_printf_common+0xc0>
 80017da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80017de:	4639      	mov	r1, r7
 80017e0:	4630      	mov	r0, r6
 80017e2:	47c0      	blx	r8
 80017e4:	3001      	adds	r0, #1
 80017e6:	d021      	beq.n	800182c <_printf_common+0xb4>
 80017e8:	6823      	ldr	r3, [r4, #0]
 80017ea:	68e5      	ldr	r5, [r4, #12]
 80017ec:	f8d9 2000 	ldr.w	r2, [r9]
 80017f0:	f003 0306 	and.w	r3, r3, #6
 80017f4:	2b04      	cmp	r3, #4
 80017f6:	bf08      	it	eq
 80017f8:	1aad      	subeq	r5, r5, r2
 80017fa:	68a3      	ldr	r3, [r4, #8]
 80017fc:	6922      	ldr	r2, [r4, #16]
 80017fe:	bf0c      	ite	eq
 8001800:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001804:	2500      	movne	r5, #0
 8001806:	4293      	cmp	r3, r2
 8001808:	bfc4      	itt	gt
 800180a:	1a9b      	subgt	r3, r3, r2
 800180c:	18ed      	addgt	r5, r5, r3
 800180e:	f04f 0900 	mov.w	r9, #0
 8001812:	341a      	adds	r4, #26
 8001814:	454d      	cmp	r5, r9
 8001816:	d11b      	bne.n	8001850 <_printf_common+0xd8>
 8001818:	2000      	movs	r0, #0
 800181a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800181e:	2301      	movs	r3, #1
 8001820:	4652      	mov	r2, sl
 8001822:	4639      	mov	r1, r7
 8001824:	4630      	mov	r0, r6
 8001826:	47c0      	blx	r8
 8001828:	3001      	adds	r0, #1
 800182a:	d103      	bne.n	8001834 <_printf_common+0xbc>
 800182c:	f04f 30ff 	mov.w	r0, #4294967295
 8001830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001834:	3501      	adds	r5, #1
 8001836:	e7c2      	b.n	80017be <_printf_common+0x46>
 8001838:	18e1      	adds	r1, r4, r3
 800183a:	1c5a      	adds	r2, r3, #1
 800183c:	2030      	movs	r0, #48	; 0x30
 800183e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001842:	4422      	add	r2, r4
 8001844:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001848:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800184c:	3302      	adds	r3, #2
 800184e:	e7c4      	b.n	80017da <_printf_common+0x62>
 8001850:	2301      	movs	r3, #1
 8001852:	4622      	mov	r2, r4
 8001854:	4639      	mov	r1, r7
 8001856:	4630      	mov	r0, r6
 8001858:	47c0      	blx	r8
 800185a:	3001      	adds	r0, #1
 800185c:	d0e6      	beq.n	800182c <_printf_common+0xb4>
 800185e:	f109 0901 	add.w	r9, r9, #1
 8001862:	e7d7      	b.n	8001814 <_printf_common+0x9c>

08001864 <_printf_i>:
 8001864:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001868:	4617      	mov	r7, r2
 800186a:	7e0a      	ldrb	r2, [r1, #24]
 800186c:	b085      	sub	sp, #20
 800186e:	2a6e      	cmp	r2, #110	; 0x6e
 8001870:	4698      	mov	r8, r3
 8001872:	4606      	mov	r6, r0
 8001874:	460c      	mov	r4, r1
 8001876:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001878:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800187c:	f000 80bc 	beq.w	80019f8 <_printf_i+0x194>
 8001880:	d81a      	bhi.n	80018b8 <_printf_i+0x54>
 8001882:	2a63      	cmp	r2, #99	; 0x63
 8001884:	d02e      	beq.n	80018e4 <_printf_i+0x80>
 8001886:	d80a      	bhi.n	800189e <_printf_i+0x3a>
 8001888:	2a00      	cmp	r2, #0
 800188a:	f000 80c8 	beq.w	8001a1e <_printf_i+0x1ba>
 800188e:	2a58      	cmp	r2, #88	; 0x58
 8001890:	f000 808a 	beq.w	80019a8 <_printf_i+0x144>
 8001894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001898:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800189c:	e02a      	b.n	80018f4 <_printf_i+0x90>
 800189e:	2a64      	cmp	r2, #100	; 0x64
 80018a0:	d001      	beq.n	80018a6 <_printf_i+0x42>
 80018a2:	2a69      	cmp	r2, #105	; 0x69
 80018a4:	d1f6      	bne.n	8001894 <_printf_i+0x30>
 80018a6:	6821      	ldr	r1, [r4, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	f011 0f80 	tst.w	r1, #128	; 0x80
 80018ae:	d023      	beq.n	80018f8 <_printf_i+0x94>
 80018b0:	1d11      	adds	r1, r2, #4
 80018b2:	6019      	str	r1, [r3, #0]
 80018b4:	6813      	ldr	r3, [r2, #0]
 80018b6:	e027      	b.n	8001908 <_printf_i+0xa4>
 80018b8:	2a73      	cmp	r2, #115	; 0x73
 80018ba:	f000 80b4 	beq.w	8001a26 <_printf_i+0x1c2>
 80018be:	d808      	bhi.n	80018d2 <_printf_i+0x6e>
 80018c0:	2a6f      	cmp	r2, #111	; 0x6f
 80018c2:	d02a      	beq.n	800191a <_printf_i+0xb6>
 80018c4:	2a70      	cmp	r2, #112	; 0x70
 80018c6:	d1e5      	bne.n	8001894 <_printf_i+0x30>
 80018c8:	680a      	ldr	r2, [r1, #0]
 80018ca:	f042 0220 	orr.w	r2, r2, #32
 80018ce:	600a      	str	r2, [r1, #0]
 80018d0:	e003      	b.n	80018da <_printf_i+0x76>
 80018d2:	2a75      	cmp	r2, #117	; 0x75
 80018d4:	d021      	beq.n	800191a <_printf_i+0xb6>
 80018d6:	2a78      	cmp	r2, #120	; 0x78
 80018d8:	d1dc      	bne.n	8001894 <_printf_i+0x30>
 80018da:	2278      	movs	r2, #120	; 0x78
 80018dc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80018e0:	496e      	ldr	r1, [pc, #440]	; (8001a9c <_printf_i+0x238>)
 80018e2:	e064      	b.n	80019ae <_printf_i+0x14a>
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80018ea:	1d11      	adds	r1, r2, #4
 80018ec:	6019      	str	r1, [r3, #0]
 80018ee:	6813      	ldr	r3, [r2, #0]
 80018f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80018f4:	2301      	movs	r3, #1
 80018f6:	e0a3      	b.n	8001a40 <_printf_i+0x1dc>
 80018f8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80018fc:	f102 0104 	add.w	r1, r2, #4
 8001900:	6019      	str	r1, [r3, #0]
 8001902:	d0d7      	beq.n	80018b4 <_printf_i+0x50>
 8001904:	f9b2 3000 	ldrsh.w	r3, [r2]
 8001908:	2b00      	cmp	r3, #0
 800190a:	da03      	bge.n	8001914 <_printf_i+0xb0>
 800190c:	222d      	movs	r2, #45	; 0x2d
 800190e:	425b      	negs	r3, r3
 8001910:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001914:	4962      	ldr	r1, [pc, #392]	; (8001aa0 <_printf_i+0x23c>)
 8001916:	220a      	movs	r2, #10
 8001918:	e017      	b.n	800194a <_printf_i+0xe6>
 800191a:	6820      	ldr	r0, [r4, #0]
 800191c:	6819      	ldr	r1, [r3, #0]
 800191e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001922:	d003      	beq.n	800192c <_printf_i+0xc8>
 8001924:	1d08      	adds	r0, r1, #4
 8001926:	6018      	str	r0, [r3, #0]
 8001928:	680b      	ldr	r3, [r1, #0]
 800192a:	e006      	b.n	800193a <_printf_i+0xd6>
 800192c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001930:	f101 0004 	add.w	r0, r1, #4
 8001934:	6018      	str	r0, [r3, #0]
 8001936:	d0f7      	beq.n	8001928 <_printf_i+0xc4>
 8001938:	880b      	ldrh	r3, [r1, #0]
 800193a:	4959      	ldr	r1, [pc, #356]	; (8001aa0 <_printf_i+0x23c>)
 800193c:	2a6f      	cmp	r2, #111	; 0x6f
 800193e:	bf14      	ite	ne
 8001940:	220a      	movne	r2, #10
 8001942:	2208      	moveq	r2, #8
 8001944:	2000      	movs	r0, #0
 8001946:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800194a:	6865      	ldr	r5, [r4, #4]
 800194c:	60a5      	str	r5, [r4, #8]
 800194e:	2d00      	cmp	r5, #0
 8001950:	f2c0 809c 	blt.w	8001a8c <_printf_i+0x228>
 8001954:	6820      	ldr	r0, [r4, #0]
 8001956:	f020 0004 	bic.w	r0, r0, #4
 800195a:	6020      	str	r0, [r4, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d13f      	bne.n	80019e0 <_printf_i+0x17c>
 8001960:	2d00      	cmp	r5, #0
 8001962:	f040 8095 	bne.w	8001a90 <_printf_i+0x22c>
 8001966:	4675      	mov	r5, lr
 8001968:	2a08      	cmp	r2, #8
 800196a:	d10b      	bne.n	8001984 <_printf_i+0x120>
 800196c:	6823      	ldr	r3, [r4, #0]
 800196e:	07da      	lsls	r2, r3, #31
 8001970:	d508      	bpl.n	8001984 <_printf_i+0x120>
 8001972:	6923      	ldr	r3, [r4, #16]
 8001974:	6862      	ldr	r2, [r4, #4]
 8001976:	429a      	cmp	r2, r3
 8001978:	bfde      	ittt	le
 800197a:	2330      	movle	r3, #48	; 0x30
 800197c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001980:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001984:	ebae 0305 	sub.w	r3, lr, r5
 8001988:	6123      	str	r3, [r4, #16]
 800198a:	f8cd 8000 	str.w	r8, [sp]
 800198e:	463b      	mov	r3, r7
 8001990:	aa03      	add	r2, sp, #12
 8001992:	4621      	mov	r1, r4
 8001994:	4630      	mov	r0, r6
 8001996:	f7ff feef 	bl	8001778 <_printf_common>
 800199a:	3001      	adds	r0, #1
 800199c:	d155      	bne.n	8001a4a <_printf_i+0x1e6>
 800199e:	f04f 30ff 	mov.w	r0, #4294967295
 80019a2:	b005      	add	sp, #20
 80019a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80019a8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80019ac:	493c      	ldr	r1, [pc, #240]	; (8001aa0 <_printf_i+0x23c>)
 80019ae:	6822      	ldr	r2, [r4, #0]
 80019b0:	6818      	ldr	r0, [r3, #0]
 80019b2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80019b6:	f100 0504 	add.w	r5, r0, #4
 80019ba:	601d      	str	r5, [r3, #0]
 80019bc:	d001      	beq.n	80019c2 <_printf_i+0x15e>
 80019be:	6803      	ldr	r3, [r0, #0]
 80019c0:	e002      	b.n	80019c8 <_printf_i+0x164>
 80019c2:	0655      	lsls	r5, r2, #25
 80019c4:	d5fb      	bpl.n	80019be <_printf_i+0x15a>
 80019c6:	8803      	ldrh	r3, [r0, #0]
 80019c8:	07d0      	lsls	r0, r2, #31
 80019ca:	bf44      	itt	mi
 80019cc:	f042 0220 	orrmi.w	r2, r2, #32
 80019d0:	6022      	strmi	r2, [r4, #0]
 80019d2:	b91b      	cbnz	r3, 80019dc <_printf_i+0x178>
 80019d4:	6822      	ldr	r2, [r4, #0]
 80019d6:	f022 0220 	bic.w	r2, r2, #32
 80019da:	6022      	str	r2, [r4, #0]
 80019dc:	2210      	movs	r2, #16
 80019de:	e7b1      	b.n	8001944 <_printf_i+0xe0>
 80019e0:	4675      	mov	r5, lr
 80019e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80019e6:	fb02 3310 	mls	r3, r2, r0, r3
 80019ea:	5ccb      	ldrb	r3, [r1, r3]
 80019ec:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80019f0:	4603      	mov	r3, r0
 80019f2:	2800      	cmp	r0, #0
 80019f4:	d1f5      	bne.n	80019e2 <_printf_i+0x17e>
 80019f6:	e7b7      	b.n	8001968 <_printf_i+0x104>
 80019f8:	6808      	ldr	r0, [r1, #0]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	6949      	ldr	r1, [r1, #20]
 80019fe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001a02:	d004      	beq.n	8001a0e <_printf_i+0x1aa>
 8001a04:	1d10      	adds	r0, r2, #4
 8001a06:	6018      	str	r0, [r3, #0]
 8001a08:	6813      	ldr	r3, [r2, #0]
 8001a0a:	6019      	str	r1, [r3, #0]
 8001a0c:	e007      	b.n	8001a1e <_printf_i+0x1ba>
 8001a0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001a12:	f102 0004 	add.w	r0, r2, #4
 8001a16:	6018      	str	r0, [r3, #0]
 8001a18:	6813      	ldr	r3, [r2, #0]
 8001a1a:	d0f6      	beq.n	8001a0a <_printf_i+0x1a6>
 8001a1c:	8019      	strh	r1, [r3, #0]
 8001a1e:	2300      	movs	r3, #0
 8001a20:	6123      	str	r3, [r4, #16]
 8001a22:	4675      	mov	r5, lr
 8001a24:	e7b1      	b.n	800198a <_printf_i+0x126>
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	1d11      	adds	r1, r2, #4
 8001a2a:	6019      	str	r1, [r3, #0]
 8001a2c:	6815      	ldr	r5, [r2, #0]
 8001a2e:	6862      	ldr	r2, [r4, #4]
 8001a30:	2100      	movs	r1, #0
 8001a32:	4628      	mov	r0, r5
 8001a34:	f7fe fbdc 	bl	80001f0 <memchr>
 8001a38:	b108      	cbz	r0, 8001a3e <_printf_i+0x1da>
 8001a3a:	1b40      	subs	r0, r0, r5
 8001a3c:	6060      	str	r0, [r4, #4]
 8001a3e:	6863      	ldr	r3, [r4, #4]
 8001a40:	6123      	str	r3, [r4, #16]
 8001a42:	2300      	movs	r3, #0
 8001a44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001a48:	e79f      	b.n	800198a <_printf_i+0x126>
 8001a4a:	6923      	ldr	r3, [r4, #16]
 8001a4c:	462a      	mov	r2, r5
 8001a4e:	4639      	mov	r1, r7
 8001a50:	4630      	mov	r0, r6
 8001a52:	47c0      	blx	r8
 8001a54:	3001      	adds	r0, #1
 8001a56:	d0a2      	beq.n	800199e <_printf_i+0x13a>
 8001a58:	6823      	ldr	r3, [r4, #0]
 8001a5a:	079b      	lsls	r3, r3, #30
 8001a5c:	d507      	bpl.n	8001a6e <_printf_i+0x20a>
 8001a5e:	2500      	movs	r5, #0
 8001a60:	f104 0919 	add.w	r9, r4, #25
 8001a64:	68e3      	ldr	r3, [r4, #12]
 8001a66:	9a03      	ldr	r2, [sp, #12]
 8001a68:	1a9b      	subs	r3, r3, r2
 8001a6a:	429d      	cmp	r5, r3
 8001a6c:	db05      	blt.n	8001a7a <_printf_i+0x216>
 8001a6e:	68e0      	ldr	r0, [r4, #12]
 8001a70:	9b03      	ldr	r3, [sp, #12]
 8001a72:	4298      	cmp	r0, r3
 8001a74:	bfb8      	it	lt
 8001a76:	4618      	movlt	r0, r3
 8001a78:	e793      	b.n	80019a2 <_printf_i+0x13e>
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	464a      	mov	r2, r9
 8001a7e:	4639      	mov	r1, r7
 8001a80:	4630      	mov	r0, r6
 8001a82:	47c0      	blx	r8
 8001a84:	3001      	adds	r0, #1
 8001a86:	d08a      	beq.n	800199e <_printf_i+0x13a>
 8001a88:	3501      	adds	r5, #1
 8001a8a:	e7eb      	b.n	8001a64 <_printf_i+0x200>
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1a7      	bne.n	80019e0 <_printf_i+0x17c>
 8001a90:	780b      	ldrb	r3, [r1, #0]
 8001a92:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001a96:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001a9a:	e765      	b.n	8001968 <_printf_i+0x104>
 8001a9c:	08001d4d 	.word	0x08001d4d
 8001aa0:	08001d3c 	.word	0x08001d3c

08001aa4 <memmove>:
 8001aa4:	4288      	cmp	r0, r1
 8001aa6:	b510      	push	{r4, lr}
 8001aa8:	eb01 0302 	add.w	r3, r1, r2
 8001aac:	d803      	bhi.n	8001ab6 <memmove+0x12>
 8001aae:	1e42      	subs	r2, r0, #1
 8001ab0:	4299      	cmp	r1, r3
 8001ab2:	d10c      	bne.n	8001ace <memmove+0x2a>
 8001ab4:	bd10      	pop	{r4, pc}
 8001ab6:	4298      	cmp	r0, r3
 8001ab8:	d2f9      	bcs.n	8001aae <memmove+0xa>
 8001aba:	1881      	adds	r1, r0, r2
 8001abc:	1ad2      	subs	r2, r2, r3
 8001abe:	42d3      	cmn	r3, r2
 8001ac0:	d100      	bne.n	8001ac4 <memmove+0x20>
 8001ac2:	bd10      	pop	{r4, pc}
 8001ac4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001ac8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001acc:	e7f7      	b.n	8001abe <memmove+0x1a>
 8001ace:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001ad2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8001ad6:	e7eb      	b.n	8001ab0 <memmove+0xc>

08001ad8 <_free_r>:
 8001ad8:	b538      	push	{r3, r4, r5, lr}
 8001ada:	4605      	mov	r5, r0
 8001adc:	2900      	cmp	r1, #0
 8001ade:	d045      	beq.n	8001b6c <_free_r+0x94>
 8001ae0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ae4:	1f0c      	subs	r4, r1, #4
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	bfb8      	it	lt
 8001aea:	18e4      	addlt	r4, r4, r3
 8001aec:	f000 f8d6 	bl	8001c9c <__malloc_lock>
 8001af0:	4a1f      	ldr	r2, [pc, #124]	; (8001b70 <_free_r+0x98>)
 8001af2:	6813      	ldr	r3, [r2, #0]
 8001af4:	4610      	mov	r0, r2
 8001af6:	b933      	cbnz	r3, 8001b06 <_free_r+0x2e>
 8001af8:	6063      	str	r3, [r4, #4]
 8001afa:	6014      	str	r4, [r2, #0]
 8001afc:	4628      	mov	r0, r5
 8001afe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001b02:	f000 b8cc 	b.w	8001c9e <__malloc_unlock>
 8001b06:	42a3      	cmp	r3, r4
 8001b08:	d90c      	bls.n	8001b24 <_free_r+0x4c>
 8001b0a:	6821      	ldr	r1, [r4, #0]
 8001b0c:	1862      	adds	r2, r4, r1
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	bf04      	itt	eq
 8001b12:	681a      	ldreq	r2, [r3, #0]
 8001b14:	685b      	ldreq	r3, [r3, #4]
 8001b16:	6063      	str	r3, [r4, #4]
 8001b18:	bf04      	itt	eq
 8001b1a:	1852      	addeq	r2, r2, r1
 8001b1c:	6022      	streq	r2, [r4, #0]
 8001b1e:	6004      	str	r4, [r0, #0]
 8001b20:	e7ec      	b.n	8001afc <_free_r+0x24>
 8001b22:	4613      	mov	r3, r2
 8001b24:	685a      	ldr	r2, [r3, #4]
 8001b26:	b10a      	cbz	r2, 8001b2c <_free_r+0x54>
 8001b28:	42a2      	cmp	r2, r4
 8001b2a:	d9fa      	bls.n	8001b22 <_free_r+0x4a>
 8001b2c:	6819      	ldr	r1, [r3, #0]
 8001b2e:	1858      	adds	r0, r3, r1
 8001b30:	42a0      	cmp	r0, r4
 8001b32:	d10b      	bne.n	8001b4c <_free_r+0x74>
 8001b34:	6820      	ldr	r0, [r4, #0]
 8001b36:	4401      	add	r1, r0
 8001b38:	1858      	adds	r0, r3, r1
 8001b3a:	4282      	cmp	r2, r0
 8001b3c:	6019      	str	r1, [r3, #0]
 8001b3e:	d1dd      	bne.n	8001afc <_free_r+0x24>
 8001b40:	6810      	ldr	r0, [r2, #0]
 8001b42:	6852      	ldr	r2, [r2, #4]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	4401      	add	r1, r0
 8001b48:	6019      	str	r1, [r3, #0]
 8001b4a:	e7d7      	b.n	8001afc <_free_r+0x24>
 8001b4c:	d902      	bls.n	8001b54 <_free_r+0x7c>
 8001b4e:	230c      	movs	r3, #12
 8001b50:	602b      	str	r3, [r5, #0]
 8001b52:	e7d3      	b.n	8001afc <_free_r+0x24>
 8001b54:	6820      	ldr	r0, [r4, #0]
 8001b56:	1821      	adds	r1, r4, r0
 8001b58:	428a      	cmp	r2, r1
 8001b5a:	bf04      	itt	eq
 8001b5c:	6811      	ldreq	r1, [r2, #0]
 8001b5e:	6852      	ldreq	r2, [r2, #4]
 8001b60:	6062      	str	r2, [r4, #4]
 8001b62:	bf04      	itt	eq
 8001b64:	1809      	addeq	r1, r1, r0
 8001b66:	6021      	streq	r1, [r4, #0]
 8001b68:	605c      	str	r4, [r3, #4]
 8001b6a:	e7c7      	b.n	8001afc <_free_r+0x24>
 8001b6c:	bd38      	pop	{r3, r4, r5, pc}
 8001b6e:	bf00      	nop
 8001b70:	20000090 	.word	0x20000090

08001b74 <_malloc_r>:
 8001b74:	b570      	push	{r4, r5, r6, lr}
 8001b76:	1ccd      	adds	r5, r1, #3
 8001b78:	f025 0503 	bic.w	r5, r5, #3
 8001b7c:	3508      	adds	r5, #8
 8001b7e:	2d0c      	cmp	r5, #12
 8001b80:	bf38      	it	cc
 8001b82:	250c      	movcc	r5, #12
 8001b84:	2d00      	cmp	r5, #0
 8001b86:	4606      	mov	r6, r0
 8001b88:	db01      	blt.n	8001b8e <_malloc_r+0x1a>
 8001b8a:	42a9      	cmp	r1, r5
 8001b8c:	d903      	bls.n	8001b96 <_malloc_r+0x22>
 8001b8e:	230c      	movs	r3, #12
 8001b90:	6033      	str	r3, [r6, #0]
 8001b92:	2000      	movs	r0, #0
 8001b94:	bd70      	pop	{r4, r5, r6, pc}
 8001b96:	f000 f881 	bl	8001c9c <__malloc_lock>
 8001b9a:	4a23      	ldr	r2, [pc, #140]	; (8001c28 <_malloc_r+0xb4>)
 8001b9c:	6814      	ldr	r4, [r2, #0]
 8001b9e:	4621      	mov	r1, r4
 8001ba0:	b991      	cbnz	r1, 8001bc8 <_malloc_r+0x54>
 8001ba2:	4c22      	ldr	r4, [pc, #136]	; (8001c2c <_malloc_r+0xb8>)
 8001ba4:	6823      	ldr	r3, [r4, #0]
 8001ba6:	b91b      	cbnz	r3, 8001bb0 <_malloc_r+0x3c>
 8001ba8:	4630      	mov	r0, r6
 8001baa:	f000 f867 	bl	8001c7c <_sbrk_r>
 8001bae:	6020      	str	r0, [r4, #0]
 8001bb0:	4629      	mov	r1, r5
 8001bb2:	4630      	mov	r0, r6
 8001bb4:	f000 f862 	bl	8001c7c <_sbrk_r>
 8001bb8:	1c43      	adds	r3, r0, #1
 8001bba:	d126      	bne.n	8001c0a <_malloc_r+0x96>
 8001bbc:	230c      	movs	r3, #12
 8001bbe:	6033      	str	r3, [r6, #0]
 8001bc0:	4630      	mov	r0, r6
 8001bc2:	f000 f86c 	bl	8001c9e <__malloc_unlock>
 8001bc6:	e7e4      	b.n	8001b92 <_malloc_r+0x1e>
 8001bc8:	680b      	ldr	r3, [r1, #0]
 8001bca:	1b5b      	subs	r3, r3, r5
 8001bcc:	d41a      	bmi.n	8001c04 <_malloc_r+0x90>
 8001bce:	2b0b      	cmp	r3, #11
 8001bd0:	d90f      	bls.n	8001bf2 <_malloc_r+0x7e>
 8001bd2:	600b      	str	r3, [r1, #0]
 8001bd4:	50cd      	str	r5, [r1, r3]
 8001bd6:	18cc      	adds	r4, r1, r3
 8001bd8:	4630      	mov	r0, r6
 8001bda:	f000 f860 	bl	8001c9e <__malloc_unlock>
 8001bde:	f104 000b 	add.w	r0, r4, #11
 8001be2:	1d23      	adds	r3, r4, #4
 8001be4:	f020 0007 	bic.w	r0, r0, #7
 8001be8:	1ac3      	subs	r3, r0, r3
 8001bea:	d01b      	beq.n	8001c24 <_malloc_r+0xb0>
 8001bec:	425a      	negs	r2, r3
 8001bee:	50e2      	str	r2, [r4, r3]
 8001bf0:	bd70      	pop	{r4, r5, r6, pc}
 8001bf2:	428c      	cmp	r4, r1
 8001bf4:	bf0d      	iteet	eq
 8001bf6:	6863      	ldreq	r3, [r4, #4]
 8001bf8:	684b      	ldrne	r3, [r1, #4]
 8001bfa:	6063      	strne	r3, [r4, #4]
 8001bfc:	6013      	streq	r3, [r2, #0]
 8001bfe:	bf18      	it	ne
 8001c00:	460c      	movne	r4, r1
 8001c02:	e7e9      	b.n	8001bd8 <_malloc_r+0x64>
 8001c04:	460c      	mov	r4, r1
 8001c06:	6849      	ldr	r1, [r1, #4]
 8001c08:	e7ca      	b.n	8001ba0 <_malloc_r+0x2c>
 8001c0a:	1cc4      	adds	r4, r0, #3
 8001c0c:	f024 0403 	bic.w	r4, r4, #3
 8001c10:	42a0      	cmp	r0, r4
 8001c12:	d005      	beq.n	8001c20 <_malloc_r+0xac>
 8001c14:	1a21      	subs	r1, r4, r0
 8001c16:	4630      	mov	r0, r6
 8001c18:	f000 f830 	bl	8001c7c <_sbrk_r>
 8001c1c:	3001      	adds	r0, #1
 8001c1e:	d0cd      	beq.n	8001bbc <_malloc_r+0x48>
 8001c20:	6025      	str	r5, [r4, #0]
 8001c22:	e7d9      	b.n	8001bd8 <_malloc_r+0x64>
 8001c24:	bd70      	pop	{r4, r5, r6, pc}
 8001c26:	bf00      	nop
 8001c28:	20000090 	.word	0x20000090
 8001c2c:	20000094 	.word	0x20000094

08001c30 <_realloc_r>:
 8001c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c32:	4607      	mov	r7, r0
 8001c34:	4614      	mov	r4, r2
 8001c36:	460e      	mov	r6, r1
 8001c38:	b921      	cbnz	r1, 8001c44 <_realloc_r+0x14>
 8001c3a:	4611      	mov	r1, r2
 8001c3c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001c40:	f7ff bf98 	b.w	8001b74 <_malloc_r>
 8001c44:	b922      	cbnz	r2, 8001c50 <_realloc_r+0x20>
 8001c46:	f7ff ff47 	bl	8001ad8 <_free_r>
 8001c4a:	4625      	mov	r5, r4
 8001c4c:	4628      	mov	r0, r5
 8001c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c50:	f000 f826 	bl	8001ca0 <_malloc_usable_size_r>
 8001c54:	4284      	cmp	r4, r0
 8001c56:	d90f      	bls.n	8001c78 <_realloc_r+0x48>
 8001c58:	4621      	mov	r1, r4
 8001c5a:	4638      	mov	r0, r7
 8001c5c:	f7ff ff8a 	bl	8001b74 <_malloc_r>
 8001c60:	4605      	mov	r5, r0
 8001c62:	2800      	cmp	r0, #0
 8001c64:	d0f2      	beq.n	8001c4c <_realloc_r+0x1c>
 8001c66:	4631      	mov	r1, r6
 8001c68:	4622      	mov	r2, r4
 8001c6a:	f7ff fbfd 	bl	8001468 <memcpy>
 8001c6e:	4631      	mov	r1, r6
 8001c70:	4638      	mov	r0, r7
 8001c72:	f7ff ff31 	bl	8001ad8 <_free_r>
 8001c76:	e7e9      	b.n	8001c4c <_realloc_r+0x1c>
 8001c78:	4635      	mov	r5, r6
 8001c7a:	e7e7      	b.n	8001c4c <_realloc_r+0x1c>

08001c7c <_sbrk_r>:
 8001c7c:	b538      	push	{r3, r4, r5, lr}
 8001c7e:	4c06      	ldr	r4, [pc, #24]	; (8001c98 <_sbrk_r+0x1c>)
 8001c80:	2300      	movs	r3, #0
 8001c82:	4605      	mov	r5, r0
 8001c84:	4608      	mov	r0, r1
 8001c86:	6023      	str	r3, [r4, #0]
 8001c88:	f7ff fb72 	bl	8001370 <_sbrk>
 8001c8c:	1c43      	adds	r3, r0, #1
 8001c8e:	d102      	bne.n	8001c96 <_sbrk_r+0x1a>
 8001c90:	6823      	ldr	r3, [r4, #0]
 8001c92:	b103      	cbz	r3, 8001c96 <_sbrk_r+0x1a>
 8001c94:	602b      	str	r3, [r5, #0]
 8001c96:	bd38      	pop	{r3, r4, r5, pc}
 8001c98:	200000dc 	.word	0x200000dc

08001c9c <__malloc_lock>:
 8001c9c:	4770      	bx	lr

08001c9e <__malloc_unlock>:
 8001c9e:	4770      	bx	lr

08001ca0 <_malloc_usable_size_r>:
 8001ca0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	f1a0 0004 	sub.w	r0, r0, #4
 8001caa:	bfbc      	itt	lt
 8001cac:	580b      	ldrlt	r3, [r1, r0]
 8001cae:	18c0      	addlt	r0, r0, r3
 8001cb0:	4770      	bx	lr
	...

08001cb4 <_init>:
 8001cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cb6:	bf00      	nop
 8001cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cba:	bc08      	pop	{r3}
 8001cbc:	469e      	mov	lr, r3
 8001cbe:	4770      	bx	lr

08001cc0 <_fini>:
 8001cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cc2:	bf00      	nop
 8001cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cc6:	bc08      	pop	{r3}
 8001cc8:	469e      	mov	lr, r3
 8001cca:	4770      	bx	lr
