Source Block: hdl/library/util_dac_unpack/util_dac_unpack.v@125:135@HdlIdDef
  wire [ 2:0] position_4;
  wire [ 2:0] position_5;
  wire [ 2:0] position_6;
  wire [ 2:0] position_7;

  reg [  7:0] path_enabled = 0;
  reg [  2:0] counter_0 = 0;
  reg [  2:0] counter_d1 = 0;
  reg [ 15:0] dac_data_00 = 16'h0;
  reg [ 15:0] dac_data_01 = 16'h0;
  reg [ 15:0] dac_data_02 = 16'h0;

Diff Content:
+ 130   reg [  7:0] path_enabled_d1 = 0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_dac_unpack/util_dac_unpack.v@126:136
  wire [ 2:0] position_5;
  wire [ 2:0] position_6;
  wire [ 2:0] position_7;

  reg [  7:0] path_enabled = 0;
  reg [  2:0] counter_0 = 0;
  reg [  2:0] counter_d1 = 0;
  reg [ 15:0] dac_data_00 = 16'h0;
  reg [ 15:0] dac_data_01 = 16'h0;
  reg [ 15:0] dac_data_02 = 16'h0;
  reg [ 15:0] dac_data_03 = 16'h0;

Clone Blocks 2:
hdl/library/util_dac_unpack/util_dac_unpack.v@121:131
  wire            dac_chan_valid;

  wire [ 1:0] position_2;
  wire [ 1:0] position_3;
  wire [ 2:0] position_4;
  wire [ 2:0] position_5;
  wire [ 2:0] position_6;
  wire [ 2:0] position_7;

  reg [  7:0] path_enabled = 0;
  reg [  2:0] counter_0 = 0;

Clone Blocks 3:
hdl/library/util_dac_unpack/util_dac_unpack.v@127:137
  wire [ 2:0] position_6;
  wire [ 2:0] position_7;

  reg [  7:0] path_enabled = 0;
  reg [  2:0] counter_0 = 0;
  reg [  2:0] counter_d1 = 0;
  reg [ 15:0] dac_data_00 = 16'h0;
  reg [ 15:0] dac_data_01 = 16'h0;
  reg [ 15:0] dac_data_02 = 16'h0;
  reg [ 15:0] dac_data_03 = 16'h0;
  reg [ 15:0] dac_data_04 = 16'h0;

Clone Blocks 4:
hdl/library/util_dac_unpack/util_dac_unpack.v@122:132

  wire [ 1:0] position_2;
  wire [ 1:0] position_3;
  wire [ 2:0] position_4;
  wire [ 2:0] position_5;
  wire [ 2:0] position_6;
  wire [ 2:0] position_7;

  reg [  7:0] path_enabled = 0;
  reg [  2:0] counter_0 = 0;
  reg [  2:0] counter_d1 = 0;

Clone Blocks 5:
hdl/library/util_dac_unpack/util_dac_unpack.v@123:133
  wire [ 1:0] position_2;
  wire [ 1:0] position_3;
  wire [ 2:0] position_4;
  wire [ 2:0] position_5;
  wire [ 2:0] position_6;
  wire [ 2:0] position_7;

  reg [  7:0] path_enabled = 0;
  reg [  2:0] counter_0 = 0;
  reg [  2:0] counter_d1 = 0;
  reg [ 15:0] dac_data_00 = 16'h0;

