do 41
# Cannot open macro file: 41
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:53 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 17:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:53 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 17:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:53 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 17:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:53 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 17:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:53 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 17:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:53 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 17:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:53 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 17:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:53 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 17:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:53 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 17:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:53 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 17:40:53 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 17:40:59 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_calc_top/i_calc_top/i_calc_ctrl/presentstate_s'.
# Executing ONERROR command at macro ./calc_top_wave.do line 27
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 42_sim.do
# End time: 17:41:46 on Nov 20,2017, Elapsed time: 0:00:47
# Errors: 3, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 17:41:46 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 17:43:01 on Nov 20,2017, Elapsed time: 0:01:15
# Errors: 0, Warnings: 1
do 11_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:24 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 17:54:24 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:24 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 17:54:24 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:24 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 17:54:24 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:24 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 17:54:24 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 12_sim.do
# vsim -t ns -novopt -lib work work.tb_io_ctrl 
# Start time: 17:54:26 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 17:56:22 on Nov 20,2017, Elapsed time: 0:01:56
# Errors: 0, Warnings: 1
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 17:56:24 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 17:56:24 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 17:56:24 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 17:56:24 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_ctrl 
# Start time: 17:56:26 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:57 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 17:58:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:57 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 17:58:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:57 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 17:58:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:57 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 17:58:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 17:58:59 on Nov 20,2017, Elapsed time: 0:02:33
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl 
# Start time: 17:58:59 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 17:59:51 on Nov 20,2017, Elapsed time: 0:00:52
# Errors: 0, Warnings: 1
quit -sim
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:49:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(123): (vcom-1152) Index value 12 is out of index range 11 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# End time: 19:49:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 19:49:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 19:49:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:28 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:49:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:28 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(123): (vcom-1152) Index value 12 is out of index range 11 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# End time: 19:49:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:29 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 19:49:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:29 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 19:49:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:02 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:50:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:02 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(143): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(144): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(145): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(146): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(147): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(148): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(149): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(150): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(151): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(152): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(153): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(154): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(102): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(103): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(143): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(144): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(145): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(146): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(147): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(148): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(149): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(150): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(151): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(152): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(153): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(154): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(226): (vcom-1272) Length of expected is 12; length of actual is 16.
# End time: 19:50:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 27
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:02 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 19:50:03 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:03 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 19:50:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:45 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:50:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:45 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(143): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(144): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(145): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(146): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(147): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(148): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(149): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(150): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(151): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(152): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(153): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(154): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(43): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(44): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(45): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(46): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(47): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(48): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(49): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(50): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(51): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(52): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(53): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error (suppressible): ../vhdl/alu_rtl.vhd(54): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(102): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(103): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(143): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(144): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(145): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(146): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(147): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(148): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(149): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(150): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(151): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(152): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(153): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(154): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(226): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error: ../vhdl/alu_rtl.vhd(269): VHDL Compiler exiting
# End time: 19:50:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 13, Warnings: 27
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/alu_rtl.vhd"
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:23 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:51:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:23 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(102): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(103): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(143): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(144): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(145): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(146): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(147): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(148): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(149): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(150): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(151): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(152): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(153): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(154): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(226): (vcom-1272) Length of expected is 12; length of actual is 16.
# End time: 19:51:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 15
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:23 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 19:51:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:23 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 19:51:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:36 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:52:36 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:36 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(143): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(144): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(145): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(146): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(147): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(148): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(149): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(150): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(151): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(152): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(153): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(154): (vcom-1275) Arguments of overloaded "and" operator are not the same length (16 vs. 12).
# ** Warning: ../vhdl/alu_rtl.vhd(78): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(102): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(103): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(107): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(143): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(144): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(145): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(146): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(147): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(148): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(149): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(150): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(151): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(152): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(153): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(154): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(226): (vcom-1272) Length of expected is 12; length of actual is 16.
# End time: 19:52:36 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 29
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:37 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 19:52:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:37 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 19:52:37 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:03 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:53:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:03 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(78): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(107): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(121): (vcom-1272) Length of expected is 12; length of actual is 16.
# End time: 19:53:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:03 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 19:53:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:03 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 19:53:04 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:39 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:53:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:40 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(121): (vcom-1272) Length of expected is 12; length of actual is 16.
# End time: 19:53:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:40 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 19:53:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:40 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 19:53:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:22 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:54:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:22 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:54:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:22 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 19:54:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:22 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 19:54:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 19:54:30 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 19:55:10 on Nov 20,2017, Elapsed time: 0:00:40
# Errors: 0, Warnings: 1
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:02 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:56:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:02 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:56:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:02 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:56:02 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:02 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:56:03 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:03 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:56:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:03 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:56:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:03 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:56:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:03 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:56:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:03 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:56:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:03 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:56:04 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 42_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:56:06 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 19:57:54 on Nov 20,2017, Elapsed time: 0:01:48
# Errors: 0, Warnings: 1
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:45 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:58:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:45 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:58:46 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:46 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 19:58:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:46 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 19:58:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 19:58:48 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:49 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:59:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:49 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:59:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:49 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 19:59:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:49 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 19:59:49 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 19:59:52 on Nov 20,2017, Elapsed time: 0:01:04
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 19:59:52 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:09 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:04:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:09 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:04:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:09 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:04:10 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:10 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:04:10 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:04:12 on Nov 20,2017, Elapsed time: 0:04:20
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:04:12 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:12 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:07:12 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:12 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Error: ../vhdl/alu_rtl.vhd(121): Illegal target for signal assignment.
# ** Error: ../vhdl/alu_rtl.vhd(121): (vcom-1136) Unknown identifier "workNumber1_ss".
# ** Warning: ../vhdl/alu_rtl.vhd(226): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error: ../vhdl/alu_rtl.vhd(269): VHDL Compiler exiting
# End time: 20:07:12 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/alu_rtl.vhd"
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:30 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:07:30 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(121): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/alu_rtl.vhd(226): (vcom-1272) Length of expected is 12; length of actual is 16.
# End time: 20:07:31 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:07:31 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:07:31 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:42 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:07:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:42 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(226): (vcom-1272) Length of expected is 12; length of actual is 16.
# End time: 20:07:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:42 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:07:42 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:42 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:07:43 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:57 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:07:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:57 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:07:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:57 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:07:57 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:57 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:07:58 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:08:00 on Nov 20,2017, Elapsed time: 0:03:48
# Errors: 6, Warnings: 5
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:08:00 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:41 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:08:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:41 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:08:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:41 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:08:41 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:41 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:08:42 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:08:44 on Nov 20,2017, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:08:44 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:05 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:10:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:05 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:10:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:06 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:10:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:06 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:10:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:10:08 on Nov 20,2017, Elapsed time: 0:01:24
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:10:08 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:46 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:11:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:47 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:11:47 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:47 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:11:47 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:47 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:11:47 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:11:49 on Nov 20,2017, Elapsed time: 0:01:41
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:11:49 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:43 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:12:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:43 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:12:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:43 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:12:43 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:43 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:12:44 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:12:48 on Nov 20,2017, Elapsed time: 0:00:59
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:12:48 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:38 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:18:39 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:39 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:18:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:39 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:18:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:39 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:18:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:18:41 on Nov 20,2017, Elapsed time: 0:05:53
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:18:41 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:15 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:19:16 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:16 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:19:16 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:16 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:19:16 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:16 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:19:16 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:05 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:21:06 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:06 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:21:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:06 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:21:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:06 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:21:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:21:07 on Nov 20,2017, Elapsed time: 0:02:26
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:21:07 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:21 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:22:21 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:21 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:22:21 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:21 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:22:21 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:21 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:22:21 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:22:23 on Nov 20,2017, Elapsed time: 0:01:16
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:22:23 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:22 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:24:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:22 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:24:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:22 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:24:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:22 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:24:22 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:24:24 on Nov 20,2017, Elapsed time: 0:02:01
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:24:24 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:08 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:25:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:08 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:25:08 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:09 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:25:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:09 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:25:09 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:25:10 on Nov 20,2017, Elapsed time: 0:00:46
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:25:10 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:04 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:47:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:04 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(156): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 16 is not equal to right length 12).
# ** Warning: ../vhdl/alu_rtl.vhd(161): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 16 is not equal to right length 12).
# ** Warning: ../vhdl/alu_rtl.vhd(166): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 16 is not equal to right length 12).
# ** Warning: ../vhdl/alu_rtl.vhd(171): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 16 is not equal to right length 12).
# ** Warning: ../vhdl/alu_rtl.vhd(176): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 16 is not equal to right length 12).
# ** Warning: ../vhdl/alu_rtl.vhd(181): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 16 is not equal to right length 12).
# ** Error: ../vhdl/alu_rtl.vhd(219): Enumeration literal '2' is type std.STANDARD.CHARACTER; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Warning: ../vhdl/alu_rtl.vhd(143): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(144): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(145): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(146): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(147): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(148): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Error: ../vhdl/alu_rtl.vhd(272): VHDL Compiler exiting
# End time: 20:47:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 12
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/alu_rtl.vhd"
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:55 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:47:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:55 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(186): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 12 is not equal to right length 16).
# ** Warning: ../vhdl/alu_rtl.vhd(191): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 12 is not equal to right length 16).
# ** Warning: ../vhdl/alu_rtl.vhd(196): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 12 is not equal to right length 16).
# ** Warning: ../vhdl/alu_rtl.vhd(201): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 12 is not equal to right length 16).
# ** Warning: ../vhdl/alu_rtl.vhd(206): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 12 is not equal to right length 16).
# ** Warning: ../vhdl/alu_rtl.vhd(211): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 12 is not equal to right length 16).
# ** Error: ../vhdl/alu_rtl.vhd(219): Enumeration literal '2' is type std.STANDARD.CHARACTER; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Warning: ../vhdl/alu_rtl.vhd(143): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(144): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(145): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(146): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(147): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Warning: ../vhdl/alu_rtl.vhd(148): (vcom-1272) Length of expected is 16; length of actual is 12.
# ** Error: ../vhdl/alu_rtl.vhd(272): VHDL Compiler exiting
# End time: 20:47:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 12
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/alu_rtl.vhd"
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:03 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:50:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:03 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Warning: ../vhdl/alu_rtl.vhd(211): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 12 is not equal to right length 16).
# ** Error: ../vhdl/alu_rtl.vhd(219): Enumeration literal '2' is type std.STANDARD.CHARACTER; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Warning: ../vhdl/alu_rtl.vhd(154): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Error: ../vhdl/alu_rtl.vhd(272): VHDL Compiler exiting
# End time: 20:50:03 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/alu_rtl.vhd"
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:44 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:50:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:44 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:50:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:44 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 20:50:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:44 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 20:50:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 20:50:46 on Nov 20,2017, Elapsed time: 0:25:36
# Errors: 15, Warnings: 27
# vsim -t ns -novopt -lib work work.tb_alu 
# Start time: 20:50:46 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:34:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:34:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 22:34:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 22:34:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 22:34:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 22:34:28 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:28 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 22:34:29 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on Nov 20,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 22:34:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 22:34:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on Nov 20,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 22:34:29 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 22:34:33 on Nov 20,2017, Elapsed time: 1:43:47
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 22:34:33 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# End time: 23:08:07 on Nov 20,2017, Elapsed time: 0:33:34
# Errors: 0, Warnings: 1
