Loading plugins phase: Elapsed time ==> 0s.082ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\Lab 5.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.045ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lab 5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\Lab 5.cyprj -dcpsoc3 Lab 5.v -verilog
======================================================================

======================================================================
Compiling:  Lab 5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\Lab 5.cyprj -dcpsoc3 Lab 5.v -verilog
======================================================================

======================================================================
Compiling:  Lab 5.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\Lab 5.cyprj -dcpsoc3 -verilog Lab 5.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Nov 10 18:50:31 2021


======================================================================
Compiling:  Lab 5.v
Program  :   vpp
Options  :    -yv2 -q10 Lab 5.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Nov 10 18:50:31 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lab 5.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Lab 5.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\Lab 5.cyprj -dcpsoc3 -verilog Lab 5.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Nov 10 18:50:31 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\codegentemp\Lab 5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\codegentemp\Lab 5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Lab 5.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\Lab 5.cyprj -dcpsoc3 -verilog Lab 5.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Nov 10 18:50:32 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\codegentemp\Lab 5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\codegentemp\Lab 5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_TX:BUART:reset_sr\
	Net_52
	Net_48
	\UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_45
	\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_TX:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_TX:BUART:sRX:MODULE_7:lt\
	\UART_TX:BUART:sRX:MODULE_7:eq\
	\UART_TX:BUART:sRX:MODULE_7:gt\
	\UART_TX:BUART:sRX:MODULE_7:gte\
	\UART_TX:BUART:sRX:MODULE_7:lte\
	\UART_RX:BUART:reset_sr\
	Net_26
	Net_21
	\UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_17
	\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:xeq\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:xlt\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:xlte\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:xgt\
	\UART_RX:BUART:sRX:MODULE_12:g1:a0:xgte\
	\UART_RX:BUART:sRX:MODULE_12:lt\
	\UART_RX:BUART:sRX:MODULE_12:eq\
	\UART_RX:BUART:sRX:MODULE_12:gt\
	\UART_RX:BUART:sRX:MODULE_12:gte\
	\UART_RX:BUART:sRX:MODULE_12:lte\
	\I2C_DISPLAY:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_DISPLAY:bI2C_UDB:scl_went_high\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_57
	\I2C_DISPLAY:Net_973\
	Net_58
	\I2C_DISPLAY:Net_974\
	\I2C_DISPLAY:timeout_clk\
	Net_63
	\I2C_DISPLAY:Net_975\
	Net_61
	Net_62
	\PWM_MOTOR_SPEED:PWMUDB:km_run\
	\PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTOR_SPEED:PWMUDB:capt_rising\
	\PWM_MOTOR_SPEED:PWMUDB:capt_falling\
	\PWM_MOTOR_SPEED:PWMUDB:trig_rise\
	\PWM_MOTOR_SPEED:PWMUDB:trig_fall\
	\PWM_MOTOR_SPEED:PWMUDB:sc_kill\
	\PWM_MOTOR_SPEED:PWMUDB:min_kill\
	\PWM_MOTOR_SPEED:PWMUDB:km_tc\
	\PWM_MOTOR_SPEED:PWMUDB:db_tc\
	\PWM_MOTOR_SPEED:PWMUDB:dith_sel\
	\PWM_MOTOR_SPEED:PWMUDB:compare2\
	\PWM_MOTOR_SPEED:Net_101\
	Net_146
	Net_147
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_31\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_30\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_29\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_28\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_27\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_26\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_25\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_24\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_23\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_22\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_21\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_20\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_19\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_18\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_17\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_16\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_15\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_14\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_13\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_12\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_11\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_10\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_9\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_8\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_7\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_6\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_5\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_4\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_3\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_2\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_1\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_0\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_31\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_30\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_29\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_28\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_27\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_26\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_25\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_24\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_31\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_30\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_29\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_28\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_27\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_26\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_25\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_24\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_23\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_22\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_21\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_20\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_19\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_18\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_17\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_16\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_15\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_14\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_13\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_12\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_11\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_10\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_9\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_8\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_7\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_6\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_5\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_4\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_3\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_2\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_1\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_0\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_31\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_30\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_29\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_28\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_27\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_26\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_25\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_24\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_23\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_22\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_21\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_20\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_19\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_18\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_17\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_16\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_15\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_14\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_13\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_12\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_11\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_10\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_9\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_8\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_7\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_6\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_5\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_4\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_3\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_2\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_141
	Net_149
	\PWM_MOTOR_SPEED:Net_113\
	\PWM_MOTOR_SPEED:Net_107\
	\PWM_MOTOR_SPEED:Net_114\
	\BUZZER:PWMUDB:km_run\
	\BUZZER:PWMUDB:ctrl_cmpmode2_2\
	\BUZZER:PWMUDB:ctrl_cmpmode2_1\
	\BUZZER:PWMUDB:ctrl_cmpmode2_0\
	\BUZZER:PWMUDB:ctrl_cmpmode1_2\
	\BUZZER:PWMUDB:ctrl_cmpmode1_1\
	\BUZZER:PWMUDB:ctrl_cmpmode1_0\
	\BUZZER:PWMUDB:capt_rising\
	\BUZZER:PWMUDB:capt_falling\
	\BUZZER:PWMUDB:trig_rise\
	\BUZZER:PWMUDB:trig_fall\
	\BUZZER:PWMUDB:sc_kill\
	\BUZZER:PWMUDB:min_kill\
	\BUZZER:PWMUDB:km_tc\
	\BUZZER:PWMUDB:db_tc\
	\BUZZER:PWMUDB:dith_sel\
	\BUZZER:PWMUDB:compare2\
	\BUZZER:Net_101\
	\BUZZER:Net_96\
	Net_178
	Net_179
	\BUZZER:PWMUDB:MODULE_14:b_31\
	\BUZZER:PWMUDB:MODULE_14:b_30\
	\BUZZER:PWMUDB:MODULE_14:b_29\
	\BUZZER:PWMUDB:MODULE_14:b_28\
	\BUZZER:PWMUDB:MODULE_14:b_27\
	\BUZZER:PWMUDB:MODULE_14:b_26\
	\BUZZER:PWMUDB:MODULE_14:b_25\
	\BUZZER:PWMUDB:MODULE_14:b_24\
	\BUZZER:PWMUDB:MODULE_14:b_23\
	\BUZZER:PWMUDB:MODULE_14:b_22\
	\BUZZER:PWMUDB:MODULE_14:b_21\
	\BUZZER:PWMUDB:MODULE_14:b_20\
	\BUZZER:PWMUDB:MODULE_14:b_19\
	\BUZZER:PWMUDB:MODULE_14:b_18\
	\BUZZER:PWMUDB:MODULE_14:b_17\
	\BUZZER:PWMUDB:MODULE_14:b_16\
	\BUZZER:PWMUDB:MODULE_14:b_15\
	\BUZZER:PWMUDB:MODULE_14:b_14\
	\BUZZER:PWMUDB:MODULE_14:b_13\
	\BUZZER:PWMUDB:MODULE_14:b_12\
	\BUZZER:PWMUDB:MODULE_14:b_11\
	\BUZZER:PWMUDB:MODULE_14:b_10\
	\BUZZER:PWMUDB:MODULE_14:b_9\
	\BUZZER:PWMUDB:MODULE_14:b_8\
	\BUZZER:PWMUDB:MODULE_14:b_7\
	\BUZZER:PWMUDB:MODULE_14:b_6\
	\BUZZER:PWMUDB:MODULE_14:b_5\
	\BUZZER:PWMUDB:MODULE_14:b_4\
	\BUZZER:PWMUDB:MODULE_14:b_3\
	\BUZZER:PWMUDB:MODULE_14:b_2\
	\BUZZER:PWMUDB:MODULE_14:b_1\
	\BUZZER:PWMUDB:MODULE_14:b_0\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:a_31\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:a_30\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:a_29\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:a_28\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:a_27\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:a_26\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:a_25\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:a_24\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_31\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_30\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_29\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_28\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_27\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_26\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_25\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_24\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_23\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_22\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_21\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_20\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_19\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_18\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_17\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_16\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_15\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_14\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_13\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_12\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_11\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_10\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_9\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_8\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_7\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_6\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_5\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_4\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_3\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_2\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_1\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:b_0\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_31\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_30\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_29\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_28\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_27\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_26\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_25\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_24\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_23\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_22\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_21\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_20\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_19\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_18\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_17\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_16\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_15\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_14\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_13\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_12\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_11\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_10\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_9\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_8\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_7\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_6\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_5\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_4\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_3\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:s_2\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_177
	Net_173
	Net_181
	\BUZZER:Net_113\
	\BUZZER:Net_107\
	\BUZZER:Net_114\
	\PWM_TACHO:PWMUDB:km_run\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode2_2\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode2_1\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode2_0\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode1_2\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode1_1\
	\PWM_TACHO:PWMUDB:ctrl_cmpmode1_0\
	\PWM_TACHO:PWMUDB:capt_rising\
	\PWM_TACHO:PWMUDB:capt_falling\
	\PWM_TACHO:PWMUDB:trig_rise\
	\PWM_TACHO:PWMUDB:trig_fall\
	\PWM_TACHO:PWMUDB:sc_kill\
	\PWM_TACHO:PWMUDB:min_kill\
	\PWM_TACHO:PWMUDB:km_tc\
	\PWM_TACHO:PWMUDB:db_tc\
	\PWM_TACHO:PWMUDB:dith_sel\
	\PWM_TACHO:PWMUDB:compare2\
	\PWM_TACHO:Net_101\
	Net_223
	Net_224
	\PWM_TACHO:PWMUDB:MODULE_15:b_31\
	\PWM_TACHO:PWMUDB:MODULE_15:b_30\
	\PWM_TACHO:PWMUDB:MODULE_15:b_29\
	\PWM_TACHO:PWMUDB:MODULE_15:b_28\
	\PWM_TACHO:PWMUDB:MODULE_15:b_27\
	\PWM_TACHO:PWMUDB:MODULE_15:b_26\
	\PWM_TACHO:PWMUDB:MODULE_15:b_25\
	\PWM_TACHO:PWMUDB:MODULE_15:b_24\
	\PWM_TACHO:PWMUDB:MODULE_15:b_23\
	\PWM_TACHO:PWMUDB:MODULE_15:b_22\
	\PWM_TACHO:PWMUDB:MODULE_15:b_21\
	\PWM_TACHO:PWMUDB:MODULE_15:b_20\
	\PWM_TACHO:PWMUDB:MODULE_15:b_19\
	\PWM_TACHO:PWMUDB:MODULE_15:b_18\
	\PWM_TACHO:PWMUDB:MODULE_15:b_17\
	\PWM_TACHO:PWMUDB:MODULE_15:b_16\
	\PWM_TACHO:PWMUDB:MODULE_15:b_15\
	\PWM_TACHO:PWMUDB:MODULE_15:b_14\
	\PWM_TACHO:PWMUDB:MODULE_15:b_13\
	\PWM_TACHO:PWMUDB:MODULE_15:b_12\
	\PWM_TACHO:PWMUDB:MODULE_15:b_11\
	\PWM_TACHO:PWMUDB:MODULE_15:b_10\
	\PWM_TACHO:PWMUDB:MODULE_15:b_9\
	\PWM_TACHO:PWMUDB:MODULE_15:b_8\
	\PWM_TACHO:PWMUDB:MODULE_15:b_7\
	\PWM_TACHO:PWMUDB:MODULE_15:b_6\
	\PWM_TACHO:PWMUDB:MODULE_15:b_5\
	\PWM_TACHO:PWMUDB:MODULE_15:b_4\
	\PWM_TACHO:PWMUDB:MODULE_15:b_3\
	\PWM_TACHO:PWMUDB:MODULE_15:b_2\
	\PWM_TACHO:PWMUDB:MODULE_15:b_1\
	\PWM_TACHO:PWMUDB:MODULE_15:b_0\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_31\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_30\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_29\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_28\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_27\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_26\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_25\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_24\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_31\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_30\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_29\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_28\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_27\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_26\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_25\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_24\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_23\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_22\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_21\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_20\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_19\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_18\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_17\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_16\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_15\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_14\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_13\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_12\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_11\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_10\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_9\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_8\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_7\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_6\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_5\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_4\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_3\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_2\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_1\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_0\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_31\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_30\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_29\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_28\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_27\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_26\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_25\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_24\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_23\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_22\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_21\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_20\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_19\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_18\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_17\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_16\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_15\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_14\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_13\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_12\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_11\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_10\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_9\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_8\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_7\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_6\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_5\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_4\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_3\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_2\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_226
	\PWM_TACHO:Net_113\
	\PWM_TACHO:Net_107\
	\PWM_TACHO:Net_114\
	Net_242
	Net_239
	\Counter_TACHO:Net_49\
	\Counter_TACHO:Net_82\
	\Counter_TACHO:Net_95\
	\Counter_TACHO:Net_91\
	\Counter_TACHO:Net_102\
	Net_240
	\Counter_TACHO:CounterUDB:reload_tc\
	\UART:BUART:reset_sr\
	Net_270
	Net_265
	\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_261
	\UART:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_20:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_20:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_20:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_20:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_20:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_20:lt\
	\UART:BUART:sRX:MODULE_20:eq\
	\UART:BUART:sRX:MODULE_20:gt\
	\UART:BUART:sRX:MODULE_20:gte\
	\UART:BUART:sRX:MODULE_20:lte\

    Synthesized names
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_31\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_30\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_29\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_28\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_27\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_26\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_25\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_24\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_23\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_22\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_21\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_20\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_19\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_18\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_17\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_16\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_15\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_14\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_13\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_12\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_11\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_10\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_9\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_8\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_7\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_6\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_5\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_4\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_3\
	\PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_2\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_31\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_30\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_29\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_28\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_27\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_26\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_25\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_24\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_23\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_22\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_21\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_20\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_19\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_18\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_17\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_16\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_15\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_14\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_13\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_12\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_11\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_10\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_9\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_8\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_7\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_6\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_5\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_4\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_3\
	\BUZZER:PWMUDB:add_vi_vv_MODGEN_14_2\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_31\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_30\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_29\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_28\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_27\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_26\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_25\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_24\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_23\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_22\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_21\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_20\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_19\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_18\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_17\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_16\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_15\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_14\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_13\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_12\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_11\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_10\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_9\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_8\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_7\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_6\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_5\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_4\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_3\
	\PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_2\

Deleted 540 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_TX:BUART:HalfDuplexSend\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:FinalParityType_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:FinalParityType_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:FinalAddrMode_2\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:FinalAddrMode_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:FinalAddrMode_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:tx_ctrl_mark\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing zero to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:tx_status_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:tx_status_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:tx_status_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:rx_count7_bit8_wire\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:rx_status_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_3\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_UART_TX_net_0 to one
Aliasing tmpOE__TX_UART_TX_net_0 to one
Aliasing \UART_RX:BUART:tx_hd_send_break\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:HalfDuplexSend\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:FinalParityType_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:FinalParityType_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:FinalAddrMode_2\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:FinalAddrMode_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:FinalAddrMode_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:tx_ctrl_mark\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:tx_status_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:tx_status_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:tx_status_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:rx_count7_bit8_wire\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to one
Aliasing \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:rx_status_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_3\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_2\ to one
Aliasing \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_1\ to one
Aliasing \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__RX_UART_RX_net_0 to one
Aliasing tmpOE__TX_UART_RX_net_0 to one
Aliasing \I2C_DISPLAY:bI2C_UDB:status_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_2\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_2\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \I2C_DISPLAY:bI2C_UDB:bus_busy\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \I2C_DISPLAY:bI2C_UDB:lost_arb\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C_DISPLAY:sda_x_wire\
Aliasing \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2C_DISPLAY:scl_x_wire\ to \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C_DISPLAY:Net_969\ to one
Aliasing \I2C_DISPLAY:Net_968\ to one
Aliasing tmpOE__SCL_DISPLAY_net_0 to one
Aliasing tmpOE__SDA_DISPLAY_net_0 to one
Aliasing \PWM_MOTOR_SPEED:PWMUDB:hwCapture\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:trig_out\ to one
Aliasing \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:final_kill\ to one
Aliasing \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:reset\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:status_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:status_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:cmp2\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:cmp1_status_reg\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:cmp1_status_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:cmp2_status_reg\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:cmp2_status_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:cs_addr_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:pwm1_i\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:pwm2_i\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_23\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_22\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_21\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_20\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_19\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_18\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_17\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_16\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_15\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_14\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_13\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_12\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_11\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_10\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_9\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_8\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_7\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_3\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_2\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__SPEED_net_0 to one
Aliasing tmpOE__DIRECTION_net_0 to one
Aliasing \BUZZER:PWMUDB:hwCapture\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:trig_out\ to one
Aliasing \BUZZER:PWMUDB:runmode_enable\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:runmode_enable\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:ltch_kill_reg\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:ltch_kill_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:min_kill_reg\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:min_kill_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:final_kill\ to one
Aliasing \BUZZER:PWMUDB:dith_count_1\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:dith_count_1\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:dith_count_0\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:dith_count_0\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:reset\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:status_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:status_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:cmp2\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:cmp1_status_reg\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:cmp1_status_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:cmp2_status_reg\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:cmp2_status_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:final_kill_reg\\R\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:final_kill_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:cs_addr_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:pwm1_i\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:pwm2_i\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_23\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_22\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_21\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_20\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_19\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_18\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_17\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_16\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_15\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_14\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_13\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_12\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_11\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_10\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_9\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_8\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_7\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_3\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:a_2\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_TACHO:PWMUDB:hwCapture\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:trig_out\ to one
Aliasing Net_225 to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:runmode_enable\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:ltch_kill_reg\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:ltch_kill_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:min_kill_reg\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:min_kill_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:final_kill\ to one
Aliasing \PWM_TACHO:PWMUDB:dith_count_1\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:dith_count_1\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:dith_count_0\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:dith_count_0\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:status_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:status_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:cmp2\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:cmp1_status_reg\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:cmp1_status_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:cmp2_status_reg\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:cmp2_status_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:final_kill_reg\\R\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:final_kill_reg\\S\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:cs_addr_0\ to \PWM_TACHO:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TACHO:PWMUDB:pwm1_i\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:pwm2_i\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_23\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_22\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_21\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_20\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_19\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_18\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_17\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_16\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_15\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_14\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_13\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_12\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_11\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_10\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_9\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_8\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_7\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_3\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_2\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__TACHO_SENSOR_net_0 to one
Aliasing tmpOE__LED_TACHO_net_0 to one
Aliasing \Counter_TACHO:Net_89\ to one
Aliasing \Counter_TACHO:CounterUDB:ctrl_capmode_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \Counter_TACHO:CounterUDB:ctrl_capmode_0\ to one
Aliasing Net_238 to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_hd_send_break\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:HalfDuplexSend\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_2\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_ctrl_mark\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN13_1\ to \UART:BUART:sRX:s23Poll:MODIN12_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN13_0\ to \UART:BUART:sRX:s23Poll:MODIN12_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN14_1\ to \UART:BUART:sRX:s23Poll:MODIN12_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN14_0\ to \UART:BUART:sRX:s23Poll:MODIN12_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_status_1\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_19:g2:a0:newa_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_19:g2:a0:newa_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_19:g2:a0:newa_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_19:g2:a0:newb_6\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_19:g2:a0:newb_5\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_19:g2:a0:newb_4\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_19:g2:a0:newb_3\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_19:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_19:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_19:g2:a0:newb_0\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \UART_TX:BUART:reset_reg\\D\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_TX:BUART:rx_break_status\\D\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:reset_reg\\D\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART_RX:BUART:rx_break_status\\D\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \I2C_DISPLAY:bI2C_UDB:scl_in_reg\\D\ to \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_MOTOR_SPEED:PWMUDB:prevCapture\\D\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:trig_last\\D\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_MOTOR_SPEED:PWMUDB:prevCompare1\\D\ to \PWM_MOTOR_SPEED:PWMUDB:pwm_temp\
Aliasing \PWM_MOTOR_SPEED:PWMUDB:tc_i_reg\\D\ to \PWM_MOTOR_SPEED:PWMUDB:status_2\
Aliasing \BUZZER:PWMUDB:min_kill_reg\\D\ to one
Aliasing \BUZZER:PWMUDB:prevCapture\\D\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:trig_last\\D\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \BUZZER:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \BUZZER:PWMUDB:prevCompare1\\D\ to \BUZZER:PWMUDB:pwm_temp\
Aliasing \BUZZER:PWMUDB:tc_i_reg\\D\ to \BUZZER:PWMUDB:status_2\
Aliasing \PWM_TACHO:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_TACHO:PWMUDB:prevCapture\\D\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:trig_last\\D\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \PWM_TACHO:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_TACHO:PWMUDB:prevCompare1\\D\ to \PWM_TACHO:PWMUDB:pwm_temp\
Aliasing \PWM_TACHO:PWMUDB:tc_i_reg\\D\ to \PWM_TACHO:PWMUDB:status_2\
Aliasing \Counter_TACHO:CounterUDB:cmp_out_reg_i\\D\ to \Counter_TACHO:CounterUDB:prevCompare\\D\
Aliasing \UART:BUART:reset_reg\\D\ to \UART_TX:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_break_status\\D\ to \UART_TX:BUART:tx_hd_send_break\
Removing Lhs of wire \UART_TX:Net_61\[2] = \UART_TX:Net_9\[1]
Removing Lhs of wire \UART_TX:BUART:HalfDuplexSend\[8] = \UART_TX:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_TX:BUART:FinalParityType_1\[9] = \UART_TX:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_TX:BUART:FinalParityType_0\[10] = \UART_TX:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_TX:BUART:FinalAddrMode_2\[11] = \UART_TX:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_TX:BUART:FinalAddrMode_1\[12] = \UART_TX:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_TX:BUART:FinalAddrMode_0\[13] = \UART_TX:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_TX:BUART:tx_ctrl_mark\[14] = \UART_TX:BUART:tx_hd_send_break\[7]
Removing Rhs of wire \UART_TX:BUART:tx_bitclk_enable_pre\[26] = \UART_TX:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART_TX:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_TX:BUART:tx_counter_tc\[73] = \UART_TX:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART_TX:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART_TX:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART_TX:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART_TX:BUART:tx_status_1\[78] = \UART_TX:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART_TX:BUART:tx_status_3\[80] = \UART_TX:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART_TX:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[148] = \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[159]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[150] = \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[160]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[151] = \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[176]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[152] = \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[190]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[153] = MODIN1_1[154]
Removing Rhs of wire MODIN1_1[154] = \UART_TX:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[155] = MODIN1_0[156]
Removing Rhs of wire MODIN1_0[156] = \UART_TX:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[164] = MODIN1_1[154]
Removing Lhs of wire MODIN2_1[165] = MODIN1_1[154]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[166] = MODIN1_0[156]
Removing Lhs of wire MODIN2_0[167] = MODIN1_0[156]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[170] = MODIN1_1[154]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[171] = MODIN1_0[156]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[178] = MODIN1_1[154]
Removing Lhs of wire MODIN3_1[179] = MODIN1_1[154]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[180] = MODIN1_0[156]
Removing Lhs of wire MODIN3_0[181] = MODIN1_0[156]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[184] = MODIN1_1[154]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[185] = MODIN1_0[156]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART_TX:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART_TX:BUART:rx_status_2\[195] = \UART_TX:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART_TX:BUART:rx_status_3\[197] = \UART_TX:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[208] = \UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_0\[257]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[212] = \UART_TX:BUART:sRX:MODULE_7:g1:a0:xneq\[279]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_3\[216] = MODIN4_6[217]
Removing Rhs of wire MODIN4_6[217] = \UART_TX:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_2\[218] = MODIN4_5[219]
Removing Rhs of wire MODIN4_5[219] = \UART_TX:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_1\[220] = MODIN4_4[221]
Removing Rhs of wire MODIN4_4[221] = \UART_TX:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_0\[222] = MODIN4_3[223]
Removing Rhs of wire MODIN4_3[223] = \UART_TX:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_3\[234] = MODIN4_6[217]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_2\[235] = MODIN4_5[219]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_1\[236] = MODIN4_4[221]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_0\[237] = MODIN4_3[223]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_7:g1:a0:newa_0\[259] = \UART_TX:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_7:g1:a0:newb_0\[260] = \UART_TX:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_7:g1:a0:dataa_0\[261] = \UART_TX:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_7:g1:a0:datab_0\[262] = \UART_TX:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[263] = \UART_TX:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[264] = \UART_TX:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[267] = \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[268] = \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_UART_TX_net_0[290] = one[4]
Removing Lhs of wire tmpOE__TX_UART_TX_net_0[295] = one[4]
Removing Lhs of wire \UART_RX:Net_61\[303] = \UART_RX:Net_9\[302]
Removing Lhs of wire \UART_RX:BUART:tx_hd_send_break\[307] = zero[27]
Removing Lhs of wire \UART_RX:BUART:HalfDuplexSend\[308] = zero[27]
Removing Lhs of wire \UART_RX:BUART:FinalParityType_1\[309] = zero[27]
Removing Lhs of wire \UART_RX:BUART:FinalParityType_0\[310] = zero[27]
Removing Lhs of wire \UART_RX:BUART:FinalAddrMode_2\[311] = zero[27]
Removing Lhs of wire \UART_RX:BUART:FinalAddrMode_1\[312] = zero[27]
Removing Lhs of wire \UART_RX:BUART:FinalAddrMode_0\[313] = zero[27]
Removing Lhs of wire \UART_RX:BUART:tx_ctrl_mark\[314] = zero[27]
Removing Rhs of wire \UART_RX:BUART:tx_bitclk_enable_pre\[326] = \UART_RX:BUART:tx_bitclk_dp\[362]
Removing Lhs of wire \UART_RX:BUART:tx_counter_tc\[372] = \UART_RX:BUART:tx_counter_dp\[363]
Removing Lhs of wire \UART_RX:BUART:tx_status_6\[373] = zero[27]
Removing Lhs of wire \UART_RX:BUART:tx_status_5\[374] = zero[27]
Removing Lhs of wire \UART_RX:BUART:tx_status_4\[375] = zero[27]
Removing Lhs of wire \UART_RX:BUART:tx_status_1\[377] = \UART_RX:BUART:tx_fifo_empty\[340]
Removing Lhs of wire \UART_RX:BUART:tx_status_3\[379] = \UART_RX:BUART:tx_fifo_notfull\[339]
Removing Lhs of wire \UART_RX:BUART:rx_count7_bit8_wire\[439] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_8_1[447] = \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[458]
Removing Rhs of wire add_vv_vv_MODGEN_8_0[449] = \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[459]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[450] = \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[475]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[451] = \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[489]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[452] = MODIN5_1[453]
Removing Rhs of wire MODIN5_1[453] = \UART_RX:BUART:pollcount_1\[445]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[454] = MODIN5_0[455]
Removing Rhs of wire MODIN5_0[455] = \UART_RX:BUART:pollcount_0\[448]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[461] = one[4]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[462] = one[4]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[463] = MODIN5_1[453]
Removing Lhs of wire MODIN6_1[464] = MODIN5_1[453]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[465] = MODIN5_0[455]
Removing Lhs of wire MODIN6_0[466] = MODIN5_0[455]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[467] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[468] = one[4]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[469] = MODIN5_1[453]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[470] = MODIN5_0[455]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[471] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[472] = one[4]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[477] = MODIN5_1[453]
Removing Lhs of wire MODIN7_1[478] = MODIN5_1[453]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[479] = MODIN5_0[455]
Removing Lhs of wire MODIN7_0[480] = MODIN5_0[455]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[481] = one[4]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[482] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[483] = MODIN5_1[453]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[484] = MODIN5_0[455]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[485] = one[4]
Removing Lhs of wire \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[486] = zero[27]
Removing Lhs of wire \UART_RX:BUART:rx_status_1\[493] = zero[27]
Removing Rhs of wire \UART_RX:BUART:rx_status_2\[494] = \UART_RX:BUART:rx_parity_error_status\[495]
Removing Rhs of wire \UART_RX:BUART:rx_status_3\[496] = \UART_RX:BUART:rx_stop_bit_error\[497]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[507] = \UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_0\[556]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[511] = \UART_RX:BUART:sRX:MODULE_12:g1:a0:xneq\[578]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_6\[512] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_5\[513] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_4\[514] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_3\[515] = MODIN8_6[516]
Removing Rhs of wire MODIN8_6[516] = \UART_RX:BUART:rx_count_6\[434]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_2\[517] = MODIN8_5[518]
Removing Rhs of wire MODIN8_5[518] = \UART_RX:BUART:rx_count_5\[435]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_1\[519] = MODIN8_4[520]
Removing Rhs of wire MODIN8_4[520] = \UART_RX:BUART:rx_count_4\[436]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_0\[521] = MODIN8_3[522]
Removing Rhs of wire MODIN8_3[522] = \UART_RX:BUART:rx_count_3\[437]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_6\[523] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_5\[524] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_4\[525] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_3\[526] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_2\[527] = one[4]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_1\[528] = one[4]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_0\[529] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_6\[530] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_5\[531] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_4\[532] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_3\[533] = MODIN8_6[516]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_2\[534] = MODIN8_5[518]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_1\[535] = MODIN8_4[520]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_0\[536] = MODIN8_3[522]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_6\[537] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_5\[538] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_4\[539] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_3\[540] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_2\[541] = one[4]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_1\[542] = one[4]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_0\[543] = zero[27]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_12:g1:a0:newa_0\[558] = \UART_RX:BUART:rx_postpoll\[393]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_12:g1:a0:newb_0\[559] = \UART_RX:BUART:rx_parity_bit\[510]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_12:g1:a0:dataa_0\[560] = \UART_RX:BUART:rx_postpoll\[393]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_12:g1:a0:datab_0\[561] = \UART_RX:BUART:rx_parity_bit\[510]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[562] = \UART_RX:BUART:rx_postpoll\[393]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[563] = \UART_RX:BUART:rx_parity_bit\[510]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[565] = one[4]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[566] = \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[564]
Removing Lhs of wire \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[567] = \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[564]
Removing Lhs of wire tmpOE__RX_UART_RX_net_0[589] = one[4]
Removing Lhs of wire tmpOE__TX_UART_RX_net_0[594] = one[4]
Removing Rhs of wire \I2C_DISPLAY:sda_x_wire\[599] = \I2C_DISPLAY:Net_643_4\[600]
Removing Rhs of wire \I2C_DISPLAY:sda_x_wire\[599] = \I2C_DISPLAY:bI2C_UDB:m_sda_out_reg\[812]
Removing Rhs of wire \I2C_DISPLAY:Net_697\[602] = \I2C_DISPLAY:Net_643_5\[603]
Removing Rhs of wire \I2C_DISPLAY:Net_697\[602] = \I2C_DISPLAY:bI2C_UDB:sts_irq\[626]
Removing Lhs of wire \I2C_DISPLAY:udb_clk\[607] = \I2C_DISPLAY:Net_970\[605]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:status_6\[619] = zero[27]
Removing Rhs of wire \I2C_DISPLAY:bI2C_UDB:status_5\[620] = \I2C_DISPLAY:bI2C_UDB:stop_detect\[708]
Removing Rhs of wire \I2C_DISPLAY:bI2C_UDB:status_3\[622] = \I2C_DISPLAY:bI2C_UDB:m_address_reg\[714]
Removing Rhs of wire \I2C_DISPLAY:bI2C_UDB:status_2\[623] = \I2C_DISPLAY:bI2C_UDB:master_mode_reg\[715]
Removing Rhs of wire \I2C_DISPLAY:bI2C_UDB:status_1\[624] = \I2C_DISPLAY:bI2C_UDB:m_lrb_reg\[716]
Removing Rhs of wire \I2C_DISPLAY:bI2C_UDB:status_0\[625] = \I2C_DISPLAY:bI2C_UDB:m_byte_complete_reg\[717]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_2\[628] = zero[27]
Removing Rhs of wire \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\[629] = \I2C_DISPLAY:bI2C_UDB:m_load_dummy\[737]
Removing Rhs of wire \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\[630] = \I2C_DISPLAY:bI2C_UDB:m_shift_en\[750]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_2\[665] = zero[27]
Removing Rhs of wire \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\[667] = \I2C_DISPLAY:bI2C_UDB:clkgen_en\[749]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:ctrl_start_gen\[700] = \I2C_DISPLAY:bI2C_UDB:control_7\[610]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:ctrl_stop_gen\[701] = \I2C_DISPLAY:bI2C_UDB:control_6\[611]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:ctrl_restart_gen\[702] = \I2C_DISPLAY:bI2C_UDB:control_5\[612]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:ctrl_nack\[703] = \I2C_DISPLAY:bI2C_UDB:control_4\[613]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:ctrl_transmit\[705] = \I2C_DISPLAY:bI2C_UDB:control_2\[615]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:ctrl_master_en\[706] = \I2C_DISPLAY:bI2C_UDB:control_1\[616]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:ctrl_slave_en\[707] = \I2C_DISPLAY:bI2C_UDB:control_0\[617]
Removing Rhs of wire \I2C_DISPLAY:Net_1109_0\[719] = \I2C_DISPLAY:scl_yfb\[823]
Removing Rhs of wire \I2C_DISPLAY:Net_1109_1\[722] = \I2C_DISPLAY:sda_yfb\[824]
Removing Rhs of wire \I2C_DISPLAY:bI2C_UDB:m_reset\[730] = \I2C_DISPLAY:bI2C_UDB:master_rst_reg\[814]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:bus_busy\[732] = zero[27]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[740] = \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[771]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:lost_arb\[742] = zero[27]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[747] = \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[800]
Removing Rhs of wire \I2C_DISPLAY:Net_643_3\[748] = \I2C_DISPLAY:bI2C_UDB:m_scl_out_reg\[811]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[751] = \I2C_DISPLAY:sda_x_wire\[599]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[752] = \I2C_DISPLAY:bI2C_UDB:sda_in_reg\[631]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[753] = \I2C_DISPLAY:sda_x_wire\[599]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[754] = \I2C_DISPLAY:bI2C_UDB:sda_in_reg\[631]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[755] = \I2C_DISPLAY:sda_x_wire\[599]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[756] = \I2C_DISPLAY:bI2C_UDB:sda_in_reg\[631]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[758] = one[4]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[759] = \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[757]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[760] = \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[757]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[781] = \I2C_DISPLAY:Net_643_3\[748]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[782] = \I2C_DISPLAY:Net_1109_0\[719]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[783] = \I2C_DISPLAY:Net_643_3\[748]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[784] = \I2C_DISPLAY:Net_1109_0\[719]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[785] = \I2C_DISPLAY:Net_643_3\[748]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[786] = \I2C_DISPLAY:Net_1109_0\[719]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[788] = one[4]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[789] = \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[787]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[790] = \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[787]
Removing Rhs of wire \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[800] = \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[791]
Removing Lhs of wire \I2C_DISPLAY:scl_x_wire\[815] = \I2C_DISPLAY:Net_643_3\[748]
Removing Lhs of wire \I2C_DISPLAY:Net_969\[816] = one[4]
Removing Lhs of wire \I2C_DISPLAY:Net_968\[817] = one[4]
Removing Lhs of wire \I2C_DISPLAY:tmpOE__Bufoe_scl_net_0\[826] = one[4]
Removing Lhs of wire \I2C_DISPLAY:tmpOE__Bufoe_sda_net_0\[829] = one[4]
Removing Lhs of wire tmpOE__SCL_DISPLAY_net_0[837] = one[4]
Removing Lhs of wire tmpOE__SDA_DISPLAY_net_0[842] = one[4]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:ctrl_enable\[860] = \PWM_MOTOR_SPEED:PWMUDB:control_7\[852]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:hwCapture\[870] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:hwEnable\[871] = \PWM_MOTOR_SPEED:PWMUDB:control_7\[852]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:trig_out\[875] = one[4]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\\R\[877] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\\S\[878] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:final_enable\[879] = \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\[876]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\\R\[883] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\\S\[884] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\\R\[885] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\\S\[886] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:final_kill\[889] = one[4]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_1\[893] = \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_1\[1181]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_0\[895] = \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_0\[1182]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\\R\[896] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\\S\[897] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\\R\[898] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\\S\[899] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:reset\[902] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:status_6\[903] = zero[27]
Removing Rhs of wire \PWM_MOTOR_SPEED:PWMUDB:status_5\[904] = \PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\[918]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:status_4\[905] = zero[27]
Removing Rhs of wire \PWM_MOTOR_SPEED:PWMUDB:status_3\[906] = \PWM_MOTOR_SPEED:PWMUDB:fifo_full\[925]
Removing Rhs of wire \PWM_MOTOR_SPEED:PWMUDB:status_1\[908] = \PWM_MOTOR_SPEED:PWMUDB:cmp2_status_reg\[917]
Removing Rhs of wire \PWM_MOTOR_SPEED:PWMUDB:status_0\[909] = \PWM_MOTOR_SPEED:PWMUDB:cmp1_status_reg\[916]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:cmp2_status\[914] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:cmp2\[915] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:cmp1_status_reg\\R\[919] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:cmp1_status_reg\\S\[920] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:cmp2_status_reg\\R\[921] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:cmp2_status_reg\\S\[922] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\\R\[923] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\\S\[924] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:cs_addr_2\[926] = \PWM_MOTOR_SPEED:PWMUDB:tc_i\[881]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:cs_addr_1\[927] = \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\[876]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:cs_addr_0\[928] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:compare1\[1009] = \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\[980]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:pwm1_i\[1014] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:pwm2_i\[1016] = zero[27]
Removing Rhs of wire \PWM_MOTOR_SPEED:Net_96\[1019] = \PWM_MOTOR_SPEED:PWMUDB:pwm_i_reg\[1011]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:pwm_temp\[1022] = \PWM_MOTOR_SPEED:PWMUDB:cmp1\[912]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_23\[1063] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_22\[1064] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_21\[1065] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_20\[1066] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_19\[1067] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_18\[1068] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_17\[1069] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_16\[1070] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_15\[1071] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_14\[1072] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_13\[1073] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_12\[1074] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_11\[1075] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_10\[1076] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_9\[1077] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_8\[1078] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_7\[1079] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_6\[1080] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_5\[1081] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_4\[1082] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_3\[1083] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_2\[1084] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_1\[1085] = \PWM_MOTOR_SPEED:PWMUDB:MODIN9_1\[1086]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODIN9_1\[1086] = \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\[892]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_0\[1087] = \PWM_MOTOR_SPEED:PWMUDB:MODIN9_0\[1088]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODIN9_0\[1088] = \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\[894]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[1220] = one[4]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[1221] = one[4]
Removing Rhs of wire Net_145[1222] = \PWM_MOTOR_SPEED:Net_96\[1019]
Removing Lhs of wire tmpOE__SPEED_net_0[1230] = one[4]
Removing Lhs of wire tmpOE__DIRECTION_net_0[1237] = one[4]
Removing Lhs of wire \BUZZER:PWMUDB:ctrl_enable\[1257] = \BUZZER:PWMUDB:control_7\[1249]
Removing Lhs of wire \BUZZER:PWMUDB:hwCapture\[1267] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:hwEnable\[1268] = \BUZZER:PWMUDB:control_7\[1249]
Removing Lhs of wire \BUZZER:PWMUDB:trig_out\[1272] = one[4]
Removing Lhs of wire \BUZZER:PWMUDB:runmode_enable\\R\[1274] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:runmode_enable\\S\[1275] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:final_enable\[1276] = \BUZZER:PWMUDB:runmode_enable\[1273]
Removing Lhs of wire \BUZZER:PWMUDB:ltch_kill_reg\\R\[1280] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:ltch_kill_reg\\S\[1281] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:min_kill_reg\\R\[1282] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:min_kill_reg\\S\[1283] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:final_kill\[1286] = one[4]
Removing Lhs of wire \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_1\[1290] = \BUZZER:PWMUDB:MODULE_14:g2:a0:s_1\[1578]
Removing Lhs of wire \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_0\[1292] = \BUZZER:PWMUDB:MODULE_14:g2:a0:s_0\[1579]
Removing Lhs of wire \BUZZER:PWMUDB:dith_count_1\\R\[1293] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:dith_count_1\\S\[1294] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:dith_count_0\\R\[1295] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:dith_count_0\\S\[1296] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:reset\[1299] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:status_6\[1300] = zero[27]
Removing Rhs of wire \BUZZER:PWMUDB:status_5\[1301] = \BUZZER:PWMUDB:final_kill_reg\[1315]
Removing Lhs of wire \BUZZER:PWMUDB:status_4\[1302] = zero[27]
Removing Rhs of wire \BUZZER:PWMUDB:status_3\[1303] = \BUZZER:PWMUDB:fifo_full\[1322]
Removing Rhs of wire \BUZZER:PWMUDB:status_1\[1305] = \BUZZER:PWMUDB:cmp2_status_reg\[1314]
Removing Rhs of wire \BUZZER:PWMUDB:status_0\[1306] = \BUZZER:PWMUDB:cmp1_status_reg\[1313]
Removing Lhs of wire \BUZZER:PWMUDB:cmp2_status\[1311] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:cmp2\[1312] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:cmp1_status_reg\\R\[1316] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:cmp1_status_reg\\S\[1317] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:cmp2_status_reg\\R\[1318] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:cmp2_status_reg\\S\[1319] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:final_kill_reg\\R\[1320] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:final_kill_reg\\S\[1321] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:cs_addr_2\[1323] = \BUZZER:PWMUDB:tc_i\[1278]
Removing Lhs of wire \BUZZER:PWMUDB:cs_addr_1\[1324] = \BUZZER:PWMUDB:runmode_enable\[1273]
Removing Lhs of wire \BUZZER:PWMUDB:cs_addr_0\[1325] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:compare1\[1406] = \BUZZER:PWMUDB:cmp1_less\[1377]
Removing Lhs of wire \BUZZER:PWMUDB:pwm1_i\[1411] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:pwm2_i\[1413] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:pwm_temp\[1419] = \BUZZER:PWMUDB:cmp1\[1309]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_23\[1460] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_22\[1461] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_21\[1462] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_20\[1463] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_19\[1464] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_18\[1465] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_17\[1466] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_16\[1467] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_15\[1468] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_14\[1469] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_13\[1470] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_12\[1471] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_11\[1472] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_10\[1473] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_9\[1474] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_8\[1475] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_7\[1476] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_6\[1477] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_5\[1478] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_4\[1479] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_3\[1480] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_2\[1481] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_1\[1482] = \BUZZER:PWMUDB:MODIN10_1\[1483]
Removing Lhs of wire \BUZZER:PWMUDB:MODIN10_1\[1483] = \BUZZER:PWMUDB:dith_count_1\[1289]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:a_0\[1484] = \BUZZER:PWMUDB:MODIN10_0\[1485]
Removing Lhs of wire \BUZZER:PWMUDB:MODIN10_0\[1485] = \BUZZER:PWMUDB:dith_count_0\[1291]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\[1617] = one[4]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\[1618] = one[4]
Removing Lhs of wire \PWM_TACHO:PWMUDB:ctrl_enable\[1640] = \PWM_TACHO:PWMUDB:control_7\[1632]
Removing Lhs of wire \PWM_TACHO:PWMUDB:hwCapture\[1650] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:hwEnable\[1651] = \PWM_TACHO:PWMUDB:control_7\[1632]
Removing Lhs of wire \PWM_TACHO:PWMUDB:trig_out\[1655] = one[4]
Removing Lhs of wire \PWM_TACHO:PWMUDB:runmode_enable\\R\[1657] = zero[27]
Removing Lhs of wire Net_225[1658] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:runmode_enable\\S\[1659] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_enable\[1660] = \PWM_TACHO:PWMUDB:runmode_enable\[1656]
Removing Lhs of wire \PWM_TACHO:PWMUDB:ltch_kill_reg\\R\[1664] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:ltch_kill_reg\\S\[1665] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:min_kill_reg\\R\[1666] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:min_kill_reg\\S\[1667] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_kill\[1670] = one[4]
Removing Lhs of wire \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_1\[1674] = \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_1\[1961]
Removing Lhs of wire \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_0\[1676] = \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_0\[1962]
Removing Lhs of wire \PWM_TACHO:PWMUDB:dith_count_1\\R\[1677] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:dith_count_1\\S\[1678] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:dith_count_0\\R\[1679] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:dith_count_0\\S\[1680] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:status_6\[1683] = zero[27]
Removing Rhs of wire \PWM_TACHO:PWMUDB:status_5\[1684] = \PWM_TACHO:PWMUDB:final_kill_reg\[1698]
Removing Lhs of wire \PWM_TACHO:PWMUDB:status_4\[1685] = zero[27]
Removing Rhs of wire \PWM_TACHO:PWMUDB:status_3\[1686] = \PWM_TACHO:PWMUDB:fifo_full\[1705]
Removing Rhs of wire \PWM_TACHO:PWMUDB:status_1\[1688] = \PWM_TACHO:PWMUDB:cmp2_status_reg\[1697]
Removing Rhs of wire \PWM_TACHO:PWMUDB:status_0\[1689] = \PWM_TACHO:PWMUDB:cmp1_status_reg\[1696]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp2_status\[1694] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp2\[1695] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp1_status_reg\\R\[1699] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp1_status_reg\\S\[1700] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp2_status_reg\\R\[1701] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp2_status_reg\\S\[1702] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_kill_reg\\R\[1703] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_kill_reg\\S\[1704] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cs_addr_2\[1706] = \PWM_TACHO:PWMUDB:tc_i\[1662]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cs_addr_1\[1707] = \PWM_TACHO:PWMUDB:runmode_enable\[1656]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cs_addr_0\[1708] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm1_i\[1794] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm2_i\[1796] = zero[27]
Removing Rhs of wire \PWM_TACHO:Net_96\[1799] = \PWM_TACHO:PWMUDB:pwm_i_reg\[1791]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm_temp\[1802] = \PWM_TACHO:PWMUDB:cmp1\[1692]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_23\[1843] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_22\[1844] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_21\[1845] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_20\[1846] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_19\[1847] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_18\[1848] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_17\[1849] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_16\[1850] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_15\[1851] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_14\[1852] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_13\[1853] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_12\[1854] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_11\[1855] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_10\[1856] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_9\[1857] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_8\[1858] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_7\[1859] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_6\[1860] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_5\[1861] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_4\[1862] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_3\[1863] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_2\[1864] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_1\[1865] = \PWM_TACHO:PWMUDB:MODIN11_1\[1866]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODIN11_1\[1866] = \PWM_TACHO:PWMUDB:dith_count_1\[1673]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_0\[1867] = \PWM_TACHO:PWMUDB:MODIN11_0\[1868]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODIN11_0\[1868] = \PWM_TACHO:PWMUDB:dith_count_0\[1675]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\[2000] = one[4]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\[2001] = one[4]
Removing Rhs of wire Net_251[2002] = \PWM_TACHO:Net_96\[1799]
Removing Rhs of wire Net_234[2003] = \PWM_TACHO:Net_55\[1690]
Removing Lhs of wire tmpOE__TACHO_SENSOR_net_0[2011] = one[4]
Removing Lhs of wire tmpOE__LED_TACHO_net_0[2017] = one[4]
Removing Lhs of wire \Counter_TACHO:Net_89\[2028] = one[4]
Removing Rhs of wire \Counter_TACHO:CounterUDB:ctrl_cmod_2\[2035] = \Counter_TACHO:CounterUDB:control_2\[2036]
Removing Rhs of wire \Counter_TACHO:CounterUDB:ctrl_cmod_1\[2037] = \Counter_TACHO:CounterUDB:control_1\[2038]
Removing Rhs of wire \Counter_TACHO:CounterUDB:ctrl_cmod_0\[2039] = \Counter_TACHO:CounterUDB:control_0\[2040]
Removing Lhs of wire \Counter_TACHO:CounterUDB:ctrl_capmode_1\[2041] = zero[27]
Removing Lhs of wire \Counter_TACHO:CounterUDB:ctrl_capmode_0\[2042] = one[4]
Removing Lhs of wire \Counter_TACHO:CounterUDB:ctrl_enable\[2051] = \Counter_TACHO:CounterUDB:control_7\[2046]
Removing Lhs of wire Net_238[2058] = zero[27]
Removing Lhs of wire \Counter_TACHO:CounterUDB:final_enable\[2059] = \Counter_TACHO:CounterUDB:control_7\[2046]
Removing Lhs of wire \Counter_TACHO:CounterUDB:counter_enable\[2060] = \Counter_TACHO:CounterUDB:control_7\[2046]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_0\[2061] = \Counter_TACHO:CounterUDB:cmp_out_status\[2062]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_1\[2063] = \Counter_TACHO:CounterUDB:per_zero\[2064]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_2\[2065] = \Counter_TACHO:CounterUDB:overflow_status\[2066]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_3\[2067] = \Counter_TACHO:CounterUDB:underflow_status\[2068]
Removing Lhs of wire \Counter_TACHO:CounterUDB:status_4\[2069] = \Counter_TACHO:CounterUDB:hwCapture\[2056]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_5\[2070] = \Counter_TACHO:CounterUDB:fifo_full\[2071]
Removing Rhs of wire \Counter_TACHO:CounterUDB:status_6\[2072] = \Counter_TACHO:CounterUDB:fifo_nempty\[2073]
Removing Lhs of wire \Counter_TACHO:CounterUDB:dp_dir\[2076] = one[4]
Removing Lhs of wire \Counter_TACHO:CounterUDB:cs_addr_2\[2092] = one[4]
Removing Lhs of wire \Counter_TACHO:CounterUDB:cs_addr_1\[2093] = \Counter_TACHO:CounterUDB:count_enable\[2090]
Removing Lhs of wire \Counter_TACHO:CounterUDB:cs_addr_0\[2094] = \Counter_TACHO:CounterUDB:reload\[2057]
Removing Lhs of wire \UART:Net_61\[2269] = \UART:Net_9\[2268]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[2273] = zero[27]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[2274] = zero[27]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[2275] = zero[27]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[2276] = zero[27]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[2277] = zero[27]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[2278] = zero[27]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[2279] = zero[27]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[2280] = zero[27]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[2292] = \UART:BUART:tx_bitclk_dp\[2328]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[2338] = \UART:BUART:tx_counter_dp\[2329]
Removing Lhs of wire \UART:BUART:tx_status_6\[2339] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_5\[2340] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_4\[2341] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_1\[2343] = \UART:BUART:tx_fifo_empty\[2306]
Removing Lhs of wire \UART:BUART:tx_status_3\[2345] = \UART:BUART:tx_fifo_notfull\[2305]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[2405] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_1\[2413] = \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[2424]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_0\[2415] = \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[2425]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\[2416] = \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[2441]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_18\[2417] = \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[2455]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[2418] = \UART:BUART:sRX:s23Poll:MODIN12_1\[2419]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN12_1\[2419] = \UART:BUART:pollcount_1\[2411]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[2420] = \UART:BUART:sRX:s23Poll:MODIN12_0\[2421]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN12_0\[2421] = \UART:BUART:pollcount_0\[2414]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[2427] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[2428] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[2429] = \UART:BUART:pollcount_1\[2411]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN13_1\[2430] = \UART:BUART:pollcount_1\[2411]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[2431] = \UART:BUART:pollcount_0\[2414]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN13_0\[2432] = \UART:BUART:pollcount_0\[2414]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[2433] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[2434] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[2435] = \UART:BUART:pollcount_1\[2411]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[2436] = \UART:BUART:pollcount_0\[2414]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[2437] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[2438] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[2443] = \UART:BUART:pollcount_1\[2411]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN14_1\[2444] = \UART:BUART:pollcount_1\[2411]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[2445] = \UART:BUART:pollcount_0\[2414]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN14_0\[2446] = \UART:BUART:pollcount_0\[2414]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[2447] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[2448] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[2449] = \UART:BUART:pollcount_1\[2411]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[2450] = \UART:BUART:pollcount_0\[2414]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[2451] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[2452] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_1\[2459] = zero[27]
Removing Rhs of wire \UART:BUART:rx_status_2\[2460] = \UART:BUART:rx_parity_error_status\[2461]
Removing Rhs of wire \UART:BUART:rx_status_3\[2462] = \UART:BUART:rx_stop_bit_error\[2463]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_19\[2473] = \UART:BUART:sRX:MODULE_19:g2:a0:lta_0\[2522]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_20\[2477] = \UART:BUART:sRX:MODULE_20:g1:a0:xneq\[2544]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newa_6\[2478] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newa_5\[2479] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newa_4\[2480] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newa_3\[2481] = \UART:BUART:sRX:MODIN15_6\[2482]
Removing Lhs of wire \UART:BUART:sRX:MODIN15_6\[2482] = \UART:BUART:rx_count_6\[2400]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newa_2\[2483] = \UART:BUART:sRX:MODIN15_5\[2484]
Removing Lhs of wire \UART:BUART:sRX:MODIN15_5\[2484] = \UART:BUART:rx_count_5\[2401]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newa_1\[2485] = \UART:BUART:sRX:MODIN15_4\[2486]
Removing Lhs of wire \UART:BUART:sRX:MODIN15_4\[2486] = \UART:BUART:rx_count_4\[2402]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newa_0\[2487] = \UART:BUART:sRX:MODIN15_3\[2488]
Removing Lhs of wire \UART:BUART:sRX:MODIN15_3\[2488] = \UART:BUART:rx_count_3\[2403]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newb_6\[2489] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newb_5\[2490] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newb_4\[2491] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newb_3\[2492] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newb_2\[2493] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newb_1\[2494] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:newb_0\[2495] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:dataa_6\[2496] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:dataa_5\[2497] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:dataa_4\[2498] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:dataa_3\[2499] = \UART:BUART:rx_count_6\[2400]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:dataa_2\[2500] = \UART:BUART:rx_count_5\[2401]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:dataa_1\[2501] = \UART:BUART:rx_count_4\[2402]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:dataa_0\[2502] = \UART:BUART:rx_count_3\[2403]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:datab_6\[2503] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:datab_5\[2504] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:datab_4\[2505] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:datab_3\[2506] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:datab_2\[2507] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:datab_1\[2508] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g2:a0:datab_0\[2509] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g1:a0:newa_0\[2524] = \UART:BUART:rx_postpoll\[2359]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g1:a0:newb_0\[2525] = \UART:BUART:rx_parity_bit\[2476]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g1:a0:dataa_0\[2526] = \UART:BUART:rx_postpoll\[2359]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g1:a0:datab_0\[2527] = \UART:BUART:rx_parity_bit\[2476]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[2528] = \UART:BUART:rx_postpoll\[2359]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[2529] = \UART:BUART:rx_parity_bit\[2476]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[2531] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[2532] = \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[2530]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[2533] = \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[2530]
Removing Lhs of wire tmpOE__Rx_1_net_0[2555] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[2560] = one[4]
Removing Lhs of wire \UART_TX:BUART:reset_reg\\D\[2565] = zero[27]
Removing Lhs of wire \UART_TX:BUART:rx_bitclk\\D\[2580] = \UART_TX:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART_TX:BUART:rx_parity_error_pre\\D\[2589] = \UART_TX:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART_TX:BUART:rx_break_status\\D\[2590] = zero[27]
Removing Lhs of wire \UART_RX:BUART:reset_reg\\D\[2594] = zero[27]
Removing Lhs of wire \UART_RX:BUART:rx_bitclk\\D\[2609] = \UART_RX:BUART:rx_bitclk_pre\[428]
Removing Lhs of wire \UART_RX:BUART:rx_parity_error_pre\\D\[2618] = \UART_RX:BUART:rx_parity_error_pre\[505]
Removing Lhs of wire \UART_RX:BUART:rx_break_status\\D\[2619] = zero[27]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:sda_in_reg\\D\[2623] = \I2C_DISPLAY:Net_1109_1\[722]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:scl_in_reg\\D\[2633] = \I2C_DISPLAY:Net_1109_0\[719]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\\D\[2634] = \I2C_DISPLAY:bI2C_UDB:scl_in_reg\[718]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\\D\[2635] = \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\[720]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\\D\[2636] = \I2C_DISPLAY:bI2C_UDB:sda_in_reg\[631]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\\D\[2637] = \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\[723]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\\D\[2644] = \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[800]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\\D\[2649] = one[4]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:prevCapture\\D\[2650] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:trig_last\\D\[2651] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\\D\[2654] = one[4]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:prevCompare1\\D\[2657] = \PWM_MOTOR_SPEED:PWMUDB:cmp1\[912]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:cmp1_status_reg\\D\[2658] = \PWM_MOTOR_SPEED:PWMUDB:cmp1_status\[913]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:cmp2_status_reg\\D\[2659] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:pwm_i_reg\\D\[2661] = \PWM_MOTOR_SPEED:PWMUDB:pwm_i\[1012]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:pwm1_i_reg\\D\[2662] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:pwm2_i_reg\\D\[2663] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:tc_i_reg\\D\[2664] = \PWM_MOTOR_SPEED:PWMUDB:status_2\[907]
Removing Lhs of wire \BUZZER:PWMUDB:min_kill_reg\\D\[2665] = one[4]
Removing Lhs of wire \BUZZER:PWMUDB:prevCapture\\D\[2666] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:trig_last\\D\[2667] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:ltch_kill_reg\\D\[2670] = one[4]
Removing Lhs of wire \BUZZER:PWMUDB:prevCompare1\\D\[2673] = \BUZZER:PWMUDB:cmp1\[1309]
Removing Lhs of wire \BUZZER:PWMUDB:cmp1_status_reg\\D\[2674] = \BUZZER:PWMUDB:cmp1_status\[1310]
Removing Lhs of wire \BUZZER:PWMUDB:cmp2_status_reg\\D\[2675] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:pwm_i_reg\\D\[2677] = \BUZZER:PWMUDB:pwm_i\[1409]
Removing Lhs of wire \BUZZER:PWMUDB:pwm1_i_reg\\D\[2678] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:pwm2_i_reg\\D\[2679] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:tc_i_reg\\D\[2680] = \BUZZER:PWMUDB:status_2\[1304]
Removing Lhs of wire \PWM_TACHO:PWMUDB:min_kill_reg\\D\[2681] = one[4]
Removing Lhs of wire \PWM_TACHO:PWMUDB:prevCapture\\D\[2682] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:trig_last\\D\[2683] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:ltch_kill_reg\\D\[2686] = one[4]
Removing Lhs of wire \PWM_TACHO:PWMUDB:prevCompare1\\D\[2689] = \PWM_TACHO:PWMUDB:cmp1\[1692]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp1_status_reg\\D\[2690] = \PWM_TACHO:PWMUDB:cmp1_status\[1693]
Removing Lhs of wire \PWM_TACHO:PWMUDB:cmp2_status_reg\\D\[2691] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm_i_reg\\D\[2693] = \PWM_TACHO:PWMUDB:pwm_i\[1792]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm1_i_reg\\D\[2694] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:pwm2_i_reg\\D\[2695] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:tc_i_reg\\D\[2696] = \PWM_TACHO:PWMUDB:status_2\[1687]
Removing Lhs of wire \Counter_TACHO:CounterUDB:prevCapture\\D\[2697] = Net_251[2002]
Removing Lhs of wire \Counter_TACHO:CounterUDB:overflow_reg_i\\D\[2698] = \Counter_TACHO:CounterUDB:overflow\[2075]
Removing Lhs of wire \Counter_TACHO:CounterUDB:underflow_reg_i\\D\[2699] = \Counter_TACHO:CounterUDB:underflow\[2078]
Removing Lhs of wire \Counter_TACHO:CounterUDB:tc_reg_i\\D\[2700] = \Counter_TACHO:CounterUDB:tc_i\[2081]
Removing Lhs of wire \Counter_TACHO:CounterUDB:prevCompare\\D\[2701] = \Counter_TACHO:CounterUDB:cmp_out_i\[2083]
Removing Lhs of wire \Counter_TACHO:CounterUDB:cmp_out_reg_i\\D\[2702] = \Counter_TACHO:CounterUDB:cmp_out_i\[2083]
Removing Lhs of wire \Counter_TACHO:CounterUDB:count_stored_i\\D\[2703] = Net_235[2012]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2704] = zero[27]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2719] = \UART:BUART:rx_bitclk_pre\[2394]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2728] = \UART:BUART:rx_parity_error_pre\[2471]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2729] = zero[27]

------------------------------------------------------
Aliased 0 equations, 634 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TX:BUART:rx_addressmatch\' (cost = 0):
\UART_TX:BUART:rx_addressmatch\ <= (\UART_TX:BUART:rx_addressmatch2\
	OR \UART_TX:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_TX:BUART:rx_bitclk_pre\' (cost = 1):
\UART_TX:BUART:rx_bitclk_pre\ <= ((not \UART_TX:BUART:rx_count_2\ and not \UART_TX:BUART:rx_count_1\ and not \UART_TX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TX:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_TX:BUART:rx_bitclk_pre16x\ <= ((not \UART_TX:BUART:rx_count_2\ and \UART_TX:BUART:rx_count_1\ and \UART_TX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TX:BUART:rx_poll_bit1\' (cost = 1):
\UART_TX:BUART:rx_poll_bit1\ <= ((not \UART_TX:BUART:rx_count_2\ and not \UART_TX:BUART:rx_count_1\ and \UART_TX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TX:BUART:rx_poll_bit2\' (cost = 1):
\UART_TX:BUART:rx_poll_bit2\ <= ((not \UART_TX:BUART:rx_count_2\ and not \UART_TX:BUART:rx_count_1\ and not \UART_TX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TX:BUART:pollingrange\' (cost = 4):
\UART_TX:BUART:pollingrange\ <= ((not \UART_TX:BUART:rx_count_2\ and not \UART_TX:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_RX:BUART:rx_addressmatch\' (cost = 0):
\UART_RX:BUART:rx_addressmatch\ <= (\UART_RX:BUART:rx_addressmatch2\
	OR \UART_RX:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RX:BUART:rx_bitclk_pre\' (cost = 1):
\UART_RX:BUART:rx_bitclk_pre\ <= ((not \UART_RX:BUART:rx_count_2\ and not \UART_RX:BUART:rx_count_1\ and not \UART_RX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RX:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_RX:BUART:rx_bitclk_pre16x\ <= ((not \UART_RX:BUART:rx_count_2\ and \UART_RX:BUART:rx_count_1\ and \UART_RX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RX:BUART:rx_poll_bit1\' (cost = 1):
\UART_RX:BUART:rx_poll_bit1\ <= ((not \UART_RX:BUART:rx_count_2\ and not \UART_RX:BUART:rx_count_1\ and \UART_RX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RX:BUART:rx_poll_bit2\' (cost = 1):
\UART_RX:BUART:rx_poll_bit2\ <= ((not \UART_RX:BUART:rx_count_2\ and not \UART_RX:BUART:rx_count_1\ and not \UART_RX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RX:BUART:pollingrange\' (cost = 4):
\UART_RX:BUART:pollingrange\ <= ((not \UART_RX:BUART:rx_count_2\ and not \UART_RX:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_0' (cost = 0):
add_vv_vv_MODGEN_8_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_DISPLAY:bI2C_UDB:sda_went_high\ <= ((not \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\ and \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:txdata\' (cost = 54):
\I2C_DISPLAY:bI2C_UDB:txdata\ <= ((not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:rxdata\' (cost = 2):
\I2C_DISPLAY:bI2C_UDB:rxdata\ <= ((not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_DISPLAY:bI2C_UDB:sda_went_low\ <= ((not \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ and \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_DISPLAY:bI2C_UDB:scl_went_low\ <= ((not \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:start_detect\' (cost = 2):
\I2C_DISPLAY:bI2C_UDB:start_detect\ <= ((not \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ and \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:stalled\' (cost = 16):
\I2C_DISPLAY:bI2C_UDB:stalled\ <= ((not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_DISPLAY:sda_x_wire\ and not \I2C_DISPLAY:bI2C_UDB:sda_in_reg\)
	OR (\I2C_DISPLAY:sda_x_wire\ and \I2C_DISPLAY:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_DISPLAY:sda_x_wire\ and not \I2C_DISPLAY:bI2C_UDB:sda_in_reg\)
	OR (\I2C_DISPLAY:sda_x_wire\ and \I2C_DISPLAY:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_DISPLAY:Net_1109_0\ and not \I2C_DISPLAY:Net_643_3\)
	OR (\I2C_DISPLAY:Net_1109_0\ and \I2C_DISPLAY:Net_643_3\));

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:cmp1\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:cmp1\ <= (\PWM_MOTOR_SPEED:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTOR_SPEED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_0\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_0\ <= (not \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTOR_SPEED:PWMUDB:dith_count_1\ and \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:cmp1\' (cost = 0):
\BUZZER:PWMUDB:cmp1\ <= (\BUZZER:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BUZZER:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:s_0\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:s_0\ <= (not \BUZZER:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BUZZER:PWMUDB:dith_count_1\ and \BUZZER:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:compare1\' (cost = 2):
\PWM_TACHO:PWMUDB:compare1\ <= (\PWM_TACHO:PWMUDB:cmp1_less\
	OR \PWM_TACHO:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_TACHO:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_0\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_0\ <= (not \PWM_TACHO:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_TACHO:PWMUDB:dith_count_1\ and \PWM_TACHO:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:capt_rising\' (cost = 2):
\Counter_TACHO:CounterUDB:capt_rising\ <= ((not \Counter_TACHO:CounterUDB:prevCapture\ and Net_251));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:capt_falling\' (cost = 1):
\Counter_TACHO:CounterUDB:capt_falling\ <= ((not Net_251 and \Counter_TACHO:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_TACHO:CounterUDB:capt_either_edge\ <= ((not Net_251 and \Counter_TACHO:CounterUDB:prevCapture\)
	OR (not \Counter_TACHO:CounterUDB:prevCapture\ and Net_251));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:hwCapture\' (cost = 1):
\Counter_TACHO:CounterUDB:hwCapture\ <= ((not \Counter_TACHO:CounterUDB:prevCapture\ and Net_251));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:cmp_out_i\' (cost = 5):
\Counter_TACHO:CounterUDB:cmp_out_i\ <= ((not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and \Counter_TACHO:CounterUDB:cmp_equal\)
	OR (not \Counter_TACHO:CounterUDB:cmp_less\ and not \Counter_TACHO:CounterUDB:cmp_equal\ and \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and \Counter_TACHO:CounterUDB:ctrl_cmod_0\)
	OR (not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and \Counter_TACHO:CounterUDB:cmp_less\)
	OR (not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and \Counter_TACHO:CounterUDB:cmp_less\)
	OR (not \Counter_TACHO:CounterUDB:cmp_less\ and \Counter_TACHO:CounterUDB:ctrl_cmod_2\));

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:overflow\' (cost = 0):
\Counter_TACHO:CounterUDB:overflow\ <= (\Counter_TACHO:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_TACHO:CounterUDB:underflow\' (cost = 0):
\Counter_TACHO:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 2):
add_vv_vv_MODGEN_3_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_1' (cost = 2):
add_vv_vv_MODGEN_8_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:status_5\' (cost = 10):
\I2C_DISPLAY:bI2C_UDB:status_5\ <= ((not \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ and \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_DISPLAY:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_DISPLAY:bI2C_UDB:cnt_reset\ <= ((not \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:Net_643_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:Net_643_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:Net_643_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and \I2C_DISPLAY:sda_x_wire\)
	OR (not \I2C_DISPLAY:sda_x_wire\ and \I2C_DISPLAY:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_1\' (cost = 2):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_1\ <= ((not \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\ and \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\ and \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:s_1\' (cost = 2):
\BUZZER:PWMUDB:MODULE_14:g2:a0:s_1\ <= ((not \BUZZER:PWMUDB:dith_count_0\ and \BUZZER:PWMUDB:dith_count_1\)
	OR (not \BUZZER:PWMUDB:dith_count_1\ and \BUZZER:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:cmp1\' (cost = 4):
\PWM_TACHO:PWMUDB:cmp1\ <= (\PWM_TACHO:PWMUDB:cmp1_less\
	OR \PWM_TACHO:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_1\' (cost = 2):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_1\ <= ((not \PWM_TACHO:PWMUDB:dith_count_0\ and \PWM_TACHO:PWMUDB:dith_count_1\)
	OR (not \PWM_TACHO:PWMUDB:dith_count_1\ and \PWM_TACHO:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_TX:BUART:rx_postpoll\' (cost = 72):
\UART_TX:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_5 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5 and not MODIN1_1 and not \UART_TX:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_TX:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_TX:BUART:rx_parity_bit\)
	OR (Net_5 and MODIN1_0 and \UART_TX:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_5 and not MODIN1_1 and not \UART_TX:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_TX:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_TX:BUART:rx_parity_bit\)
	OR (Net_5 and MODIN1_0 and \UART_TX:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RX:BUART:rx_postpoll\' (cost = 72):
\UART_RX:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_18 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_18 and not MODIN5_1 and not \UART_RX:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_RX:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_RX:BUART:rx_parity_bit\)
	OR (Net_18 and MODIN5_0 and \UART_RX:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not Net_18 and not MODIN5_1 and not \UART_RX:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_RX:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_RX:BUART:rx_parity_bit\)
	OR (Net_18 and MODIN5_0 and \UART_RX:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\I2C_DISPLAY:bI2C_UDB:contention\' (cost = 8):
\I2C_DISPLAY:bI2C_UDB:contention\ <= ((not \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:sda_x_wire\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:sda_x_wire\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:sda_x_wire\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\)
	OR (not \I2C_DISPLAY:sda_x_wire\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:sda_x_wire\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:sda_x_wire\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:sda_x_wire\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\)
	OR (not \I2C_DISPLAY:sda_x_wire\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_262 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_262 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_262 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_262 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_262 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 188 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_TX:BUART:rx_status_0\ to zero
Aliasing \UART_TX:BUART:rx_status_6\ to zero
Aliasing \UART_RX:BUART:rx_status_0\ to zero
Aliasing \UART_RX:BUART:rx_status_6\ to zero
Aliasing \PWM_MOTOR_SPEED:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BUZZER:PWMUDB:final_capture\ to zero
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_TACHO:PWMUDB:final_capture\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_TACHO:CounterUDB:reload\ to \Counter_TACHO:CounterUDB:hwCapture\
Aliasing \Counter_TACHO:CounterUDB:status_3\ to zero
Aliasing \Counter_TACHO:CounterUDB:underflow\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART_TX:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_TX:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_TX:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_RX:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RX:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RX:BUART:rx_addr_match_status\\D\ to zero
Aliasing \I2C_DISPLAY:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \BUZZER:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_TACHO:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_TX:BUART:rx_bitclk_enable\[93] = \UART_TX:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART_TX:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART_TX:BUART:rx_status_6\[201] = zero[27]
Removing Rhs of wire \UART_RX:BUART:rx_bitclk_enable\[392] = \UART_RX:BUART:rx_bitclk\[440]
Removing Lhs of wire \UART_RX:BUART:rx_status_0\[491] = zero[27]
Removing Lhs of wire \UART_RX:BUART:rx_status_6\[500] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:final_capture\[930] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\[1191] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\[1201] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\[1211] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:final_capture\[1327] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_24\[1588] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_16\[1598] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_8\[1608] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_capture\[1710] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\[1971] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\[1981] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\[1991] = zero[27]
Removing Lhs of wire \Counter_TACHO:CounterUDB:reload\[2057] = \Counter_TACHO:CounterUDB:hwCapture\[2056]
Removing Lhs of wire \Counter_TACHO:CounterUDB:status_3\[2067] = zero[27]
Removing Lhs of wire \Counter_TACHO:CounterUDB:underflow\[2078] = zero[27]
Removing Lhs of wire \Counter_TACHO:CounterUDB:tc_i\[2081] = \Counter_TACHO:CounterUDB:per_equal\[2077]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[2358] = \UART:BUART:rx_bitclk\[2406]
Removing Lhs of wire \UART:BUART:rx_status_0\[2457] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_6\[2466] = zero[27]
Removing Lhs of wire \UART_TX:BUART:tx_ctrl_mark_last\\D\[2572] = \UART_TX:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART_TX:BUART:rx_markspace_status\\D\[2584] = zero[27]
Removing Lhs of wire \UART_TX:BUART:rx_parity_error_status\\D\[2585] = zero[27]
Removing Lhs of wire \UART_TX:BUART:rx_addr_match_status\\D\[2587] = zero[27]
Removing Lhs of wire \UART_TX:BUART:rx_markspace_pre\\D\[2588] = \UART_TX:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART_TX:BUART:rx_parity_bit\\D\[2593] = \UART_TX:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_RX:BUART:tx_ctrl_mark_last\\D\[2601] = \UART_RX:BUART:tx_ctrl_mark_last\[383]
Removing Lhs of wire \UART_RX:BUART:rx_markspace_status\\D\[2613] = zero[27]
Removing Lhs of wire \UART_RX:BUART:rx_parity_error_status\\D\[2614] = zero[27]
Removing Lhs of wire \UART_RX:BUART:rx_addr_match_status\\D\[2616] = zero[27]
Removing Lhs of wire \UART_RX:BUART:rx_markspace_pre\\D\[2617] = \UART_RX:BUART:rx_markspace_pre\[504]
Removing Lhs of wire \UART_RX:BUART:rx_parity_bit\\D\[2622] = \UART_RX:BUART:rx_parity_bit\[510]
Removing Lhs of wire \I2C_DISPLAY:bI2C_UDB:lost_arb2_reg\\D\[2640] = zero[27]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\\D\[2652] = \PWM_MOTOR_SPEED:PWMUDB:control_7\[852]
Removing Lhs of wire \PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\\D\[2660] = zero[27]
Removing Lhs of wire \BUZZER:PWMUDB:runmode_enable\\D\[2668] = \BUZZER:PWMUDB:control_7\[1249]
Removing Lhs of wire \BUZZER:PWMUDB:final_kill_reg\\D\[2676] = zero[27]
Removing Lhs of wire \PWM_TACHO:PWMUDB:runmode_enable\\D\[2684] = \PWM_TACHO:PWMUDB:control_7\[1632]
Removing Lhs of wire \PWM_TACHO:PWMUDB:final_kill_reg\\D\[2692] = zero[27]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2711] = \UART:BUART:tx_ctrl_mark_last\[2349]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2723] = zero[27]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2724] = zero[27]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2726] = zero[27]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2727] = \UART:BUART:rx_markspace_pre\[2470]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2732] = \UART:BUART:rx_parity_bit\[2476]

------------------------------------------------------
Aliased 0 equations, 50 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_TX:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_TX:BUART:rx_parity_bit\ and Net_5 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_TX:BUART:rx_parity_bit\)
	OR (not Net_5 and not MODIN1_1 and \UART_TX:BUART:rx_parity_bit\)
	OR (not \UART_TX:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_RX:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \UART_RX:BUART:rx_parity_bit\ and Net_18 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \UART_RX:BUART:rx_parity_bit\)
	OR (not Net_18 and not MODIN5_1 and \UART_RX:BUART:rx_parity_bit\)
	OR (not \UART_RX:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_262 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_262 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\Lab 5.cyprj" -dcpsoc3 "Lab 5.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.848ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 10 November 2021 18:50:33
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Abude\Documents\PSoC Creator\EmbeddedSystemsLab5\Lab 5.cydsn\Lab 5.cyprj -d CY8C5888LTI-LP097 Lab 5.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_TX:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_TX:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_TX:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_TX:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_TX:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RX:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RX:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RX:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RX:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RX:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \I2C_DISPLAY:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR_SPEED:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR_SPEED:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR_SPEED:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR_SPEED:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR_SPEED:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR_SPEED:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BUZZER:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TACHO:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_TACHO:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLK_CNT'. Fanout=2, Signal=Net_241
    Digital Clock 1: Automatic-assigning  clock 'I2C_DISPLAY_IntClock'. Fanout=1, Signal=\I2C_DISPLAY:Net_970\
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'CLK_PWM'. Fanout=1, Signal=Net_215
    Digital Clock 4: Automatic-assigning  clock 'CLK'. Fanout=1, Signal=Net_112
    Digital Clock 5: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_170
    Digital Clock 6: Automatic-assigning  clock 'UART_TX_IntClock'. Fanout=1, Signal=\UART_TX:Net_9\
    Digital Clock 7: Automatic-assigning  clock 'UART_RX_IntClock'. Fanout=1, Signal=\UART_RX:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_TX:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_TX_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_TX_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_RX:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_RX_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_RX_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \I2C_DISPLAY:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_DISPLAY_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_DISPLAY_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTOR_SPEED:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK, EnableOut: Constant 1
    UDB Clk/Enable \BUZZER:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_TACHO:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \Counter_TACHO:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK_CNT was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_CNT, EnableOut: Constant 1
    UDB Clk/Enable \Counter_TACHO:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLK_CNT was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_CNT, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Rx_UART_TX(0), TX_UART_RX(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \UART_RX:BUART:rx_parity_bit\, Duplicate of \UART_RX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RX:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RX:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RX:BUART:rx_address_detected\, Duplicate of \UART_RX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RX:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RX:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RX:BUART:rx_parity_error_pre\, Duplicate of \UART_RX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RX:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RX:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RX:BUART:rx_markspace_pre\, Duplicate of \UART_RX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RX:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RX:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RX:BUART:rx_state_1\, Duplicate of \UART_RX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RX:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RX:BUART:rx_state_1\ (fanout=8)

    Removing \UART_RX:BUART:tx_parity_bit\, Duplicate of \UART_RX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RX:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RX:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RX:BUART:tx_mark\, Duplicate of \UART_RX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RX:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RX:BUART:tx_mark\ (fanout=0)

    Removing \UART_TX:BUART:rx_parity_bit\, Duplicate of \UART_TX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TX:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TX:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_TX:BUART:rx_address_detected\, Duplicate of \UART_TX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TX:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TX:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_TX:BUART:rx_parity_error_pre\, Duplicate of \UART_TX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TX:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TX:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_TX:BUART:rx_markspace_pre\, Duplicate of \UART_TX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TX:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TX:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_TX:BUART:rx_state_1\, Duplicate of \UART_TX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TX:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TX:BUART:rx_state_1\ (fanout=8)

    Removing \UART_TX:BUART:tx_parity_bit\, Duplicate of \UART_TX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TX:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TX:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_TX:BUART:tx_mark\, Duplicate of \UART_TX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TX:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TX:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_UART_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_UART_TX(0)__PA ,
            fb => Net_5 ,
            pad => Rx_UART_TX(0)_PAD );

    Pin : Name = TX_UART_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_UART_TX(0)__PA ,
            pin_input => Net_41 ,
            annotation => Net_28 ,
            pad => TX_UART_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_UART_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_UART_RX(0)__PA ,
            fb => Net_18 ,
            annotation => Net_28 ,
            pad => RX_UART_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_UART_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_UART_RX(0)__PA ,
            pin_input => Net_22 ,
            pad => TX_UART_RX(0)_PAD );

    Pin : Name = SCL_DISPLAY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_DISPLAY(0)__PA ,
            fb => \I2C_DISPLAY:Net_1109_0\ ,
            pin_input => \I2C_DISPLAY:Net_643_3\ ,
            pad => SCL_DISPLAY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_DISPLAY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_DISPLAY(0)__PA ,
            fb => \I2C_DISPLAY:Net_1109_1\ ,
            pin_input => \I2C_DISPLAY:sda_x_wire\ ,
            pad => SDA_DISPLAY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPEED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPEED(0)__PA ,
            pin_input => Net_145 ,
            pad => SPEED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIRECTION(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIRECTION(0)__PA ,
            pad => DIRECTION(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TACHO_SENSOR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TACHO_SENSOR(0)__PA ,
            fb => Net_235 ,
            pad => TACHO_SENSOR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_TACHO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_TACHO(0)__PA ,
            pin_input => Net_235 ,
            pad => LED_TACHO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_262 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_266 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:control_6\ * 
              !\I2C_DISPLAY:bI2C_UDB:control_5\ * 
              !\I2C_DISPLAY:bI2C_UDB:control_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=Net_41, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TX:BUART:txn\
        );
        Output = Net_41 (fanout=1)

    MacroCell: Name=\UART_TX:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\
            + !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_state_2\
        );
        Output = \UART_TX:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_TX:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TX:BUART:tx_fifo_empty\ * \UART_TX:BUART:tx_state_2\
        );
        Output = \UART_TX:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_TX:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TX:BUART:tx_fifo_notfull\
        );
        Output = \UART_TX:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_TX:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * !\UART_TX:BUART:rx_state_3\ * 
              !\UART_TX:BUART:rx_state_2\
        );
        Output = \UART_TX:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_TX:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_TX:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_TX:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TX:BUART:rx_load_fifo\ * \UART_TX:BUART:rx_fifofull\
        );
        Output = \UART_TX:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_TX:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TX:BUART:rx_fifonotempty\ * 
              \UART_TX:BUART:rx_state_stop1_reg\
        );
        Output = \UART_TX:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_22, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RX:BUART:txn\
        );
        Output = Net_22 (fanout=1)

    MacroCell: Name=\UART_RX:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\
            + !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_state_2\
        );
        Output = \UART_RX:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RX:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RX:BUART:tx_fifo_empty\ * \UART_RX:BUART:tx_state_2\
        );
        Output = \UART_RX:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RX:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RX:BUART:tx_fifo_notfull\
        );
        Output = \UART_RX:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RX:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * !\UART_RX:BUART:rx_state_3\ * 
              !\UART_RX:BUART:rx_state_2\
        );
        Output = \UART_RX:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RX:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_18 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_RX:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_RX:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RX:BUART:rx_load_fifo\ * \UART_RX:BUART:rx_fifofull\
        );
        Output = \UART_RX:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RX:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RX:BUART:rx_fifonotempty\ * 
              \UART_RX:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RX:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_DISPLAY:Net_643_3\
            + \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_DISPLAY:Net_643_3\
            + \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_DISPLAY:Net_643_3\
            + \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_DISPLAY:Net_643_3\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc\ * 
              !\I2C_DISPLAY:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\
            + !\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\
            + !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc\ * 
              !\I2C_DISPLAY:bI2C_UDB:cnt_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR_SPEED:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR_SPEED:PWMUDB:tc_i\
        );
        Output = \PWM_MOTOR_SPEED:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\BUZZER:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER:PWMUDB:runmode_enable\ * \BUZZER:PWMUDB:tc_i\
        );
        Output = \BUZZER:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_TACHO:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TACHO:PWMUDB:runmode_enable\ * \PWM_TACHO:PWMUDB:tc_i\
        );
        Output = \PWM_TACHO:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_251 * !\Counter_TACHO:CounterUDB:prevCapture\
        );
        Output = \Counter_TACHO:CounterUDB:hwCapture\ (fanout=9)

    MacroCell: Name=\Counter_TACHO:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_equal\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:cmp_equal\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
        );
        Output = \Counter_TACHO:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_TACHO:CounterUDB:per_equal\ * 
              !\Counter_TACHO:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_TACHO:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_235 * \Counter_TACHO:CounterUDB:control_7\ * 
              !\Counter_TACHO:CounterUDB:count_stored_i\
        );
        Output = \Counter_TACHO:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_266, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_266 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_262 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\UART_TX:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_TX:BUART:txn\ * \UART_TX:BUART:tx_state_1\ * 
              !\UART_TX:BUART:tx_bitclk\
            + \UART_TX:BUART:txn\ * \UART_TX:BUART:tx_state_2\
            + !\UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_shift_out\ * !\UART_TX:BUART:tx_state_2\
            + !\UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_state_2\ * !\UART_TX:BUART:tx_bitclk\
            + \UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_shift_out\ * !\UART_TX:BUART:tx_state_2\ * 
              !\UART_TX:BUART:tx_counter_dp\ * \UART_TX:BUART:tx_bitclk\
        );
        Output = \UART_TX:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_TX:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TX:BUART:tx_state_2\
            + \UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_2\ * 
              \UART_TX:BUART:tx_counter_dp\ * \UART_TX:BUART:tx_bitclk\
            + \UART_TX:BUART:tx_state_0\ * !\UART_TX:BUART:tx_state_2\ * 
              \UART_TX:BUART:tx_bitclk\
        );
        Output = \UART_TX:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_TX:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              !\UART_TX:BUART:tx_fifo_empty\
            + !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_fifo_empty\ * !\UART_TX:BUART:tx_state_2\
            + \UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TX:BUART:tx_fifo_empty\ * \UART_TX:BUART:tx_state_2\
            + \UART_TX:BUART:tx_state_0\ * !\UART_TX:BUART:tx_state_2\ * 
              \UART_TX:BUART:tx_bitclk\
        );
        Output = \UART_TX:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_TX:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TX:BUART:tx_state_2\
            + \UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TX:BUART:tx_state_2\
            + \UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_state_2\ * \UART_TX:BUART:tx_bitclk\
            + \UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_2\ * 
              \UART_TX:BUART:tx_counter_dp\ * \UART_TX:BUART:tx_bitclk\
        );
        Output = \UART_TX:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_TX:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_state_2\
            + !\UART_TX:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_TX:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_TX:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TX:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_TX:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              !\UART_TX:BUART:rx_state_3\ * \UART_TX:BUART:rx_state_2\ * 
              !Net_5 * !MODIN1_1
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              !\UART_TX:BUART:rx_state_3\ * \UART_TX:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TX:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_TX:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TX:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_TX:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_3\ * \UART_TX:BUART:rx_state_2\
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TX:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_TX:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_3\
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_2\
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * !\UART_TX:BUART:rx_state_3\ * 
              !\UART_TX:BUART:rx_state_2\ * !Net_5 * \UART_TX:BUART:rx_last\
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TX:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_TX:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              !\UART_TX:BUART:rx_count_0\
        );
        Output = \UART_TX:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_TX:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_state_3\ * 
              \UART_TX:BUART:rx_state_2\
        );
        Output = \UART_TX:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              !Net_5 * MODIN1_1
            + !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              Net_5 * !MODIN1_1 * MODIN1_0
            + !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              !Net_5 * MODIN1_0
            + !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              Net_5 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_TX:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_3\ * \UART_TX:BUART:rx_state_2\ * 
              !Net_5 * !MODIN1_1
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_3\ * \UART_TX:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_TX:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_TX:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5
        );
        Output = \UART_TX:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_RX:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RX:BUART:txn\ * \UART_RX:BUART:tx_state_1\ * 
              !\UART_RX:BUART:tx_bitclk\
            + \UART_RX:BUART:txn\ * \UART_RX:BUART:tx_state_2\
            + !\UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_shift_out\ * !\UART_RX:BUART:tx_state_2\
            + !\UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_state_2\ * !\UART_RX:BUART:tx_bitclk\
            + \UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_shift_out\ * !\UART_RX:BUART:tx_state_2\ * 
              !\UART_RX:BUART:tx_counter_dp\ * \UART_RX:BUART:tx_bitclk\
        );
        Output = \UART_RX:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RX:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RX:BUART:tx_state_2\
            + \UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_2\ * 
              \UART_RX:BUART:tx_counter_dp\ * \UART_RX:BUART:tx_bitclk\
            + \UART_RX:BUART:tx_state_0\ * !\UART_RX:BUART:tx_state_2\ * 
              \UART_RX:BUART:tx_bitclk\
        );
        Output = \UART_RX:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_RX:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RX:BUART:tx_fifo_empty\
            + !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_fifo_empty\ * !\UART_RX:BUART:tx_state_2\
            + \UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RX:BUART:tx_fifo_empty\ * \UART_RX:BUART:tx_state_2\
            + \UART_RX:BUART:tx_state_0\ * !\UART_RX:BUART:tx_state_2\ * 
              \UART_RX:BUART:tx_bitclk\
        );
        Output = \UART_RX:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_RX:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RX:BUART:tx_state_2\
            + \UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RX:BUART:tx_state_2\
            + \UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_state_2\ * \UART_RX:BUART:tx_bitclk\
            + \UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_2\ * 
              \UART_RX:BUART:tx_counter_dp\ * \UART_RX:BUART:tx_bitclk\
        );
        Output = \UART_RX:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_RX:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_state_2\
            + !\UART_RX:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RX:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RX:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RX:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_RX:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              !\UART_RX:BUART:rx_state_3\ * \UART_RX:BUART:rx_state_2\ * 
              !Net_18 * !MODIN5_1
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              !\UART_RX:BUART:rx_state_3\ * \UART_RX:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RX:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_RX:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RX:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RX:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_3\ * \UART_RX:BUART:rx_state_2\
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RX:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_RX:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_3\
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_2\
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * !\UART_RX:BUART:rx_state_3\ * 
              !\UART_RX:BUART:rx_state_2\ * !Net_18 * \UART_RX:BUART:rx_last\
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RX:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_RX:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              !\UART_RX:BUART:rx_count_0\
        );
        Output = \UART_RX:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_RX:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_state_3\ * 
              \UART_RX:BUART:rx_state_2\
        );
        Output = \UART_RX:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              !Net_18 * MODIN5_1
            + !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              Net_18 * !MODIN5_1 * MODIN5_0
            + !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              !Net_18 * MODIN5_0
            + !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              Net_18 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\UART_RX:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_3\ * \UART_RX:BUART:rx_state_2\ * 
              !Net_18 * !MODIN5_1
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_3\ * \UART_RX:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_RX:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RX:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_18
        );
        Output = \UART_RX:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:Net_1109_1\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:control_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:control_6\ * 
              !\I2C_DISPLAY:bI2C_UDB:control_5\ * 
              \I2C_DISPLAY:bI2C_UDB:control_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:status_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:status_3\ * 
              \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_DISPLAY:bI2C_UDB:status_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\
            + \I2C_DISPLAY:bI2C_UDB:status_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:status_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:status_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\
            + \I2C_DISPLAY:bI2C_UDB:status_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\
            + \I2C_DISPLAY:bI2C_UDB:status_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:status_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * \I2C_DISPLAY:Net_1109_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:status_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * !\I2C_DISPLAY:Net_1109_1\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:status_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:status_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:Net_1109_0\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\
            + \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_DISPLAY:Net_1109_0\ * !\I2C_DISPLAY:Net_643_3\
            + \I2C_DISPLAY:Net_1109_0\ * \I2C_DISPLAY:Net_643_3\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_DISPLAY:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_DISPLAY:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_DISPLAY:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_DISPLAY:sda_x_wire\ * !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_DISPLAY:bI2C_UDB:control_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_DISPLAY:bI2C_UDB:shift_data_out\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_DISPLAY:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_DISPLAY:bI2C_UDB:control_1\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_112) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR_SPEED:PWMUDB:control_7\
        );
        Output = \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_MOTOR_SPEED:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_112) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR_SPEED:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR_SPEED:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_112) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOTOR_SPEED:PWMUDB:prevCompare1\ * 
              \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR_SPEED:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_145, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_112) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\
        );
        Output = Net_145 (fanout=1)

    MacroCell: Name=\BUZZER:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER:PWMUDB:control_7\
        );
        Output = \BUZZER:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\BUZZER:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER:PWMUDB:cmp1_less\
        );
        Output = \BUZZER:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\BUZZER:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BUZZER:PWMUDB:prevCompare1\ * \BUZZER:PWMUDB:cmp1_less\
        );
        Output = \BUZZER:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_TACHO:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_215) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TACHO:PWMUDB:control_7\
        );
        Output = \PWM_TACHO:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_TACHO:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_215) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_TACHO:PWMUDB:cmp1_eq\ * !\PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = \PWM_TACHO:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_TACHO:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_215) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_TACHO:PWMUDB:prevCompare1\ * \PWM_TACHO:PWMUDB:cmp1_eq\
            + !\PWM_TACHO:PWMUDB:prevCompare1\ * \PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = \PWM_TACHO:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_251, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_215) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_TACHO:PWMUDB:runmode_enable\ * \PWM_TACHO:PWMUDB:cmp1_eq\
            + \PWM_TACHO:PWMUDB:runmode_enable\ * 
              \PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = Net_251 (fanout=2)

    MacroCell: Name=\Counter_TACHO:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_251
        );
        Output = \Counter_TACHO:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_TACHO:CounterUDB:per_equal\
        );
        Output = \Counter_TACHO:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_241) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_equal\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:cmp_equal\
        );
        Output = \Counter_TACHO:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_TACHO:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_235
        );
        Output = \Counter_TACHO:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:control_7\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:control_6\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:control_5\ * 
              \I2C_DISPLAY:bI2C_UDB:control_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_262
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_262 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_262 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_262
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_262 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_262 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:control_6\ * 
              !\I2C_DISPLAY:bI2C_UDB:control_5\ * 
              !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:control_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_262
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_262
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_TX:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_TX:Net_9\ ,
            cs_addr_2 => \UART_TX:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_TX:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_TX:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_TX:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_TX:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_TX:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_TX:Net_9\ ,
            cs_addr_0 => \UART_TX:BUART:counter_load_not\ ,
            ce0_reg => \UART_TX:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_TX:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_TX:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_TX:Net_9\ ,
            cs_addr_2 => \UART_TX:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_TX:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_TX:BUART:rx_bitclk_enable\ ,
            route_si => \UART_TX:BUART:rx_postpoll\ ,
            f0_load => \UART_TX:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_TX:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_TX:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RX:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_RX:Net_9\ ,
            cs_addr_2 => \UART_RX:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RX:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RX:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RX:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RX:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RX:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_RX:Net_9\ ,
            cs_addr_0 => \UART_RX:BUART:counter_load_not\ ,
            ce0_reg => \UART_RX:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RX:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RX:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_RX:Net_9\ ,
            cs_addr_2 => \UART_RX:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_RX:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RX:BUART:rx_bitclk_enable\ ,
            route_si => \UART_RX:BUART:rx_postpoll\ ,
            f0_load => \UART_RX:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RX:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RX:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_DISPLAY:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_DISPLAY:Net_970\ ,
            cs_addr_1 => \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_DISPLAY:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_DISPLAY:Net_970\ ,
            cs_addr_1 => \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_112 ,
            cs_addr_2 => \PWM_MOTOR_SPEED:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_112 ,
            cs_addr_2 => \PWM_MOTOR_SPEED:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTOR_SPEED:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_MOTOR_SPEED:PWMUDB:status_3\ ,
            chain_in => \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\BUZZER:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_170 ,
            cs_addr_2 => \BUZZER:PWMUDB:tc_i\ ,
            cs_addr_1 => \BUZZER:PWMUDB:runmode_enable\ ,
            chain_out => \BUZZER:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BUZZER:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\BUZZER:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_170 ,
            cs_addr_2 => \BUZZER:PWMUDB:tc_i\ ,
            cs_addr_1 => \BUZZER:PWMUDB:runmode_enable\ ,
            cl0_comb => \BUZZER:PWMUDB:cmp1_less\ ,
            z0_comb => \BUZZER:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \BUZZER:PWMUDB:status_3\ ,
            chain_in => \BUZZER:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BUZZER:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_215 ,
            cs_addr_2 => \PWM_TACHO:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_TACHO:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_TACHO:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_215 ,
            cs_addr_2 => \PWM_TACHO:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_TACHO:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_TACHO:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_TACHO:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_TACHO:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_TACHO:PWMUDB:status_3\ ,
            chain_in => \PWM_TACHO:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_241 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
            f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
            chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_241 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
            f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
            chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_241 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
            f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
            chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_241 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
            f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_TACHO:CounterUDB:per_equal\ ,
            z0_comb => \Counter_TACHO:CounterUDB:status_1\ ,
            ce1_comb => \Counter_TACHO:CounterUDB:cmp_equal\ ,
            cl1_comb => \Counter_TACHO:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Counter_TACHO:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_TACHO:CounterUDB:status_5\ ,
            chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_TX:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_TX:Net_9\ ,
            status_3 => \UART_TX:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_TX:BUART:tx_status_2\ ,
            status_1 => \UART_TX:BUART:tx_fifo_empty\ ,
            status_0 => \UART_TX:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_TX:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_TX:Net_9\ ,
            status_5 => \UART_TX:BUART:rx_status_5\ ,
            status_4 => \UART_TX:BUART:rx_status_4\ ,
            status_3 => \UART_TX:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RX:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_RX:Net_9\ ,
            status_3 => \UART_RX:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RX:BUART:tx_status_2\ ,
            status_1 => \UART_RX:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RX:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RX:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_RX:Net_9\ ,
            status_5 => \UART_RX:BUART:rx_status_5\ ,
            status_4 => \UART_RX:BUART:rx_status_4\ ,
            status_3 => \UART_RX:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C_DISPLAY:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_DISPLAY:Net_970\ ,
            status_5 => \I2C_DISPLAY:bI2C_UDB:status_5\ ,
            status_4 => \I2C_DISPLAY:bI2C_UDB:status_4\ ,
            status_3 => \I2C_DISPLAY:bI2C_UDB:status_3\ ,
            status_2 => \I2C_DISPLAY:bI2C_UDB:status_2\ ,
            status_1 => \I2C_DISPLAY:bI2C_UDB:status_1\ ,
            status_0 => \I2C_DISPLAY:bI2C_UDB:status_0\ ,
            interrupt => \I2C_DISPLAY:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_MOTOR_SPEED:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_112 ,
            status_3 => \PWM_MOTOR_SPEED:PWMUDB:status_3\ ,
            status_2 => \PWM_MOTOR_SPEED:PWMUDB:status_2\ ,
            status_0 => \PWM_MOTOR_SPEED:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BUZZER:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_170 ,
            status_3 => \BUZZER:PWMUDB:status_3\ ,
            status_2 => \BUZZER:PWMUDB:status_2\ ,
            status_0 => \BUZZER:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_TACHO:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_215 ,
            status_3 => \PWM_TACHO:PWMUDB:status_3\ ,
            status_2 => \PWM_TACHO:PWMUDB:status_2\ ,
            status_0 => \PWM_TACHO:PWMUDB:status_0\ ,
            interrupt => Net_234 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_TACHO:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_241 ,
            status_6 => \Counter_TACHO:CounterUDB:status_6\ ,
            status_5 => \Counter_TACHO:CounterUDB:status_5\ ,
            status_4 => \Counter_TACHO:CounterUDB:hwCapture\ ,
            status_2 => \Counter_TACHO:CounterUDB:status_2\ ,
            status_1 => \Counter_TACHO:CounterUDB:status_1\ ,
            status_0 => \Counter_TACHO:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_DISPLAY:Net_970\ ,
            control_7 => \I2C_DISPLAY:bI2C_UDB:control_7\ ,
            control_6 => \I2C_DISPLAY:bI2C_UDB:control_6\ ,
            control_5 => \I2C_DISPLAY:bI2C_UDB:control_5\ ,
            control_4 => \I2C_DISPLAY:bI2C_UDB:control_4\ ,
            control_3 => \I2C_DISPLAY:bI2C_UDB:control_3\ ,
            control_2 => \I2C_DISPLAY:bI2C_UDB:control_2\ ,
            control_1 => \I2C_DISPLAY:bI2C_UDB:control_1\ ,
            control_0 => \I2C_DISPLAY:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_MOTOR_SPEED:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_112 ,
            control_7 => \PWM_MOTOR_SPEED:PWMUDB:control_7\ ,
            control_6 => \PWM_MOTOR_SPEED:PWMUDB:control_6\ ,
            control_5 => \PWM_MOTOR_SPEED:PWMUDB:control_5\ ,
            control_4 => \PWM_MOTOR_SPEED:PWMUDB:control_4\ ,
            control_3 => \PWM_MOTOR_SPEED:PWMUDB:control_3\ ,
            control_2 => \PWM_MOTOR_SPEED:PWMUDB:control_2\ ,
            control_1 => \PWM_MOTOR_SPEED:PWMUDB:control_1\ ,
            control_0 => \PWM_MOTOR_SPEED:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\BUZZER:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_170 ,
            control_7 => \BUZZER:PWMUDB:control_7\ ,
            control_6 => \BUZZER:PWMUDB:control_6\ ,
            control_5 => \BUZZER:PWMUDB:control_5\ ,
            control_4 => \BUZZER:PWMUDB:control_4\ ,
            control_3 => \BUZZER:PWMUDB:control_3\ ,
            control_2 => \BUZZER:PWMUDB:control_2\ ,
            control_1 => \BUZZER:PWMUDB:control_1\ ,
            control_0 => \BUZZER:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_TACHO:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_215 ,
            control_7 => \PWM_TACHO:PWMUDB:control_7\ ,
            control_6 => \PWM_TACHO:PWMUDB:control_6\ ,
            control_5 => \PWM_TACHO:PWMUDB:control_5\ ,
            control_4 => \PWM_TACHO:PWMUDB:control_4\ ,
            control_3 => \PWM_TACHO:PWMUDB:control_3\ ,
            control_2 => \PWM_TACHO:PWMUDB:control_2\ ,
            control_1 => \PWM_TACHO:PWMUDB:control_1\ ,
            control_0 => \PWM_TACHO:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_241 ,
            control_7 => \Counter_TACHO:CounterUDB:control_7\ ,
            control_6 => \Counter_TACHO:CounterUDB:control_6\ ,
            control_5 => \Counter_TACHO:CounterUDB:control_5\ ,
            control_4 => \Counter_TACHO:CounterUDB:control_4\ ,
            control_3 => \Counter_TACHO:CounterUDB:control_3\ ,
            control_2 => \Counter_TACHO:CounterUDB:ctrl_cmod_2\ ,
            control_1 => \Counter_TACHO:CounterUDB:ctrl_cmod_1\ ,
            control_0 => \Counter_TACHO:CounterUDB:ctrl_cmod_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_TX:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_TX:Net_9\ ,
            load => \UART_TX:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_TX:BUART:rx_count_2\ ,
            count_1 => \UART_TX:BUART:rx_count_1\ ,
            count_0 => \UART_TX:BUART:rx_count_0\ ,
            tc => \UART_TX:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_RX:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_RX:Net_9\ ,
            load => \UART_RX:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_RX:BUART:rx_count_2\ ,
            count_1 => \UART_RX:BUART:rx_count_1\ ,
            count_0 => \UART_RX:BUART:rx_count_0\ ,
            tc => \UART_RX:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_DISPLAY:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_DISPLAY:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =IRQ_TACHO
        PORT MAP (
            interrupt => Net_234 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  128 :   64 :  192 : 66.67 %
  Unique P-terms              :  262 :  122 :  384 : 68.23 %
  Total P-terms               :  291 :      :      :        
  Datapath Cells              :   21 :    3 :   24 : 87.50 %
  Status Cells                :   14 :   10 :   24 : 58.33 %
    StatusI Registers         :   11 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.184ms
Tech Mapping phase: Elapsed time ==> 0s.225ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : DIRECTION(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_TACHO(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : RX_UART_RX(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_DISPLAY(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_DISPLAY(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SPEED(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : TACHO_SENSOR(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : TX_UART_TX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.134ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.33
                   Pterms :            5.69
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.71 :       5.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_262
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_262
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_262 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_262
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_RX:Net_9\ ,
        cs_addr_0 => \UART_RX:BUART:counter_load_not\ ,
        ce0_reg => \UART_RX:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RX:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RX:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_state_2\
            + !\UART_RX:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RX:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RX:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RX:BUART:tx_fifo_empty\ * \UART_RX:BUART:tx_state_2\
        );
        Output = \UART_RX:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RX:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\
            + !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_state_2\
        );
        Output = \UART_RX:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_262 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_262
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_262 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_262 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_262 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RX:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RX:BUART:tx_fifo_notfull\
        );
        Output = \UART_RX:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RX:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RX:BUART:txn\ * \UART_RX:BUART:tx_state_1\ * 
              !\UART_RX:BUART:tx_bitclk\
            + \UART_RX:BUART:txn\ * \UART_RX:BUART:tx_state_2\
            + !\UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_shift_out\ * !\UART_RX:BUART:tx_state_2\
            + !\UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_state_2\ * !\UART_RX:BUART:tx_bitclk\
            + \UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_shift_out\ * !\UART_RX:BUART:tx_state_2\ * 
              !\UART_RX:BUART:tx_counter_dp\ * \UART_RX:BUART:tx_bitclk\
        );
        Output = \UART_RX:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RX:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RX:BUART:tx_state_2\
            + \UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RX:BUART:tx_state_2\
            + \UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_state_2\ * \UART_RX:BUART:tx_bitclk\
            + \UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_2\ * 
              \UART_RX:BUART:tx_counter_dp\ * \UART_RX:BUART:tx_bitclk\
        );
        Output = \UART_RX:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RX:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RX:BUART:tx_fifo_empty\
            + !\UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_0\ * 
              !\UART_RX:BUART:tx_fifo_empty\ * !\UART_RX:BUART:tx_state_2\
            + \UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RX:BUART:tx_fifo_empty\ * \UART_RX:BUART:tx_state_2\
            + \UART_RX:BUART:tx_state_0\ * !\UART_RX:BUART:tx_state_2\ * 
              \UART_RX:BUART:tx_bitclk\
        );
        Output = \UART_RX:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RX:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RX:BUART:tx_state_1\ * \UART_RX:BUART:tx_state_0\ * 
              \UART_RX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RX:BUART:tx_state_2\
            + \UART_RX:BUART:tx_state_1\ * !\UART_RX:BUART:tx_state_2\ * 
              \UART_RX:BUART:tx_counter_dp\ * \UART_RX:BUART:tx_bitclk\
            + \UART_RX:BUART:tx_state_0\ * !\UART_RX:BUART:tx_state_2\ * 
              \UART_RX:BUART:tx_bitclk\
        );
        Output = \UART_RX:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RX:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_RX:Net_9\ ,
        cs_addr_2 => \UART_RX:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RX:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RX:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RX:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RX:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RX:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RX:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_RX:Net_9\ ,
        status_3 => \UART_RX:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RX:BUART:tx_status_2\ ,
        status_1 => \UART_RX:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RX:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:Net_1109_1\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:status_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:status_3\ * 
              \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_DISPLAY:bI2C_UDB:status_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\
            + \I2C_DISPLAY:bI2C_UDB:status_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:status_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\
            + \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\I2C_DISPLAY:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_DISPLAY:Net_970\ ,
        status_5 => \I2C_DISPLAY:bI2C_UDB:status_5\ ,
        status_4 => \I2C_DISPLAY:bI2C_UDB:status_4\ ,
        status_3 => \I2C_DISPLAY:bI2C_UDB:status_3\ ,
        status_2 => \I2C_DISPLAY:bI2C_UDB:status_2\ ,
        status_1 => \I2C_DISPLAY:bI2C_UDB:status_1\ ,
        status_0 => \I2C_DISPLAY:bI2C_UDB:status_0\ ,
        interrupt => \I2C_DISPLAY:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_145, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_112) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\
        );
        Output = Net_145 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_MOTOR_SPEED:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR_SPEED:PWMUDB:tc_i\
        );
        Output = \PWM_MOTOR_SPEED:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:control_6\ * 
              !\I2C_DISPLAY:bI2C_UDB:control_5\ * 
              !\I2C_DISPLAY:bI2C_UDB:control_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_112 ,
        cs_addr_2 => \PWM_MOTOR_SPEED:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTOR_SPEED:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_MOTOR_SPEED:PWMUDB:status_3\ ,
        chain_in => \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_MOTOR_SPEED:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_112 ,
        status_3 => \PWM_MOTOR_SPEED:PWMUDB:status_3\ ,
        status_2 => \PWM_MOTOR_SPEED:PWMUDB:status_2\ ,
        status_0 => \PWM_MOTOR_SPEED:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:control_6\ * 
              !\I2C_DISPLAY:bI2C_UDB:control_5\ * 
              \I2C_DISPLAY:bI2C_UDB:control_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\
            + !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:status_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * \I2C_DISPLAY:Net_1109_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:status_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * !\I2C_DISPLAY:Net_1109_1\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:status_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_DISPLAY:Net_643_3\
            + \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_DISPLAY:Net_643_3\
            + \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_DISPLAY:Net_643_3\
            + \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:scl_in_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_DISPLAY:Net_643_3\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_TACHO:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_215) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TACHO:PWMUDB:control_7\
        );
        Output = \PWM_TACHO:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:sda_x_wire\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_DISPLAY:sda_x_wire\ * !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_DISPLAY:bI2C_UDB:control_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_DISPLAY:bI2C_UDB:shift_data_out\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_DISPLAY:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:control_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_215 ,
        cs_addr_2 => \PWM_TACHO:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_TACHO:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_TACHO:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_TACHO:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_TACHO:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_TACHO:PWMUDB:status_3\ ,
        chain_in => \PWM_TACHO:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_TACHO:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_TACHO:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_215 ,
        control_7 => \PWM_TACHO:PWMUDB:control_7\ ,
        control_6 => \PWM_TACHO:PWMUDB:control_6\ ,
        control_5 => \PWM_TACHO:PWMUDB:control_5\ ,
        control_4 => \PWM_TACHO:PWMUDB:control_4\ ,
        control_3 => \PWM_TACHO:PWMUDB:control_3\ ,
        control_2 => \PWM_TACHO:PWMUDB:control_2\ ,
        control_1 => \PWM_TACHO:PWMUDB:control_1\ ,
        control_0 => \PWM_TACHO:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_DISPLAY:Net_1109_0\ * !\I2C_DISPLAY:Net_643_3\
            + \I2C_DISPLAY:Net_1109_0\ * \I2C_DISPLAY:Net_643_3\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_DISPLAY:Net_1109_0\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_DISPLAY:bI2C_UDB:control_1\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc\ * 
              !\I2C_DISPLAY:bI2C_UDB:cnt_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:status_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + \I2C_DISPLAY:bI2C_UDB:status_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\
            + \I2C_DISPLAY:bI2C_UDB:status_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\
            + \I2C_DISPLAY:bI2C_UDB:status_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc\ * 
              !\I2C_DISPLAY:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C_DISPLAY:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_DISPLAY:Net_970\ ,
        cs_addr_1 => \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_DISPLAY:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:Net_643_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_DISPLAY:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\
            + !\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_DISPLAY:bI2C_UDB:control_6\ * 
              !\I2C_DISPLAY:bI2C_UDB:control_5\ * 
              !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:control_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_112 ,
        cs_addr_2 => \PWM_MOTOR_SPEED:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_DISPLAY:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_DISPLAY:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_DISPLAY:bI2C_UDB:control_7\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:control_6\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              !\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\
            + !\I2C_DISPLAY:bI2C_UDB:control_5\ * 
              \I2C_DISPLAY:bI2C_UDB:control_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_DISPLAY:bI2C_UDB:m_state_4\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\
            + !\I2C_DISPLAY:bI2C_UDB:m_state_3\ * 
              \I2C_DISPLAY:bI2C_UDB:m_state_2\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_1\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_state_0\ * 
              !\I2C_DISPLAY:bI2C_UDB:m_reset\ * 
              \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_DISPLAY:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_DISPLAY:Net_970\ ,
        cs_addr_1 => \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_DISPLAY:Net_970\ ,
        control_7 => \I2C_DISPLAY:bI2C_UDB:control_7\ ,
        control_6 => \I2C_DISPLAY:bI2C_UDB:control_6\ ,
        control_5 => \I2C_DISPLAY:bI2C_UDB:control_5\ ,
        control_4 => \I2C_DISPLAY:bI2C_UDB:control_4\ ,
        control_3 => \I2C_DISPLAY:bI2C_UDB:control_3\ ,
        control_2 => \I2C_DISPLAY:bI2C_UDB:control_2\ ,
        control_1 => \I2C_DISPLAY:bI2C_UDB:control_1\ ,
        control_0 => \I2C_DISPLAY:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TX:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TX:BUART:tx_fifo_empty\ * \UART_TX:BUART:tx_state_2\
        );
        Output = \UART_TX:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_266, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_266 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_241 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
        f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
        chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Counter_TACHO:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_TACHO:CounterUDB:per_equal\ * 
              !\Counter_TACHO:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_TACHO:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_TACHO:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_TACHO:CounterUDB:per_equal\
        );
        Output = \Counter_TACHO:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_TACHO:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_241) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_equal\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:cmp_equal\
        );
        Output = \Counter_TACHO:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Counter_TACHO:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_235
        );
        Output = \Counter_TACHO:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_TACHO:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + !\Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              \Counter_TACHO:CounterUDB:cmp_equal\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_2\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
            + \Counter_TACHO:CounterUDB:ctrl_cmod_1\ * 
              \Counter_TACHO:CounterUDB:ctrl_cmod_0\ * 
              !\Counter_TACHO:CounterUDB:cmp_less\ * 
              !\Counter_TACHO:CounterUDB:cmp_equal\ * 
              !\Counter_TACHO:CounterUDB:prevCompare\
        );
        Output = \Counter_TACHO:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_TACHO:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_235 * \Counter_TACHO:CounterUDB:control_7\ * 
              !\Counter_TACHO:CounterUDB:count_stored_i\
        );
        Output = \Counter_TACHO:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_241 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
        f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_TACHO:CounterUDB:per_equal\ ,
        z0_comb => \Counter_TACHO:CounterUDB:status_1\ ,
        ce1_comb => \Counter_TACHO:CounterUDB:cmp_equal\ ,
        cl1_comb => \Counter_TACHO:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Counter_TACHO:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_TACHO:CounterUDB:status_5\ ,
        chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Counter_TACHO:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_241 ,
        status_6 => \Counter_TACHO:CounterUDB:status_6\ ,
        status_5 => \Counter_TACHO:CounterUDB:status_5\ ,
        status_4 => \Counter_TACHO:CounterUDB:hwCapture\ ,
        status_2 => \Counter_TACHO:CounterUDB:status_2\ ,
        status_1 => \Counter_TACHO:CounterUDB:status_1\ ,
        status_0 => \Counter_TACHO:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_241 ,
        control_7 => \Counter_TACHO:CounterUDB:control_7\ ,
        control_6 => \Counter_TACHO:CounterUDB:control_6\ ,
        control_5 => \Counter_TACHO:CounterUDB:control_5\ ,
        control_4 => \Counter_TACHO:CounterUDB:control_4\ ,
        control_3 => \Counter_TACHO:CounterUDB:control_3\ ,
        control_2 => \Counter_TACHO:CounterUDB:ctrl_cmod_2\ ,
        control_1 => \Counter_TACHO:CounterUDB:ctrl_cmod_1\ ,
        control_0 => \Counter_TACHO:CounterUDB:ctrl_cmod_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_TACHO:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TACHO:PWMUDB:runmode_enable\ * \PWM_TACHO:PWMUDB:tc_i\
        );
        Output = \PWM_TACHO:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_TACHO:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_251 * !\Counter_TACHO:CounterUDB:prevCapture\
        );
        Output = \Counter_TACHO:CounterUDB:hwCapture\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_TACHO:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_251
        );
        Output = \Counter_TACHO:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_TACHO:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_215) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_TACHO:PWMUDB:prevCompare1\ * \PWM_TACHO:PWMUDB:cmp1_eq\
            + !\PWM_TACHO:PWMUDB:prevCompare1\ * \PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = \PWM_TACHO:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_TACHO:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_215) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_TACHO:PWMUDB:cmp1_eq\ * !\PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = \PWM_TACHO:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_251, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_215) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_TACHO:PWMUDB:runmode_enable\ * \PWM_TACHO:PWMUDB:cmp1_eq\
            + \PWM_TACHO:PWMUDB:runmode_enable\ * 
              \PWM_TACHO:PWMUDB:cmp1_less\
        );
        Output = Net_251 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_215 ,
        cs_addr_2 => \PWM_TACHO:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_TACHO:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_TACHO:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_TACHO:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_TACHO:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_215 ,
        status_3 => \PWM_TACHO:PWMUDB:status_3\ ,
        status_2 => \PWM_TACHO:PWMUDB:status_2\ ,
        status_0 => \PWM_TACHO:PWMUDB:status_0\ ,
        interrupt => Net_234 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_TX:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TX:BUART:rx_fifonotempty\ * 
              \UART_TX:BUART:rx_state_stop1_reg\
        );
        Output = \UART_TX:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_TX:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TX:BUART:rx_load_fifo\ * \UART_TX:BUART:rx_fifofull\
        );
        Output = \UART_TX:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_TX:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_TX:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_TX:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_TX:Net_9\ ,
        cs_addr_2 => \UART_TX:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_TX:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_TX:BUART:rx_bitclk_enable\ ,
        route_si => \UART_TX:BUART:rx_postpoll\ ,
        f0_load => \UART_TX:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_TX:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_TX:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_TX:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_TX:Net_9\ ,
        status_5 => \UART_TX:BUART:rx_status_5\ ,
        status_4 => \UART_TX:BUART:rx_status_4\ ,
        status_3 => \UART_TX:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_MOTOR_SPEED:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_112) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR_SPEED:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOTOR_SPEED:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_112) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOTOR_SPEED:PWMUDB:prevCompare1\ * 
              \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR_SPEED:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_112) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR_SPEED:PWMUDB:control_7\
        );
        Output = \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_TX:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_TX:Net_9\ ,
        cs_addr_2 => \UART_TX:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_TX:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_TX:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_TX:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_TX:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_TX:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_MOTOR_SPEED:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_112 ,
        control_7 => \PWM_MOTOR_SPEED:PWMUDB:control_7\ ,
        control_6 => \PWM_MOTOR_SPEED:PWMUDB:control_6\ ,
        control_5 => \PWM_MOTOR_SPEED:PWMUDB:control_5\ ,
        control_4 => \PWM_MOTOR_SPEED:PWMUDB:control_4\ ,
        control_3 => \PWM_MOTOR_SPEED:PWMUDB:control_3\ ,
        control_2 => \PWM_MOTOR_SPEED:PWMUDB:control_2\ ,
        control_1 => \PWM_MOTOR_SPEED:PWMUDB:control_1\ ,
        control_0 => \PWM_MOTOR_SPEED:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_TX:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TX:BUART:tx_fifo_notfull\
        );
        Output = \UART_TX:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_41, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TX:BUART:txn\
        );
        Output = Net_41 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BUZZER:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER:PWMUDB:control_7\
        );
        Output = \BUZZER:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_TX:BUART:txn\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_TX:BUART:txn\ * \UART_TX:BUART:tx_state_1\ * 
              !\UART_TX:BUART:tx_bitclk\
            + \UART_TX:BUART:txn\ * \UART_TX:BUART:tx_state_2\
            + !\UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_shift_out\ * !\UART_TX:BUART:tx_state_2\
            + !\UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_state_2\ * !\UART_TX:BUART:tx_bitclk\
            + \UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_shift_out\ * !\UART_TX:BUART:tx_state_2\ * 
              !\UART_TX:BUART:tx_counter_dp\ * \UART_TX:BUART:tx_bitclk\
        );
        Output = \UART_TX:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TX:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TX:BUART:tx_state_2\
            + \UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_2\ * 
              \UART_TX:BUART:tx_counter_dp\ * \UART_TX:BUART:tx_bitclk\
            + \UART_TX:BUART:tx_state_0\ * !\UART_TX:BUART:tx_state_2\ * 
              \UART_TX:BUART:tx_bitclk\
        );
        Output = \UART_TX:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\BUZZER:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_170 ,
        cs_addr_2 => \BUZZER:PWMUDB:tc_i\ ,
        cs_addr_1 => \BUZZER:PWMUDB:runmode_enable\ ,
        chain_out => \BUZZER:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \BUZZER:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_TX:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_TX:Net_9\ ,
        status_3 => \UART_TX:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_TX:BUART:tx_status_2\ ,
        status_1 => \UART_TX:BUART:tx_fifo_empty\ ,
        status_0 => \UART_TX:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_TX:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TX:BUART:tx_state_2\
            + \UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TX:BUART:tx_state_2\
            + \UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_state_2\ * \UART_TX:BUART:tx_bitclk\
            + \UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_2\ * 
              \UART_TX:BUART:tx_counter_dp\ * \UART_TX:BUART:tx_bitclk\
        );
        Output = \UART_TX:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TX:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              !\UART_TX:BUART:tx_fifo_empty\
            + !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_fifo_empty\ * !\UART_TX:BUART:tx_state_2\
            + \UART_TX:BUART:tx_state_1\ * \UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TX:BUART:tx_fifo_empty\ * \UART_TX:BUART:tx_state_2\
            + \UART_TX:BUART:tx_state_0\ * !\UART_TX:BUART:tx_state_2\ * 
              \UART_TX:BUART:tx_bitclk\
        );
        Output = \UART_TX:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RX:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RX:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_241 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
        f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
        chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u2\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\BUZZER:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER:PWMUDB:cmp1_less\
        );
        Output = \BUZZER:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BUZZER:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_170) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BUZZER:PWMUDB:prevCompare1\ * \BUZZER:PWMUDB:cmp1_less\
        );
        Output = \BUZZER:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_TACHO:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_241 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_TACHO:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_TACHO:CounterUDB:hwCapture\ ,
        f0_load => \Counter_TACHO:CounterUDB:hwCapture\ ,
        chain_in => \Counter_TACHO:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Counter_TACHO:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Counter_TACHO:CounterUDB:sC32:counterdp:u3\

controlcell: Name =\BUZZER:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_170 ,
        control_7 => \BUZZER:PWMUDB:control_7\ ,
        control_6 => \BUZZER:PWMUDB:control_6\ ,
        control_5 => \BUZZER:PWMUDB:control_5\ ,
        control_4 => \BUZZER:PWMUDB:control_4\ ,
        control_3 => \BUZZER:PWMUDB:control_3\ ,
        control_2 => \BUZZER:PWMUDB:control_2\ ,
        control_1 => \BUZZER:PWMUDB:control_1\ ,
        control_0 => \BUZZER:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RX:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              !\UART_RX:BUART:rx_count_0\
        );
        Output = \UART_RX:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              !Net_18 * MODIN5_0
            + !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              Net_18 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              !Net_18 * MODIN5_1
            + !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              Net_18 * !MODIN5_1 * MODIN5_0
            + !\UART_RX:BUART:rx_count_2\ * !\UART_RX:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RX:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_3\ * \UART_RX:BUART:rx_state_2\ * 
              !Net_18 * !MODIN5_1
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_3\ * \UART_RX:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_RX:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RX:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * !\UART_RX:BUART:rx_state_3\ * 
              !\UART_RX:BUART:rx_state_2\
        );
        Output = \UART_RX:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_22, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RX:BUART:txn\
        );
        Output = Net_22 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RX:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_3\ * \UART_RX:BUART:rx_state_2\
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RX:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RX:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_state_3\ * 
              \UART_RX:BUART:rx_state_2\
        );
        Output = \UART_RX:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_RX:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_RX:Net_9\ ,
        load => \UART_RX:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_RX:BUART:rx_count_2\ ,
        count_1 => \UART_RX:BUART:rx_count_1\ ,
        count_0 => \UART_RX:BUART:rx_count_0\ ,
        tc => \UART_RX:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RX:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              !\UART_RX:BUART:rx_state_3\ * \UART_RX:BUART:rx_state_2\ * 
              !Net_18 * !MODIN5_1
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              !\UART_RX:BUART:rx_state_3\ * \UART_RX:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RX:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RX:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_3\
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_2\
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * !\UART_RX:BUART:rx_state_3\ * 
              !\UART_RX:BUART:rx_state_2\ * !Net_18 * \UART_RX:BUART:rx_last\
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RX:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RX:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RX:BUART:rx_state_0\ * \UART_RX:BUART:rx_bitclk_enable\ * 
              \UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_RX:BUART:tx_ctrl_mark_last\ * \UART_RX:BUART:rx_state_0\ * 
              !\UART_RX:BUART:rx_state_3\ * !\UART_RX:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RX:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RX:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RX:BUART:rx_fifonotempty\ * 
              \UART_RX:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RX:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RX:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_18
        );
        Output = \UART_RX:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RX:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_18 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_RX:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RX:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RX:BUART:rx_load_fifo\ * \UART_RX:BUART:rx_fifofull\
        );
        Output = \UART_RX:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RX:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_RX:Net_9\ ,
        cs_addr_2 => \UART_RX:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_RX:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RX:BUART:rx_bitclk_enable\ ,
        route_si => \UART_RX:BUART:rx_postpoll\ ,
        f0_load => \UART_RX:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RX:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RX:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RX:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_RX:Net_9\ ,
        status_5 => \UART_RX:BUART:rx_status_5\ ,
        status_4 => \UART_RX:BUART:rx_status_4\ ,
        status_3 => \UART_RX:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_TX:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_3\
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_2\
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * !\UART_TX:BUART:rx_state_3\ * 
              !\UART_TX:BUART:rx_state_2\ * !Net_5 * \UART_TX:BUART:rx_last\
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TX:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TX:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * !\UART_TX:BUART:rx_state_3\ * 
              !\UART_TX:BUART:rx_state_2\
        );
        Output = \UART_TX:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TX:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_3\ * \UART_TX:BUART:rx_state_2\
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TX:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_TX:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TX:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_TX:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_3\ * \UART_TX:BUART:rx_state_2\ * 
              !Net_5 * !MODIN1_1
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              \UART_TX:BUART:rx_state_3\ * \UART_TX:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_TX:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TX:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              !\UART_TX:BUART:rx_state_3\ * \UART_TX:BUART:rx_state_2\ * 
              !Net_5 * !MODIN1_1
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_bitclk_enable\ * 
              !\UART_TX:BUART:rx_state_3\ * \UART_TX:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_TX:BUART:tx_ctrl_mark_last\ * \UART_TX:BUART:rx_state_0\ * 
              !\UART_TX:BUART:rx_state_3\ * !\UART_TX:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_TX:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TX:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_TX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TX:BUART:rx_state_0\ * \UART_TX:BUART:rx_state_3\ * 
              \UART_TX:BUART:rx_state_2\
        );
        Output = \UART_TX:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_TX:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TX:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_TX:Net_9\ ,
        cs_addr_0 => \UART_TX:BUART:counter_load_not\ ,
        ce0_reg => \UART_TX:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_TX:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_TX:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_TX:Net_9\ ,
        load => \UART_TX:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_TX:BUART:rx_count_2\ ,
        count_1 => \UART_TX:BUART:rx_count_1\ ,
        count_0 => \UART_TX:BUART:rx_count_0\ ,
        tc => \UART_TX:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              !Net_5 * MODIN1_1
            + !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              Net_5 * !MODIN1_1 * MODIN1_0
            + !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TX:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5
        );
        Output = \UART_TX:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              !Net_5 * MODIN1_0
            + !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              Net_5 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_TX:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_state_2\
            + !\UART_TX:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_TX:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BUZZER:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BUZZER:PWMUDB:runmode_enable\ * \BUZZER:PWMUDB:tc_i\
        );
        Output = \BUZZER:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TX:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TX:BUART:rx_count_2\ * !\UART_TX:BUART:rx_count_1\ * 
              !\UART_TX:BUART:rx_count_0\
        );
        Output = \UART_TX:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_TX:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              \UART_TX:BUART:tx_bitclk_enable_pre\
            + !\UART_TX:BUART:tx_state_1\ * !\UART_TX:BUART:tx_state_0\ * 
              !\UART_TX:BUART:tx_state_2\
        );
        Output = \UART_TX:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BUZZER:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_170 ,
        cs_addr_2 => \BUZZER:PWMUDB:tc_i\ ,
        cs_addr_1 => \BUZZER:PWMUDB:runmode_enable\ ,
        cl0_comb => \BUZZER:PWMUDB:cmp1_less\ ,
        z0_comb => \BUZZER:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \BUZZER:PWMUDB:status_3\ ,
        chain_in => \BUZZER:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BUZZER:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\BUZZER:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_170 ,
        status_3 => \BUZZER:PWMUDB:status_3\ ,
        status_2 => \BUZZER:PWMUDB:status_2\ ,
        status_0 => \BUZZER:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =IRQ_TACHO
        PORT MAP (
            interrupt => Net_234 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\I2C_DISPLAY:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_DISPLAY:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_UART_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_UART_TX(0)__PA ,
        fb => Net_5 ,
        pad => Rx_UART_TX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TX_UART_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_UART_RX(0)__PA ,
        pin_input => Net_22 ,
        pad => TX_UART_RX(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = TACHO_SENSOR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TACHO_SENSOR(0)__PA ,
        fb => Net_235 ,
        pad => TACHO_SENSOR(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_TACHO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_TACHO(0)__PA ,
        pin_input => Net_235 ,
        pad => LED_TACHO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SPEED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPEED(0)__PA ,
        pin_input => Net_145 ,
        pad => SPEED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DIRECTION(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIRECTION(0)__PA ,
        pad => DIRECTION(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = TX_UART_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_UART_TX(0)__PA ,
        pin_input => Net_41 ,
        annotation => Net_28 ,
        pad => TX_UART_TX(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RX_UART_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_UART_RX(0)__PA ,
        fb => Net_18 ,
        annotation => Net_28 ,
        pad => RX_UART_RX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL_DISPLAY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_DISPLAY(0)__PA ,
        fb => \I2C_DISPLAY:Net_1109_0\ ,
        pin_input => \I2C_DISPLAY:Net_643_3\ ,
        pad => SCL_DISPLAY(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_DISPLAY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_DISPLAY(0)__PA ,
        fb => \I2C_DISPLAY:Net_1109_1\ ,
        pin_input => \I2C_DISPLAY:sda_x_wire\ ,
        pad => SDA_DISPLAY(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_262 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_266 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_241 ,
            dclk_0 => Net_241_local ,
            dclk_glb_1 => \I2C_DISPLAY:Net_970\ ,
            dclk_1 => \I2C_DISPLAY:Net_970_local\ ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => Net_215 ,
            dclk_3 => Net_215_local ,
            dclk_glb_4 => Net_112 ,
            dclk_4 => Net_112_local ,
            dclk_glb_5 => Net_170 ,
            dclk_5 => Net_170_local ,
            dclk_glb_6 => \UART_TX:Net_9\ ,
            dclk_6 => \UART_TX:Net_9_local\ ,
            dclk_glb_7 => \UART_RX:Net_9\ ,
            dclk_7 => \UART_RX:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------------------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL |   Rx_UART_TX(0) | FB(Net_5)
     |   1 |       |      NONE |         CMOS_OUT |   TX_UART_RX(0) | In(Net_22)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL | TACHO_SENSOR(0) | FB(Net_235)
     |   1 |     * |      NONE |         CMOS_OUT |    LED_TACHO(0) | In(Net_235)
     |   6 |     * |      NONE |         CMOS_OUT |        SPEED(0) | In(Net_145)
     |   7 |     * |      NONE |         CMOS_OUT |    DIRECTION(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |   TX_UART_TX(0) | In(Net_41)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |   RX_UART_RX(0) | FB(Net_18)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |  SCL_DISPLAY(0) | FB(\I2C_DISPLAY:Net_1109_0\), In(\I2C_DISPLAY:Net_643_3\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |  SDA_DISPLAY(0) | FB(\I2C_DISPLAY:Net_1109_1\), In(\I2C_DISPLAY:sda_x_wire\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_262)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_266)
--------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.105ms
Digital Placement phase: Elapsed time ==> 2s.558ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Lab 5_r.vh2" --pcf-path "Lab 5.pco" --des-name "Lab 5" --dsf-path "Lab 5.dsf" --sdc-path "Lab 5.sdc" --lib-path "Lab 5_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.415ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.095ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lab 5_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.459ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.170ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.154ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.154ms
API generation phase: Elapsed time ==> 0s.895ms
Dependency generation phase: Elapsed time ==> 0s.005ms
Cleanup phase: Elapsed time ==> 0s.001ms
