
Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# set ENTITY_NAME riscv_lite 
# riscv_lite
#  set TB_NAME tb_riscv_lite 
# tb_riscv_lite
#  set SIM_TIME 1.250us 
# 1.250us
#  set VERSION_FOLDER pro_version 
# pro_version
#  do sim.do 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behaviour of comparator
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity control
# -- Compiling architecture behaviour of control
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity forwarding_unit
# -- Compiling architecture behavioral of forwarding_unit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity hazard_mux
# -- Compiling architecture behaviour of hazard_mux
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity hdu
# -- Compiling architecture behaviour of hdu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity immediate_generator
# -- Compiling architecture behaviour of immediate_generator
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity fetch_stage
# -- Compiling architecture structural of fetch_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity decode_stage
# -- Compiling architecture structure of decode_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity execute_stage
# -- Compiling architecture structural of execute_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity memory_stage
# -- Compiling architecture structural of memory_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity writeback_stage
# -- Compiling architecture structural of writeback_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity riscv_lite
# -- Compiling architecture structural of riscv_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Compiling entity instruction_memory
# -- Compiling architecture beh of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture beh of data_memory
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_riscv_lite
# 
# Top level modules:
# 	tb_riscv_lite
# vsim work.tb_riscv_lite 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_riscv_lite(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_memory(beh)
# Loading work.instruction_memory(beh)
# Loading work.riscv_lite(structural)#1
# Loading work.fetch_stage(structural)
# Loading work.decode_stage(structure)#1
# Loading work.register_file(behaviour)#1
# Loading work.comparator(behaviour)#1
# Loading work.immediate_generator(behaviour)#1
# Loading work.adder(behaviour)#1
# Loading work.hdu(behaviour)#1
# Loading work.hazard_mux(behaviour)#1
# Loading work.control(behaviour)#1
# Loading work.forwarding_unit(behavioral)
# Loading work.execute_stage(structural)
# Loading work.alu(behavioral)
# Loading work.memory_stage(structural)
# Loading work.writeback_stage(structural)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_riscv_lite/DUT/ex/comp_alu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_riscv_lite/DUT/d/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_riscv_lite/DUT/d/reg_file
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_riscv_lite/DUT/ex/comp_alu
