# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jun 12 2021 20:04:50

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_0
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: rst_n
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led[0]
			6.2.2::Path details for port: led[1]
			6.2.3::Path details for port: led[2]
			6.2.4::Path details for port: led[3]
		6.3::PI to PO Path Details
			6.3.1::Path details for port: usb_tx
		6.4::Hold Times Path Details
			6.4.1::Path details for port: rst_n
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led[0]
			6.5.2::Path details for port: led[1]
			6.5.3::Path details for port: led[2]
			6.5.4::Path details for port: led[3]
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: usb_tx
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: clk_0  | Frequency: 184.69 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_0         clk_0          10000            4586        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
rst_n      clk         747          clk_0:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
led[0]     clk         10493         clk_0:R                
led[1]     clk         10767         clk_0:R                
led[2]     clk         10767         clk_0:R                
led[3]     clk         10767         clk_0:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
usb_rx             usb_tx              6976        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
rst_n      clk         -150        clk_0:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
led[0]     clk         10179                 clk_0:R                
led[1]     clk         10404                 clk_0:R                
led[2]     clk         10404                 clk_0:R                
led[3]     clk         10404                 clk_0:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
usb_rx             usb_tx              6471                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for clk_0
***********************************
Clock: clk_0
Frequency: 184.69 MHz | Target: 100.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_25_LC_16_12_0/in3
Capture Clock    : myBlinker.M_counter_q_25_LC_16_12_0/clk
Setup Constraint : 10000p
Path slack       : 4586p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
myBlinker.M_counter_q_16_LC_16_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6268   4586  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6590   4586  RISE       2
myBlinker.M_counter_q_17_LC_16_11_0/carryin           LogicCell40_SEQ_MODE_1000      0              6590   4586  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/carryout          LogicCell40_SEQ_MODE_1000    126              6716   4586  RISE       2
myBlinker.M_counter_q_18_LC_16_11_1/carryin           LogicCell40_SEQ_MODE_1000      0              6716   4586  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/carryout          LogicCell40_SEQ_MODE_1000    126              6843   4586  RISE       2
myBlinker.M_counter_q_19_LC_16_11_2/carryin           LogicCell40_SEQ_MODE_1000      0              6843   4586  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/carryout          LogicCell40_SEQ_MODE_1000    126              6969   4586  RISE       2
myBlinker.M_counter_q_20_LC_16_11_3/carryin           LogicCell40_SEQ_MODE_1000      0              6969   4586  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/carryout          LogicCell40_SEQ_MODE_1000    126              7095   4586  RISE       2
myBlinker.M_counter_q_21_LC_16_11_4/carryin           LogicCell40_SEQ_MODE_1000      0              7095   4586  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/carryout          LogicCell40_SEQ_MODE_1000    126              7221   4586  RISE       2
myBlinker.M_counter_q_22_LC_16_11_5/carryin           LogicCell40_SEQ_MODE_1000      0              7221   4586  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/carryout          LogicCell40_SEQ_MODE_1000    126              7348   4586  RISE       2
myBlinker.M_counter_q_23_LC_16_11_6/carryin           LogicCell40_SEQ_MODE_1000      0              7348   4586  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/carryout          LogicCell40_SEQ_MODE_1000    126              7474   4586  RISE       2
myBlinker.M_counter_q_24_LC_16_11_7/carryin           LogicCell40_SEQ_MODE_1000      0              7474   4586  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/carryout          LogicCell40_SEQ_MODE_1000    126              7600   4586  RISE       1
IN_MUX_bfv_16_12_0_/carryinitin                       ICE_CARRY_IN_MUX               0              7600   4586  RISE       1
IN_MUX_bfv_16_12_0_/carryinitout                      ICE_CARRY_IN_MUX             196              7797   4586  RISE       1
I__199/I                                              InMux                          0              7797   4586  RISE       1
I__199/O                                              InMux                        259              8056   4586  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/in3               LogicCell40_SEQ_MODE_1000      0              8056   4586  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_25_LC_16_12_0/in3
Capture Clock    : myBlinker.M_counter_q_25_LC_16_12_0/clk
Setup Constraint : 10000p
Path slack       : 4586p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
myBlinker.M_counter_q_16_LC_16_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6268   4586  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6590   4586  RISE       2
myBlinker.M_counter_q_17_LC_16_11_0/carryin           LogicCell40_SEQ_MODE_1000      0              6590   4586  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/carryout          LogicCell40_SEQ_MODE_1000    126              6716   4586  RISE       2
myBlinker.M_counter_q_18_LC_16_11_1/carryin           LogicCell40_SEQ_MODE_1000      0              6716   4586  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/carryout          LogicCell40_SEQ_MODE_1000    126              6843   4586  RISE       2
myBlinker.M_counter_q_19_LC_16_11_2/carryin           LogicCell40_SEQ_MODE_1000      0              6843   4586  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/carryout          LogicCell40_SEQ_MODE_1000    126              6969   4586  RISE       2
myBlinker.M_counter_q_20_LC_16_11_3/carryin           LogicCell40_SEQ_MODE_1000      0              6969   4586  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/carryout          LogicCell40_SEQ_MODE_1000    126              7095   4586  RISE       2
myBlinker.M_counter_q_21_LC_16_11_4/carryin           LogicCell40_SEQ_MODE_1000      0              7095   4586  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/carryout          LogicCell40_SEQ_MODE_1000    126              7221   4586  RISE       2
myBlinker.M_counter_q_22_LC_16_11_5/carryin           LogicCell40_SEQ_MODE_1000      0              7221   4586  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/carryout          LogicCell40_SEQ_MODE_1000    126              7348   4586  RISE       2
myBlinker.M_counter_q_23_LC_16_11_6/carryin           LogicCell40_SEQ_MODE_1000      0              7348   4586  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/carryout          LogicCell40_SEQ_MODE_1000    126              7474   4586  RISE       2
myBlinker.M_counter_q_24_LC_16_11_7/carryin           LogicCell40_SEQ_MODE_1000      0              7474   4586  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/carryout          LogicCell40_SEQ_MODE_1000    126              7600   4586  RISE       1
IN_MUX_bfv_16_12_0_/carryinitin                       ICE_CARRY_IN_MUX               0              7600   4586  RISE       1
IN_MUX_bfv_16_12_0_/carryinitout                      ICE_CARRY_IN_MUX             196              7797   4586  RISE       1
I__199/I                                              InMux                          0              7797   4586  RISE       1
I__199/O                                              InMux                        259              8056   4586  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/in3               LogicCell40_SEQ_MODE_1000      0              8056   4586  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Setup Time        : 747


Data Path Delay                3192
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  747

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  RISE  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__159/I                               Odrv12                     0      1207               RISE  1       
I__159/O                               Odrv12                     491    1698               RISE  1       
I__160/I                               Span12Mux_v                0      1698               RISE  1       
I__160/O                               Span12Mux_v                491    2189               RISE  1       
I__161/I                               Span12Mux_s11_v            0      2189               RISE  1       
I__161/O                               Span12Mux_s11_v            414    2603               RISE  1       
I__162/I                               LocalMux                   0      2603               RISE  1       
I__162/O                               LocalMux                   330    2932               RISE  1       
I__166/I                               InMux                      0      2932               RISE  1       
I__166/O                               InMux                      259    3192               RISE  1       
reset_cond.M_stage_q_3_LC_17_32_2/in0  LogicCell40_SEQ_MODE_1000  0      3192               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__149/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__149/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__150/I                                          GlobalMux                  0      2452               RISE  1       
I__150/O                                          GlobalMux                  154    2607               RISE  1       
I__156/I                                          ClkMux                     0      2607               RISE  1       
I__156/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[0]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10493


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7038
---------------------------- ------
Clock To Out Delay            10493

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__149/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__149/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__150/I                                          GlobalMux                  0      2452               RISE  1       
I__150/O                                          GlobalMux                  154    2607               RISE  1       
I__155/I                                          ClkMux                     0      2607               RISE  1       
I__155/O                                          ClkMux                     309    2915               RISE  1       
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  5       
I__181/I                                   Odrv4                      0      3455               FALL  1       
I__181/O                                   Odrv4                      372    3827               FALL  1       
I__183/I                                   Span4Mux_h                 0      3827               FALL  1       
I__183/O                                   Span4Mux_h                 316    4143               FALL  1       
I__184/I                                   Span4Mux_h                 0      4143               FALL  1       
I__184/O                                   Span4Mux_h                 316    4458               FALL  1       
I__185/I                                   Span4Mux_h                 0      4458               FALL  1       
I__185/O                                   Span4Mux_h                 316    4774               FALL  1       
I__186/I                                   Span4Mux_v                 0      4774               FALL  1       
I__186/O                                   Span4Mux_v                 372    5145               FALL  1       
I__188/I                                   Span4Mux_s3_h              0      5145               FALL  1       
I__188/O                                   Span4Mux_s3_h              231    5377               FALL  1       
I__190/I                                   LocalMux                   0      5377               FALL  1       
I__190/O                                   LocalMux                   309    5685               FALL  1       
I__192/I                                   IoInMux                    0      5685               FALL  1       
I__192/O                                   IoInMux                    217    5903               FALL  1       
led_obuf_0_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5903               FALL  1       
led_obuf_0_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   8140               FALL  1       
led_obuf_0_iopad/DIN                       IO_PAD                     0      8140               FALL  1       
led_obuf_0_iopad/PACKAGEPIN:out            IO_PAD                     2353   10493              FALL  1       
led[0]                                     cu_top_0                   0      10493              FALL  1       

6.2.2::Path details for port: led[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[1]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10767


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7312
---------------------------- ------
Clock To Out Delay            10767

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__149/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__149/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__150/I                                          GlobalMux                  0      2452               RISE  1       
I__150/O                                          GlobalMux                  154    2607               RISE  1       
I__155/I                                          ClkMux                     0      2607               RISE  1       
I__155/O                                          ClkMux                     309    2915               RISE  1       
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  5       
I__181/I                                   Odrv4                      0      3455               FALL  1       
I__181/O                                   Odrv4                      372    3827               FALL  1       
I__183/I                                   Span4Mux_h                 0      3827               FALL  1       
I__183/O                                   Span4Mux_h                 316    4143               FALL  1       
I__184/I                                   Span4Mux_h                 0      4143               FALL  1       
I__184/O                                   Span4Mux_h                 316    4458               FALL  1       
I__185/I                                   Span4Mux_h                 0      4458               FALL  1       
I__185/O                                   Span4Mux_h                 316    4774               FALL  1       
I__187/I                                   Span4Mux_s3_h              0      4774               FALL  1       
I__187/O                                   Span4Mux_s3_h              231    5005               FALL  1       
I__189/I                                   IoSpan4Mux                 0      5005               FALL  1       
I__189/O                                   IoSpan4Mux                 323    5328               FALL  1       
I__191/I                                   IoSpan4Mux                 0      5328               FALL  1       
I__191/O                                   IoSpan4Mux                 323    5650               FALL  1       
I__195/I                                   LocalMux                   0      5650               FALL  1       
I__195/O                                   LocalMux                   309    5959               FALL  1       
I__198/I                                   IoInMux                    0      5959               FALL  1       
I__198/O                                   IoInMux                    217    6176               FALL  1       
led_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6176               FALL  1       
led_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   8414               FALL  1       
led_obuf_1_iopad/DIN                       IO_PAD                     0      8414               FALL  1       
led_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                     2353   10767              FALL  1       
led[1]                                     cu_top_0                   0      10767              FALL  1       

6.2.3::Path details for port: led[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[2]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10767


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7312
---------------------------- ------
Clock To Out Delay            10767

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__149/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__149/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__150/I                                          GlobalMux                  0      2452               RISE  1       
I__150/O                                          GlobalMux                  154    2607               RISE  1       
I__155/I                                          ClkMux                     0      2607               RISE  1       
I__155/O                                          ClkMux                     309    2915               RISE  1       
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  5       
I__181/I                                   Odrv4                      0      3455               FALL  1       
I__181/O                                   Odrv4                      372    3827               FALL  1       
I__183/I                                   Span4Mux_h                 0      3827               FALL  1       
I__183/O                                   Span4Mux_h                 316    4143               FALL  1       
I__184/I                                   Span4Mux_h                 0      4143               FALL  1       
I__184/O                                   Span4Mux_h                 316    4458               FALL  1       
I__185/I                                   Span4Mux_h                 0      4458               FALL  1       
I__185/O                                   Span4Mux_h                 316    4774               FALL  1       
I__187/I                                   Span4Mux_s3_h              0      4774               FALL  1       
I__187/O                                   Span4Mux_s3_h              231    5005               FALL  1       
I__189/I                                   IoSpan4Mux                 0      5005               FALL  1       
I__189/O                                   IoSpan4Mux                 323    5328               FALL  1       
I__191/I                                   IoSpan4Mux                 0      5328               FALL  1       
I__191/O                                   IoSpan4Mux                 323    5650               FALL  1       
I__194/I                                   LocalMux                   0      5650               FALL  1       
I__194/O                                   LocalMux                   309    5959               FALL  1       
I__197/I                                   IoInMux                    0      5959               FALL  1       
I__197/O                                   IoInMux                    217    6176               FALL  1       
led_obuf_2_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6176               FALL  1       
led_obuf_2_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   8414               FALL  1       
led_obuf_2_iopad/DIN                       IO_PAD                     0      8414               FALL  1       
led_obuf_2_iopad/PACKAGEPIN:out            IO_PAD                     2353   10767              FALL  1       
led[2]                                     cu_top_0                   0      10767              FALL  1       

6.2.4::Path details for port: led[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[3]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10767


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7312
---------------------------- ------
Clock To Out Delay            10767

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__149/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__149/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__150/I                                          GlobalMux                  0      2452               RISE  1       
I__150/O                                          GlobalMux                  154    2607               RISE  1       
I__155/I                                          ClkMux                     0      2607               RISE  1       
I__155/O                                          ClkMux                     309    2915               RISE  1       
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  5       
I__181/I                                   Odrv4                      0      3455               FALL  1       
I__181/O                                   Odrv4                      372    3827               FALL  1       
I__183/I                                   Span4Mux_h                 0      3827               FALL  1       
I__183/O                                   Span4Mux_h                 316    4143               FALL  1       
I__184/I                                   Span4Mux_h                 0      4143               FALL  1       
I__184/O                                   Span4Mux_h                 316    4458               FALL  1       
I__185/I                                   Span4Mux_h                 0      4458               FALL  1       
I__185/O                                   Span4Mux_h                 316    4774               FALL  1       
I__187/I                                   Span4Mux_s3_h              0      4774               FALL  1       
I__187/O                                   Span4Mux_s3_h              231    5005               FALL  1       
I__189/I                                   IoSpan4Mux                 0      5005               FALL  1       
I__189/O                                   IoSpan4Mux                 323    5328               FALL  1       
I__191/I                                   IoSpan4Mux                 0      5328               FALL  1       
I__191/O                                   IoSpan4Mux                 323    5650               FALL  1       
I__193/I                                   LocalMux                   0      5650               FALL  1       
I__193/O                                   LocalMux                   309    5959               FALL  1       
I__196/I                                   IoInMux                    0      5959               FALL  1       
I__196/O                                   IoInMux                    217    6176               FALL  1       
led_obuf_3_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6176               FALL  1       
led_obuf_3_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   8414               FALL  1       
led_obuf_3_iopad/DIN                       IO_PAD                     0      8414               FALL  1       
led_obuf_3_iopad/PACKAGEPIN:out            IO_PAD                     2353   10767              FALL  1       
led[3]                                     cu_top_0                   0      10767              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : usb_tx
Input Port       : usb_rx
Pad to Pad Delay : 6976

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
usb_rx                            cu_top_0                0      0                  RISE  1       
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  RISE  1       
usb_rx_ibuf_iopad/DOUT            IO_PAD                  590    590                RISE  1       
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__51/I                           Odrv12                  0      1207               RISE  1       
I__51/O                           Odrv12                  491    1698               RISE  1       
I__52/I                           Span12Mux_s0_v          0      1698               RISE  1       
I__52/O                           Span12Mux_s0_v          98     1796               RISE  1       
I__53/I                           LocalMux                0      1796               RISE  1       
I__53/O                           LocalMux                330    2126               RISE  1       
I__54/I                           IoInMux                 0      2126               RISE  1       
I__54/O                           IoInMux                 259    2385               RISE  1       
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2385               RISE  1       
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2237   4623               FALL  1       
usb_tx_obuf_iopad/DIN             IO_PAD                  0      4623               FALL  1       
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2353   6976               FALL  1       
usb_tx                            cu_top_0                0      6976               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Hold Time         : -150


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3065
---------------------------- ------
Hold Time                      -150

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  FALL  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__159/I                               Odrv12                     0      1003               FALL  1       
I__159/O                               Odrv12                     540    1543               FALL  1       
I__160/I                               Span12Mux_v                0      1543               FALL  1       
I__160/O                               Span12Mux_v                540    2083               FALL  1       
I__161/I                               Span12Mux_s11_v            0      2083               FALL  1       
I__161/O                               Span12Mux_s11_v            456    2539               FALL  1       
I__162/I                               LocalMux                   0      2539               FALL  1       
I__162/O                               LocalMux                   309    2847               FALL  1       
I__163/I                               InMux                      0      2847               FALL  1       
I__163/O                               InMux                      217    3065               FALL  1       
reset_cond.M_stage_q_0_LC_17_32_7/in3  LogicCell40_SEQ_MODE_1000  0      3065               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__149/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__149/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__150/I                                          GlobalMux                  0      2452               RISE  1       
I__150/O                                          GlobalMux                  154    2607               RISE  1       
I__156/I                                          ClkMux                     0      2607               RISE  1       
I__156/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_0_LC_17_32_7/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[0]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10179


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6724
---------------------------- ------
Clock To Out Delay            10179

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__149/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__149/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__150/I                                          GlobalMux                  0      2452               RISE  1       
I__150/O                                          GlobalMux                  154    2607               RISE  1       
I__155/I                                          ClkMux                     0      2607               RISE  1       
I__155/O                                          ClkMux                     309    2915               RISE  1       
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  5       
I__181/I                                   Odrv4                      0      3455               RISE  1       
I__181/O                                   Odrv4                      351    3806               RISE  1       
I__183/I                                   Span4Mux_h                 0      3806               RISE  1       
I__183/O                                   Span4Mux_h                 302    4107               RISE  1       
I__184/I                                   Span4Mux_h                 0      4107               RISE  1       
I__184/O                                   Span4Mux_h                 302    4409               RISE  1       
I__185/I                                   Span4Mux_h                 0      4409               RISE  1       
I__185/O                                   Span4Mux_h                 302    4711               RISE  1       
I__186/I                                   Span4Mux_v                 0      4711               RISE  1       
I__186/O                                   Span4Mux_v                 351    5061               RISE  1       
I__188/I                                   Span4Mux_s3_h              0      5061               RISE  1       
I__188/O                                   Span4Mux_s3_h              231    5293               RISE  1       
I__190/I                                   LocalMux                   0      5293               RISE  1       
I__190/O                                   LocalMux                   330    5622               RISE  1       
I__192/I                                   IoInMux                    0      5622               RISE  1       
I__192/O                                   IoInMux                    259    5882               RISE  1       
led_obuf_0_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5882               RISE  1       
led_obuf_0_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7888               RISE  1       
led_obuf_0_iopad/DIN                       IO_PAD                     0      7888               RISE  1       
led_obuf_0_iopad/PACKAGEPIN:out            IO_PAD                     2292   10179              RISE  1       
led[0]                                     cu_top_0                   0      10179              RISE  1       

6.5.2::Path details for port: led[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[1]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10404


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6949
---------------------------- ------
Clock To Out Delay            10404

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__149/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__149/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__150/I                                          GlobalMux                  0      2452               RISE  1       
I__150/O                                          GlobalMux                  154    2607               RISE  1       
I__155/I                                          ClkMux                     0      2607               RISE  1       
I__155/O                                          ClkMux                     309    2915               RISE  1       
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  5       
I__181/I                                   Odrv4                      0      3455               RISE  1       
I__181/O                                   Odrv4                      351    3806               RISE  1       
I__183/I                                   Span4Mux_h                 0      3806               RISE  1       
I__183/O                                   Span4Mux_h                 302    4107               RISE  1       
I__184/I                                   Span4Mux_h                 0      4107               RISE  1       
I__184/O                                   Span4Mux_h                 302    4409               RISE  1       
I__185/I                                   Span4Mux_h                 0      4409               RISE  1       
I__185/O                                   Span4Mux_h                 302    4711               RISE  1       
I__187/I                                   Span4Mux_s3_h              0      4711               RISE  1       
I__187/O                                   Span4Mux_s3_h              231    4942               RISE  1       
I__189/I                                   IoSpan4Mux                 0      4942               RISE  1       
I__189/O                                   IoSpan4Mux                 288    5230               RISE  1       
I__191/I                                   IoSpan4Mux                 0      5230               RISE  1       
I__191/O                                   IoSpan4Mux                 288    5517               RISE  1       
I__195/I                                   LocalMux                   0      5517               RISE  1       
I__195/O                                   LocalMux                   330    5847               RISE  1       
I__198/I                                   IoInMux                    0      5847               RISE  1       
I__198/O                                   IoInMux                    259    6106               RISE  1       
led_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6106               RISE  1       
led_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   8112               RISE  1       
led_obuf_1_iopad/DIN                       IO_PAD                     0      8112               RISE  1       
led_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                     2292   10404              RISE  1       
led[1]                                     cu_top_0                   0      10404              RISE  1       

6.5.3::Path details for port: led[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[2]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10404


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6949
---------------------------- ------
Clock To Out Delay            10404

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__149/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__149/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__150/I                                          GlobalMux                  0      2452               RISE  1       
I__150/O                                          GlobalMux                  154    2607               RISE  1       
I__155/I                                          ClkMux                     0      2607               RISE  1       
I__155/O                                          ClkMux                     309    2915               RISE  1       
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  5       
I__181/I                                   Odrv4                      0      3455               RISE  1       
I__181/O                                   Odrv4                      351    3806               RISE  1       
I__183/I                                   Span4Mux_h                 0      3806               RISE  1       
I__183/O                                   Span4Mux_h                 302    4107               RISE  1       
I__184/I                                   Span4Mux_h                 0      4107               RISE  1       
I__184/O                                   Span4Mux_h                 302    4409               RISE  1       
I__185/I                                   Span4Mux_h                 0      4409               RISE  1       
I__185/O                                   Span4Mux_h                 302    4711               RISE  1       
I__187/I                                   Span4Mux_s3_h              0      4711               RISE  1       
I__187/O                                   Span4Mux_s3_h              231    4942               RISE  1       
I__189/I                                   IoSpan4Mux                 0      4942               RISE  1       
I__189/O                                   IoSpan4Mux                 288    5230               RISE  1       
I__191/I                                   IoSpan4Mux                 0      5230               RISE  1       
I__191/O                                   IoSpan4Mux                 288    5517               RISE  1       
I__194/I                                   LocalMux                   0      5517               RISE  1       
I__194/O                                   LocalMux                   330    5847               RISE  1       
I__197/I                                   IoInMux                    0      5847               RISE  1       
I__197/O                                   IoInMux                    259    6106               RISE  1       
led_obuf_2_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6106               RISE  1       
led_obuf_2_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   8112               RISE  1       
led_obuf_2_iopad/DIN                       IO_PAD                     0      8112               RISE  1       
led_obuf_2_iopad/PACKAGEPIN:out            IO_PAD                     2292   10404              RISE  1       
led[2]                                     cu_top_0                   0      10404              RISE  1       

6.5.4::Path details for port: led[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[3]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10404


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6949
---------------------------- ------
Clock To Out Delay            10404

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__149/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__149/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__150/I                                          GlobalMux                  0      2452               RISE  1       
I__150/O                                          GlobalMux                  154    2607               RISE  1       
I__155/I                                          ClkMux                     0      2607               RISE  1       
I__155/O                                          ClkMux                     309    2915               RISE  1       
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  5       
I__181/I                                   Odrv4                      0      3455               RISE  1       
I__181/O                                   Odrv4                      351    3806               RISE  1       
I__183/I                                   Span4Mux_h                 0      3806               RISE  1       
I__183/O                                   Span4Mux_h                 302    4107               RISE  1       
I__184/I                                   Span4Mux_h                 0      4107               RISE  1       
I__184/O                                   Span4Mux_h                 302    4409               RISE  1       
I__185/I                                   Span4Mux_h                 0      4409               RISE  1       
I__185/O                                   Span4Mux_h                 302    4711               RISE  1       
I__187/I                                   Span4Mux_s3_h              0      4711               RISE  1       
I__187/O                                   Span4Mux_s3_h              231    4942               RISE  1       
I__189/I                                   IoSpan4Mux                 0      4942               RISE  1       
I__189/O                                   IoSpan4Mux                 288    5230               RISE  1       
I__191/I                                   IoSpan4Mux                 0      5230               RISE  1       
I__191/O                                   IoSpan4Mux                 288    5517               RISE  1       
I__193/I                                   LocalMux                   0      5517               RISE  1       
I__193/O                                   LocalMux                   330    5847               RISE  1       
I__196/I                                   IoInMux                    0      5847               RISE  1       
I__196/O                                   IoInMux                    259    6106               RISE  1       
led_obuf_3_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6106               RISE  1       
led_obuf_3_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   8112               RISE  1       
led_obuf_3_iopad/DIN                       IO_PAD                     0      8112               RISE  1       
led_obuf_3_iopad/PACKAGEPIN:out            IO_PAD                     2292   10404              RISE  1       
led[3]                                     cu_top_0                   0      10404              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : usb_tx
Input Port       : usb_rx
Pad to Pad Delay : 6471

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
usb_rx                            cu_top_0                0      0                  FALL  1       
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  FALL  1       
usb_rx_ibuf_iopad/DOUT            IO_PAD                  540    540                FALL  1       
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__51/I                           Odrv12                  0      1003               FALL  1       
I__51/O                           Odrv12                  540    1543               FALL  1       
I__52/I                           Span12Mux_s0_v          0      1543               FALL  1       
I__52/O                           Span12Mux_s0_v          105    1648               FALL  1       
I__53/I                           LocalMux                0      1648               FALL  1       
I__53/O                           LocalMux                309    1957               FALL  1       
I__54/I                           IoInMux                 0      1957               FALL  1       
I__54/O                           IoInMux                 217    2174               FALL  1       
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2174               FALL  1       
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2006   4180               RISE  1       
usb_tx_obuf_iopad/DIN             IO_PAD                  0      4180               RISE  1       
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2292   6471               RISE  1       
usb_tx                            cu_top_0                0      6471               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_25_LC_16_12_0/in3
Capture Clock    : myBlinker.M_counter_q_25_LC_16_12_0/clk
Setup Constraint : 10000p
Path slack       : 4586p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
myBlinker.M_counter_q_16_LC_16_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6268   4586  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6590   4586  RISE       2
myBlinker.M_counter_q_17_LC_16_11_0/carryin           LogicCell40_SEQ_MODE_1000      0              6590   4586  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/carryout          LogicCell40_SEQ_MODE_1000    126              6716   4586  RISE       2
myBlinker.M_counter_q_18_LC_16_11_1/carryin           LogicCell40_SEQ_MODE_1000      0              6716   4586  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/carryout          LogicCell40_SEQ_MODE_1000    126              6843   4586  RISE       2
myBlinker.M_counter_q_19_LC_16_11_2/carryin           LogicCell40_SEQ_MODE_1000      0              6843   4586  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/carryout          LogicCell40_SEQ_MODE_1000    126              6969   4586  RISE       2
myBlinker.M_counter_q_20_LC_16_11_3/carryin           LogicCell40_SEQ_MODE_1000      0              6969   4586  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/carryout          LogicCell40_SEQ_MODE_1000    126              7095   4586  RISE       2
myBlinker.M_counter_q_21_LC_16_11_4/carryin           LogicCell40_SEQ_MODE_1000      0              7095   4586  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/carryout          LogicCell40_SEQ_MODE_1000    126              7221   4586  RISE       2
myBlinker.M_counter_q_22_LC_16_11_5/carryin           LogicCell40_SEQ_MODE_1000      0              7221   4586  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/carryout          LogicCell40_SEQ_MODE_1000    126              7348   4586  RISE       2
myBlinker.M_counter_q_23_LC_16_11_6/carryin           LogicCell40_SEQ_MODE_1000      0              7348   4586  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/carryout          LogicCell40_SEQ_MODE_1000    126              7474   4586  RISE       2
myBlinker.M_counter_q_24_LC_16_11_7/carryin           LogicCell40_SEQ_MODE_1000      0              7474   4586  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/carryout          LogicCell40_SEQ_MODE_1000    126              7600   4586  RISE       1
IN_MUX_bfv_16_12_0_/carryinitin                       ICE_CARRY_IN_MUX               0              7600   4586  RISE       1
IN_MUX_bfv_16_12_0_/carryinitout                      ICE_CARRY_IN_MUX             196              7797   4586  RISE       1
I__199/I                                              InMux                          0              7797   4586  RISE       1
I__199/O                                              InMux                        259              8056   4586  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/in3               LogicCell40_SEQ_MODE_1000      0              8056   4586  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_24_LC_16_11_7/in3
Capture Clock    : myBlinker.M_counter_q_24_LC_16_11_7/clk
Setup Constraint : 10000p
Path slack       : 4909p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
myBlinker.M_counter_q_16_LC_16_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6268   4586  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6590   4586  RISE       2
myBlinker.M_counter_q_17_LC_16_11_0/carryin           LogicCell40_SEQ_MODE_1000      0              6590   4586  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/carryout          LogicCell40_SEQ_MODE_1000    126              6716   4586  RISE       2
myBlinker.M_counter_q_18_LC_16_11_1/carryin           LogicCell40_SEQ_MODE_1000      0              6716   4586  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/carryout          LogicCell40_SEQ_MODE_1000    126              6843   4586  RISE       2
myBlinker.M_counter_q_19_LC_16_11_2/carryin           LogicCell40_SEQ_MODE_1000      0              6843   4586  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/carryout          LogicCell40_SEQ_MODE_1000    126              6969   4586  RISE       2
myBlinker.M_counter_q_20_LC_16_11_3/carryin           LogicCell40_SEQ_MODE_1000      0              6969   4586  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/carryout          LogicCell40_SEQ_MODE_1000    126              7095   4586  RISE       2
myBlinker.M_counter_q_21_LC_16_11_4/carryin           LogicCell40_SEQ_MODE_1000      0              7095   4586  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/carryout          LogicCell40_SEQ_MODE_1000    126              7221   4586  RISE       2
myBlinker.M_counter_q_22_LC_16_11_5/carryin           LogicCell40_SEQ_MODE_1000      0              7221   4586  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/carryout          LogicCell40_SEQ_MODE_1000    126              7348   4586  RISE       2
myBlinker.M_counter_q_23_LC_16_11_6/carryin           LogicCell40_SEQ_MODE_1000      0              7348   4586  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/carryout          LogicCell40_SEQ_MODE_1000    126              7474   4586  RISE       2
I__200/I                                              InMux                          0              7474   4908  RISE       1
I__200/O                                              InMux                        259              7733   4908  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/in3               LogicCell40_SEQ_MODE_1000      0              7733   4908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_23_LC_16_11_6/in3
Capture Clock    : myBlinker.M_counter_q_23_LC_16_11_6/clk
Setup Constraint : 10000p
Path slack       : 5035p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
myBlinker.M_counter_q_16_LC_16_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6268   4586  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6590   4586  RISE       2
myBlinker.M_counter_q_17_LC_16_11_0/carryin           LogicCell40_SEQ_MODE_1000      0              6590   4586  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/carryout          LogicCell40_SEQ_MODE_1000    126              6716   4586  RISE       2
myBlinker.M_counter_q_18_LC_16_11_1/carryin           LogicCell40_SEQ_MODE_1000      0              6716   4586  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/carryout          LogicCell40_SEQ_MODE_1000    126              6843   4586  RISE       2
myBlinker.M_counter_q_19_LC_16_11_2/carryin           LogicCell40_SEQ_MODE_1000      0              6843   4586  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/carryout          LogicCell40_SEQ_MODE_1000    126              6969   4586  RISE       2
myBlinker.M_counter_q_20_LC_16_11_3/carryin           LogicCell40_SEQ_MODE_1000      0              6969   4586  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/carryout          LogicCell40_SEQ_MODE_1000    126              7095   4586  RISE       2
myBlinker.M_counter_q_21_LC_16_11_4/carryin           LogicCell40_SEQ_MODE_1000      0              7095   4586  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/carryout          LogicCell40_SEQ_MODE_1000    126              7221   4586  RISE       2
myBlinker.M_counter_q_22_LC_16_11_5/carryin           LogicCell40_SEQ_MODE_1000      0              7221   4586  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/carryout          LogicCell40_SEQ_MODE_1000    126              7348   4586  RISE       2
I__204/I                                              InMux                          0              7348   5034  RISE       1
I__204/O                                              InMux                        259              7607   5034  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/in3               LogicCell40_SEQ_MODE_1000      0              7607   5034  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_22_LC_16_11_5/in3
Capture Clock    : myBlinker.M_counter_q_22_LC_16_11_5/clk
Setup Constraint : 10000p
Path slack       : 5161p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
myBlinker.M_counter_q_16_LC_16_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6268   4586  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6590   4586  RISE       2
myBlinker.M_counter_q_17_LC_16_11_0/carryin           LogicCell40_SEQ_MODE_1000      0              6590   4586  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/carryout          LogicCell40_SEQ_MODE_1000    126              6716   4586  RISE       2
myBlinker.M_counter_q_18_LC_16_11_1/carryin           LogicCell40_SEQ_MODE_1000      0              6716   4586  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/carryout          LogicCell40_SEQ_MODE_1000    126              6843   4586  RISE       2
myBlinker.M_counter_q_19_LC_16_11_2/carryin           LogicCell40_SEQ_MODE_1000      0              6843   4586  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/carryout          LogicCell40_SEQ_MODE_1000    126              6969   4586  RISE       2
myBlinker.M_counter_q_20_LC_16_11_3/carryin           LogicCell40_SEQ_MODE_1000      0              6969   4586  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/carryout          LogicCell40_SEQ_MODE_1000    126              7095   4586  RISE       2
myBlinker.M_counter_q_21_LC_16_11_4/carryin           LogicCell40_SEQ_MODE_1000      0              7095   4586  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/carryout          LogicCell40_SEQ_MODE_1000    126              7221   4586  RISE       2
I__117/I                                              InMux                          0              7221   5161  RISE       1
I__117/O                                              InMux                        259              7481   5161  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/in3               LogicCell40_SEQ_MODE_1000      0              7481   5161  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_21_LC_16_11_4/in3
Capture Clock    : myBlinker.M_counter_q_21_LC_16_11_4/clk
Setup Constraint : 10000p
Path slack       : 5287p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
myBlinker.M_counter_q_16_LC_16_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6268   4586  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6590   4586  RISE       2
myBlinker.M_counter_q_17_LC_16_11_0/carryin           LogicCell40_SEQ_MODE_1000      0              6590   4586  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/carryout          LogicCell40_SEQ_MODE_1000    126              6716   4586  RISE       2
myBlinker.M_counter_q_18_LC_16_11_1/carryin           LogicCell40_SEQ_MODE_1000      0              6716   4586  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/carryout          LogicCell40_SEQ_MODE_1000    126              6843   4586  RISE       2
myBlinker.M_counter_q_19_LC_16_11_2/carryin           LogicCell40_SEQ_MODE_1000      0              6843   4586  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/carryout          LogicCell40_SEQ_MODE_1000    126              6969   4586  RISE       2
myBlinker.M_counter_q_20_LC_16_11_3/carryin           LogicCell40_SEQ_MODE_1000      0              6969   4586  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/carryout          LogicCell40_SEQ_MODE_1000    126              7095   4586  RISE       2
I__121/I                                              InMux                          0              7095   5287  RISE       1
I__121/O                                              InMux                        259              7355   5287  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/in3               LogicCell40_SEQ_MODE_1000      0              7355   5287  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_20_LC_16_11_3/in3
Capture Clock    : myBlinker.M_counter_q_20_LC_16_11_3/clk
Setup Constraint : 10000p
Path slack       : 5414p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
myBlinker.M_counter_q_16_LC_16_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6268   4586  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6590   4586  RISE       2
myBlinker.M_counter_q_17_LC_16_11_0/carryin           LogicCell40_SEQ_MODE_1000      0              6590   4586  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/carryout          LogicCell40_SEQ_MODE_1000    126              6716   4586  RISE       2
myBlinker.M_counter_q_18_LC_16_11_1/carryin           LogicCell40_SEQ_MODE_1000      0              6716   4586  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/carryout          LogicCell40_SEQ_MODE_1000    126              6843   4586  RISE       2
myBlinker.M_counter_q_19_LC_16_11_2/carryin           LogicCell40_SEQ_MODE_1000      0              6843   4586  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/carryout          LogicCell40_SEQ_MODE_1000    126              6969   4586  RISE       2
I__125/I                                              InMux                          0              6969   5413  RISE       1
I__125/O                                              InMux                        259              7228   5413  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/in3               LogicCell40_SEQ_MODE_1000      0              7228   5413  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_19_LC_16_11_2/in3
Capture Clock    : myBlinker.M_counter_q_19_LC_16_11_2/clk
Setup Constraint : 10000p
Path slack       : 5540p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7102
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
myBlinker.M_counter_q_16_LC_16_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6268   4586  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6590   4586  RISE       2
myBlinker.M_counter_q_17_LC_16_11_0/carryin           LogicCell40_SEQ_MODE_1000      0              6590   4586  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/carryout          LogicCell40_SEQ_MODE_1000    126              6716   4586  RISE       2
myBlinker.M_counter_q_18_LC_16_11_1/carryin           LogicCell40_SEQ_MODE_1000      0              6716   4586  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/carryout          LogicCell40_SEQ_MODE_1000    126              6843   4586  RISE       2
I__129/I                                              InMux                          0              6843   5539  RISE       1
I__129/O                                              InMux                        259              7102   5539  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/in3               LogicCell40_SEQ_MODE_1000      0              7102   5539  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_18_LC_16_11_1/in3
Capture Clock    : myBlinker.M_counter_q_18_LC_16_11_1/clk
Setup Constraint : 10000p
Path slack       : 5666p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           6976
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
myBlinker.M_counter_q_16_LC_16_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6268   4586  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6590   4586  RISE       2
myBlinker.M_counter_q_17_LC_16_11_0/carryin           LogicCell40_SEQ_MODE_1000      0              6590   4586  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/carryout          LogicCell40_SEQ_MODE_1000    126              6716   4586  RISE       2
I__133/I                                              InMux                          0              6716   5666  RISE       1
I__133/O                                              InMux                        259              6976   5666  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/in3               LogicCell40_SEQ_MODE_1000      0              6976   5666  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_17_LC_16_11_0/in3
Capture Clock    : myBlinker.M_counter_q_17_LC_16_11_0/clk
Setup Constraint : 10000p
Path slack       : 5792p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
myBlinker.M_counter_q_16_LC_16_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6268   4586  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6394   4586  RISE       1
IN_MUX_bfv_16_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6590   4586  RISE       2
I__137/I                                              InMux                          0              6590   5792  RISE       1
I__137/O                                              InMux                        259              6850   5792  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/in3               LogicCell40_SEQ_MODE_1000      0              6850   5792  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_16_LC_16_10_7/in3
Capture Clock    : myBlinker.M_counter_q_16_LC_16_10_7/clk
Setup Constraint : 10000p
Path slack       : 6115p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
myBlinker.M_counter_q_15_LC_16_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6141   4586  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6268   4586  RISE       2
I__141/I                                              InMux                          0              6268   6115  RISE       1
I__141/O                                              InMux                        259              6527   6115  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/in3               LogicCell40_SEQ_MODE_1000      0              6527   6115  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_15_LC_16_10_6/in3
Capture Clock    : myBlinker.M_counter_q_15_LC_16_10_6/clk
Setup Constraint : 10000p
Path slack       : 6241p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
myBlinker.M_counter_q_14_LC_16_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6015   4586  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6141   4586  RISE       2
I__145/I                                              InMux                          0              6141   6241  RISE       1
I__145/O                                              InMux                        259              6401   6241  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/in3               LogicCell40_SEQ_MODE_1000      0              6401   6241  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_14_LC_16_10_5/in3
Capture Clock    : myBlinker.M_counter_q_14_LC_16_10_5/clk
Setup Constraint : 10000p
Path slack       : 6367p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
myBlinker.M_counter_q_13_LC_16_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5889   4586  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6015   4586  RISE       2
I__81/I                                               InMux                          0              6015   6367  RISE       1
I__81/O                                               InMux                        259              6275   6367  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/in3               LogicCell40_SEQ_MODE_1000      0              6275   6367  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_13_LC_16_10_4/in3
Capture Clock    : myBlinker.M_counter_q_13_LC_16_10_4/clk
Setup Constraint : 10000p
Path slack       : 6494p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
myBlinker.M_counter_q_12_LC_16_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5763   4586  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5889   4586  RISE       2
I__85/I                                               InMux                          0              5889   6493  RISE       1
I__85/O                                               InMux                        259              6148   6493  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/in3               LogicCell40_SEQ_MODE_1000      0              6148   6493  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_12_LC_16_10_3/in3
Capture Clock    : myBlinker.M_counter_q_12_LC_16_10_3/clk
Setup Constraint : 10000p
Path slack       : 6620p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6022
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
myBlinker.M_counter_q_11_LC_16_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5636   4586  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5763   4586  RISE       2
I__89/I                                               InMux                          0              5763   6620  RISE       1
I__89/O                                               InMux                        259              6022   6620  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/in3               LogicCell40_SEQ_MODE_1000      0              6022   6620  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_11_LC_16_10_2/in3
Capture Clock    : myBlinker.M_counter_q_11_LC_16_10_2/clk
Setup Constraint : 10000p
Path slack       : 6746p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
myBlinker.M_counter_q_10_LC_16_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5510   4586  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5636   4586  RISE       2
I__93/I                                               InMux                          0              5636   6746  RISE       1
I__93/O                                               InMux                        259              5896   6746  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/in3               LogicCell40_SEQ_MODE_1000      0              5896   6746  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_10_LC_16_10_1/in3
Capture Clock    : myBlinker.M_counter_q_10_LC_16_10_1/clk
Setup Constraint : 10000p
Path slack       : 6872p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
myBlinker.M_counter_q_9_LC_16_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5384   4586  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5510   4586  RISE       2
I__97/I                                               InMux                          0              5510   6872  RISE       1
I__97/O                                               InMux                        259              5770   6872  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/in3               LogicCell40_SEQ_MODE_1000      0              5770   6872  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_9_LC_16_10_0/in3
Capture Clock    : myBlinker.M_counter_q_9_LC_16_10_0/clk
Setup Constraint : 10000p
Path slack       : 6999p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
myBlinker.M_counter_q_8_LC_16_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   4586  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5188   4586  RISE       1
IN_MUX_bfv_16_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5384   4586  RISE       2
I__101/I                                              InMux                          0              5384   6998  RISE       1
I__101/O                                              InMux                        259              5643   6998  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/in3                LogicCell40_SEQ_MODE_1000      0              5643   6998  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_8_LC_16_9_7/in3
Capture Clock    : myBlinker.M_counter_q_8_LC_16_9_7/clk
Setup Constraint : 10000p
Path slack       : 7321p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
myBlinker.M_counter_q_7_LC_16_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   4586  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   4586  RISE       2
I__105/I                                              InMux                          0              5061   7321  RISE       1
I__105/O                                              InMux                        259              5321   7321  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/in3                 LogicCell40_SEQ_MODE_1000      0              5321   7321  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_25_LC_16_12_0/sr
Capture Clock    : myBlinker.M_counter_q_25_LC_16_12_0/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__175/I                                                 SRMux                          0              4816   7433  RISE       1
I__175/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_24_LC_16_11_7/sr
Capture Clock    : myBlinker.M_counter_q_24_LC_16_11_7/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__176/I                                                 SRMux                          0              4816   7433  RISE       1
I__176/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_23_LC_16_11_6/sr
Capture Clock    : myBlinker.M_counter_q_23_LC_16_11_6/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__176/I                                                 SRMux                          0              4816   7433  RISE       1
I__176/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_22_LC_16_11_5/sr
Capture Clock    : myBlinker.M_counter_q_22_LC_16_11_5/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__176/I                                                 SRMux                          0              4816   7433  RISE       1
I__176/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_21_LC_16_11_4/sr
Capture Clock    : myBlinker.M_counter_q_21_LC_16_11_4/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__176/I                                                 SRMux                          0              4816   7433  RISE       1
I__176/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_20_LC_16_11_3/sr
Capture Clock    : myBlinker.M_counter_q_20_LC_16_11_3/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__176/I                                                 SRMux                          0              4816   7433  RISE       1
I__176/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_19_LC_16_11_2/sr
Capture Clock    : myBlinker.M_counter_q_19_LC_16_11_2/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__176/I                                                 SRMux                          0              4816   7433  RISE       1
I__176/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_18_LC_16_11_1/sr
Capture Clock    : myBlinker.M_counter_q_18_LC_16_11_1/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__176/I                                                 SRMux                          0              4816   7433  RISE       1
I__176/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_17_LC_16_11_0/sr
Capture Clock    : myBlinker.M_counter_q_17_LC_16_11_0/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__176/I                                                 SRMux                          0              4816   7433  RISE       1
I__176/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_16_LC_16_10_7/sr
Capture Clock    : myBlinker.M_counter_q_16_LC_16_10_7/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__177/I                                                 SRMux                          0              4816   7433  RISE       1
I__177/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_15_LC_16_10_6/sr
Capture Clock    : myBlinker.M_counter_q_15_LC_16_10_6/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__177/I                                                 SRMux                          0              4816   7433  RISE       1
I__177/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_14_LC_16_10_5/sr
Capture Clock    : myBlinker.M_counter_q_14_LC_16_10_5/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__177/I                                                 SRMux                          0              4816   7433  RISE       1
I__177/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_13_LC_16_10_4/sr
Capture Clock    : myBlinker.M_counter_q_13_LC_16_10_4/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__177/I                                                 SRMux                          0              4816   7433  RISE       1
I__177/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_12_LC_16_10_3/sr
Capture Clock    : myBlinker.M_counter_q_12_LC_16_10_3/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__177/I                                                 SRMux                          0              4816   7433  RISE       1
I__177/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_11_LC_16_10_2/sr
Capture Clock    : myBlinker.M_counter_q_11_LC_16_10_2/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__177/I                                                 SRMux                          0              4816   7433  RISE       1
I__177/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_10_LC_16_10_1/sr
Capture Clock    : myBlinker.M_counter_q_10_LC_16_10_1/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__177/I                                                 SRMux                          0              4816   7433  RISE       1
I__177/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/sr                   LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_9_LC_16_10_0/sr
Capture Clock    : myBlinker.M_counter_q_9_LC_16_10_0/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__177/I                                                 SRMux                          0              4816   7433  RISE       1
I__177/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/sr                    LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_8_LC_16_9_7/sr
Capture Clock    : myBlinker.M_counter_q_8_LC_16_9_7/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__178/I                                                 SRMux                          0              4816   7433  RISE       1
I__178/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/sr                     LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_7_LC_16_9_6/sr
Capture Clock    : myBlinker.M_counter_q_7_LC_16_9_6/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__178/I                                                 SRMux                          0              4816   7433  RISE       1
I__178/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/sr                     LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_6_LC_16_9_5/sr
Capture Clock    : myBlinker.M_counter_q_6_LC_16_9_5/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__178/I                                                 SRMux                          0              4816   7433  RISE       1
I__178/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/sr                     LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_5_LC_16_9_4/sr
Capture Clock    : myBlinker.M_counter_q_5_LC_16_9_4/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__178/I                                                 SRMux                          0              4816   7433  RISE       1
I__178/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/sr                     LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_4_LC_16_9_3/sr
Capture Clock    : myBlinker.M_counter_q_4_LC_16_9_3/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__178/I                                                 SRMux                          0              4816   7433  RISE       1
I__178/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/sr                     LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_3_LC_16_9_2/sr
Capture Clock    : myBlinker.M_counter_q_3_LC_16_9_2/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__178/I                                                 SRMux                          0              4816   7433  RISE       1
I__178/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/sr                     LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_2_LC_16_9_1/sr
Capture Clock    : myBlinker.M_counter_q_2_LC_16_9_1/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__178/I                                                 SRMux                          0              4816   7433  RISE       1
I__178/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/sr                     LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_0_LC_15_9_4/sr
Capture Clock    : myBlinker.M_counter_q_0_LC_15_9_4/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__179/I                                                 SRMux                          0              4816   7433  RISE       1
I__179/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_0_LC_15_9_4/sr                     LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_0_LC_15_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_1_LC_15_9_0/sr
Capture Clock    : myBlinker.M_counter_q_1_LC_15_9_0/clk
Setup Constraint : 10000p
Path slack       : 7433p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       1
I__171/I                                                 LocalMux                       0              3455   7433  RISE       1
I__171/O                                                 LocalMux                     330              3785   7433  RISE       1
I__172/I                                                 IoInMux                        0              3785   7433  RISE       1
I__172/O                                                 IoInMux                      259              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4044   7433  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              4662   7433  RISE      26
I__173/I                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__173/O                                                 gio2CtrlBuf                    0              4662   7433  RISE       1
I__174/I                                                 GlobalMux                      0              4662   7433  RISE       1
I__174/O                                                 GlobalMux                    154              4816   7433  RISE       1
I__179/I                                                 SRMux                          0              4816   7433  RISE       1
I__179/O                                                 SRMux                        463              5279   7433  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/sr                     LogicCell40_SEQ_MODE_1000      0              5279   7433  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_7_LC_16_9_6/in3
Capture Clock    : myBlinker.M_counter_q_7_LC_16_9_6/clk
Setup Constraint : 10000p
Path slack       : 7447p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
myBlinker.M_counter_q_6_LC_16_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   4586  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   4586  RISE       2
I__109/I                                              InMux                          0              4935   7447  RISE       1
I__109/O                                              InMux                        259              5195   7447  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/in3                 LogicCell40_SEQ_MODE_1000      0              5195   7447  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_6_LC_16_9_5/in3
Capture Clock    : myBlinker.M_counter_q_6_LC_16_9_5/clk
Setup Constraint : 10000p
Path slack       : 7574p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
myBlinker.M_counter_q_5_LC_16_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   4586  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   4586  RISE       2
I__113/I                                              InMux                          0              4809   7573  RISE       1
I__113/O                                              InMux                        259              5068   7573  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/in3                 LogicCell40_SEQ_MODE_1000      0              5068   7573  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_5_LC_16_9_4/in3
Capture Clock    : myBlinker.M_counter_q_5_LC_16_9_4/clk
Setup Constraint : 10000p
Path slack       : 7700p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
myBlinker.M_counter_q_4_LC_16_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   4586  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   4586  RISE       2
I__55/I                                               InMux                          0              4683   7700  RISE       1
I__55/O                                               InMux                        259              4942   7700  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/in3                 LogicCell40_SEQ_MODE_1000      0              4942   7700  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_4_LC_16_9_3/in3
Capture Clock    : myBlinker.M_counter_q_4_LC_16_9_3/clk
Setup Constraint : 10000p
Path slack       : 7826p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
myBlinker.M_counter_q_3_LC_16_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   4586  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   4586  RISE       2
I__59/I                                               InMux                          0              4556   7826  RISE       1
I__59/O                                               InMux                        259              4816   7826  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/in3                 LogicCell40_SEQ_MODE_1000      0              4816   7826  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_3_LC_16_9_2/in3
Capture Clock    : myBlinker.M_counter_q_3_LC_16_9_2/clk
Setup Constraint : 10000p
Path slack       : 7952p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
myBlinker.M_counter_q_2_LC_16_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   4586  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   4586  RISE       2
I__63/I                                               InMux                          0              4430   7952  RISE       1
I__63/O                                               InMux                        259              4690   7952  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/in3                 LogicCell40_SEQ_MODE_1000      0              4690   7952  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_2_LC_16_9_1/in3
Capture Clock    : myBlinker.M_counter_q_2_LC_16_9_1/clk
Setup Constraint : 10000p
Path slack       : 8079p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__77/I                                               LocalMux                       0              3455   4586  RISE       1
I__77/O                                               LocalMux                     330              3785   4586  RISE       1
I__79/I                                               InMux                          0              3785   4586  RISE       1
I__79/O                                               InMux                        259              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4586  RISE       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4586  RISE       2
I__67/I                                               InMux                          0              4304   8078  RISE       1
I__67/O                                               InMux                        259              4563   8078  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/in3                 LogicCell40_SEQ_MODE_1000      0              4563   8078  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_25_LC_16_12_0/lcout
Path End         : myBlinker.M_counter_q_25_LC_16_12_0/in1
Capture Clock    : myBlinker.M_counter_q_25_LC_16_12_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8471  RISE       5
I__180/I                                   LocalMux                       0              3455   8471  RISE       1
I__180/O                                   LocalMux                     330              3785   8471  RISE       1
I__182/I                                   InMux                          0              3785   8471  RISE       1
I__182/O                                   InMux                        259              4044   8471  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_0_LC_15_9_4/lcout
Path End         : myBlinker.M_counter_q_1_LC_15_9_0/in1
Capture Clock    : myBlinker.M_counter_q_1_LC_15_9_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_0_LC_15_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_0_LC_15_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4614  RISE       3
I__72/I                                  LocalMux                       0              3455   8471  RISE       1
I__72/O                                  LocalMux                     330              3785   8471  RISE       1
I__75/I                                  InMux                          0              3785   8471  RISE       1
I__75/O                                  InMux                        259              4044   8471  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_24_LC_16_11_7/lcout
Path End         : myBlinker.M_counter_q_24_LC_16_11_7/in2
Capture Clock    : myBlinker.M_counter_q_24_LC_16_11_7/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_24_LC_16_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7910  RISE       1
I__201/I                                   LocalMux                       0              3455   7910  RISE       1
I__201/O                                   LocalMux                     330              3785   7910  RISE       1
I__202/I                                   InMux                          0              3785   7910  RISE       1
I__202/O                                   InMux                        259              4044   7910  RISE       1
I__203/I                                   CascadeMux                     0              4044   7910  RISE       1
I__203/O                                   CascadeMux                     0              4044   7910  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_23_LC_16_11_6/lcout
Path End         : myBlinker.M_counter_q_23_LC_16_11_6/in2
Capture Clock    : myBlinker.M_counter_q_23_LC_16_11_6/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_23_LC_16_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7784  RISE       1
I__205/I                                   LocalMux                       0              3455   7784  RISE       1
I__205/O                                   LocalMux                     330              3785   7784  RISE       1
I__206/I                                   InMux                          0              3785   7784  RISE       1
I__206/O                                   InMux                        259              4044   7784  RISE       1
I__207/I                                   CascadeMux                     0              4044   7784  RISE       1
I__207/O                                   CascadeMux                     0              4044   7784  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_22_LC_16_11_5/lcout
Path End         : myBlinker.M_counter_q_22_LC_16_11_5/in2
Capture Clock    : myBlinker.M_counter_q_22_LC_16_11_5/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_22_LC_16_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7658  RISE       1
I__118/I                                   LocalMux                       0              3455   7658  RISE       1
I__118/O                                   LocalMux                     330              3785   7658  RISE       1
I__119/I                                   InMux                          0              3785   7658  RISE       1
I__119/O                                   InMux                        259              4044   7658  RISE       1
I__120/I                                   CascadeMux                     0              4044   7658  RISE       1
I__120/O                                   CascadeMux                     0              4044   7658  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_21_LC_16_11_4/lcout
Path End         : myBlinker.M_counter_q_21_LC_16_11_4/in2
Capture Clock    : myBlinker.M_counter_q_21_LC_16_11_4/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_21_LC_16_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7531  RISE       1
I__122/I                                   LocalMux                       0              3455   7531  RISE       1
I__122/O                                   LocalMux                     330              3785   7531  RISE       1
I__123/I                                   InMux                          0              3785   7531  RISE       1
I__123/O                                   InMux                        259              4044   7531  RISE       1
I__124/I                                   CascadeMux                     0              4044   7531  RISE       1
I__124/O                                   CascadeMux                     0              4044   7531  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_20_LC_16_11_3/lcout
Path End         : myBlinker.M_counter_q_20_LC_16_11_3/in2
Capture Clock    : myBlinker.M_counter_q_20_LC_16_11_3/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_20_LC_16_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7405  RISE       1
I__126/I                                   LocalMux                       0              3455   7405  RISE       1
I__126/O                                   LocalMux                     330              3785   7405  RISE       1
I__127/I                                   InMux                          0              3785   7405  RISE       1
I__127/O                                   InMux                        259              4044   7405  RISE       1
I__128/I                                   CascadeMux                     0              4044   7405  RISE       1
I__128/O                                   CascadeMux                     0              4044   7405  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_19_LC_16_11_2/lcout
Path End         : myBlinker.M_counter_q_19_LC_16_11_2/in2
Capture Clock    : myBlinker.M_counter_q_19_LC_16_11_2/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_19_LC_16_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7279  RISE       1
I__130/I                                   LocalMux                       0              3455   7279  RISE       1
I__130/O                                   LocalMux                     330              3785   7279  RISE       1
I__131/I                                   InMux                          0              3785   7279  RISE       1
I__131/O                                   InMux                        259              4044   7279  RISE       1
I__132/I                                   CascadeMux                     0              4044   7279  RISE       1
I__132/O                                   CascadeMux                     0              4044   7279  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_18_LC_16_11_1/lcout
Path End         : myBlinker.M_counter_q_18_LC_16_11_1/in2
Capture Clock    : myBlinker.M_counter_q_18_LC_16_11_1/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_18_LC_16_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7153  RISE       1
I__134/I                                   LocalMux                       0              3455   7153  RISE       1
I__134/O                                   LocalMux                     330              3785   7153  RISE       1
I__135/I                                   InMux                          0              3785   7153  RISE       1
I__135/O                                   InMux                        259              4044   7153  RISE       1
I__136/I                                   CascadeMux                     0              4044   7153  RISE       1
I__136/O                                   CascadeMux                     0              4044   7153  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_17_LC_16_11_0/lcout
Path End         : myBlinker.M_counter_q_17_LC_16_11_0/in2
Capture Clock    : myBlinker.M_counter_q_17_LC_16_11_0/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_17_LC_16_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7026  RISE       1
I__138/I                                   LocalMux                       0              3455   7026  RISE       1
I__138/O                                   LocalMux                     330              3785   7026  RISE       1
I__139/I                                   InMux                          0              3785   7026  RISE       1
I__139/O                                   InMux                        259              4044   7026  RISE       1
I__140/I                                   CascadeMux                     0              4044   7026  RISE       1
I__140/O                                   CascadeMux                     0              4044   7026  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_16_LC_16_10_7/lcout
Path End         : myBlinker.M_counter_q_16_LC_16_10_7/in2
Capture Clock    : myBlinker.M_counter_q_16_LC_16_10_7/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_16_LC_16_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6704  RISE       1
I__142/I                                   LocalMux                       0              3455   6704  RISE       1
I__142/O                                   LocalMux                     330              3785   6704  RISE       1
I__143/I                                   InMux                          0              3785   6704  RISE       1
I__143/O                                   InMux                        259              4044   6704  RISE       1
I__144/I                                   CascadeMux                     0              4044   6704  RISE       1
I__144/O                                   CascadeMux                     0              4044   6704  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_15_LC_16_10_6/lcout
Path End         : myBlinker.M_counter_q_15_LC_16_10_6/in2
Capture Clock    : myBlinker.M_counter_q_15_LC_16_10_6/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_15_LC_16_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6577  RISE       1
I__146/I                                   LocalMux                       0              3455   6577  RISE       1
I__146/O                                   LocalMux                     330              3785   6577  RISE       1
I__147/I                                   InMux                          0              3785   6577  RISE       1
I__147/O                                   InMux                        259              4044   6577  RISE       1
I__148/I                                   CascadeMux                     0              4044   6577  RISE       1
I__148/O                                   CascadeMux                     0              4044   6577  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_14_LC_16_10_5/lcout
Path End         : myBlinker.M_counter_q_14_LC_16_10_5/in2
Capture Clock    : myBlinker.M_counter_q_14_LC_16_10_5/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_14_LC_16_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6451  RISE       1
I__82/I                                    LocalMux                       0              3455   6451  RISE       1
I__82/O                                    LocalMux                     330              3785   6451  RISE       1
I__83/I                                    InMux                          0              3785   6451  RISE       1
I__83/O                                    InMux                        259              4044   6451  RISE       1
I__84/I                                    CascadeMux                     0              4044   6451  RISE       1
I__84/O                                    CascadeMux                     0              4044   6451  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_13_LC_16_10_4/lcout
Path End         : myBlinker.M_counter_q_13_LC_16_10_4/in2
Capture Clock    : myBlinker.M_counter_q_13_LC_16_10_4/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_13_LC_16_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6325  RISE       1
I__86/I                                    LocalMux                       0              3455   6325  RISE       1
I__86/O                                    LocalMux                     330              3785   6325  RISE       1
I__87/I                                    InMux                          0              3785   6325  RISE       1
I__87/O                                    InMux                        259              4044   6325  RISE       1
I__88/I                                    CascadeMux                     0              4044   6325  RISE       1
I__88/O                                    CascadeMux                     0              4044   6325  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_12_LC_16_10_3/lcout
Path End         : myBlinker.M_counter_q_12_LC_16_10_3/in2
Capture Clock    : myBlinker.M_counter_q_12_LC_16_10_3/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_12_LC_16_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6199  RISE       1
I__90/I                                    LocalMux                       0              3455   6199  RISE       1
I__90/O                                    LocalMux                     330              3785   6199  RISE       1
I__91/I                                    InMux                          0              3785   6199  RISE       1
I__91/O                                    InMux                        259              4044   6199  RISE       1
I__92/I                                    CascadeMux                     0              4044   6199  RISE       1
I__92/O                                    CascadeMux                     0              4044   6199  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_11_LC_16_10_2/lcout
Path End         : myBlinker.M_counter_q_11_LC_16_10_2/in2
Capture Clock    : myBlinker.M_counter_q_11_LC_16_10_2/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_11_LC_16_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6072  RISE       1
I__94/I                                    LocalMux                       0              3455   6072  RISE       1
I__94/O                                    LocalMux                     330              3785   6072  RISE       1
I__95/I                                    InMux                          0              3785   6072  RISE       1
I__95/O                                    InMux                        259              4044   6072  RISE       1
I__96/I                                    CascadeMux                     0              4044   6072  RISE       1
I__96/O                                    CascadeMux                     0              4044   6072  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_10_LC_16_10_1/lcout
Path End         : myBlinker.M_counter_q_10_LC_16_10_1/in2
Capture Clock    : myBlinker.M_counter_q_10_LC_16_10_1/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_10_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5946  RISE       1
I__98/I                                    LocalMux                       0              3455   5946  RISE       1
I__98/O                                    LocalMux                     330              3785   5946  RISE       1
I__99/I                                    InMux                          0              3785   5946  RISE       1
I__99/O                                    InMux                        259              4044   5946  RISE       1
I__100/I                                   CascadeMux                     0              4044   5946  RISE       1
I__100/O                                   CascadeMux                     0              4044   5946  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_9_LC_16_10_0/lcout
Path End         : myBlinker.M_counter_q_9_LC_16_10_0/in2
Capture Clock    : myBlinker.M_counter_q_9_LC_16_10_0/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_9_LC_16_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5820  RISE       1
I__102/I                                  LocalMux                       0              3455   5820  RISE       1
I__102/O                                  LocalMux                     330              3785   5820  RISE       1
I__103/I                                  InMux                          0              3785   5820  RISE       1
I__103/O                                  InMux                        259              4044   5820  RISE       1
I__104/I                                  CascadeMux                     0              4044   5820  RISE       1
I__104/O                                  CascadeMux                     0              4044   5820  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_8_LC_16_9_7/lcout
Path End         : myBlinker.M_counter_q_8_LC_16_9_7/in2
Capture Clock    : myBlinker.M_counter_q_8_LC_16_9_7/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_8_LC_16_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5497  RISE       1
I__106/I                                 LocalMux                       0              3455   5497  RISE       1
I__106/O                                 LocalMux                     330              3785   5497  RISE       1
I__107/I                                 InMux                          0              3785   5497  RISE       1
I__107/O                                 InMux                        259              4044   5497  RISE       1
I__108/I                                 CascadeMux                     0              4044   5497  RISE       1
I__108/O                                 CascadeMux                     0              4044   5497  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_7_LC_16_9_6/lcout
Path End         : myBlinker.M_counter_q_7_LC_16_9_6/in2
Capture Clock    : myBlinker.M_counter_q_7_LC_16_9_6/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_7_LC_16_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5371  RISE       1
I__110/I                                 LocalMux                       0              3455   5371  RISE       1
I__110/O                                 LocalMux                     330              3785   5371  RISE       1
I__111/I                                 InMux                          0              3785   5371  RISE       1
I__111/O                                 InMux                        259              4044   5371  RISE       1
I__112/I                                 CascadeMux                     0              4044   5371  RISE       1
I__112/O                                 CascadeMux                     0              4044   5371  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_6_LC_16_9_5/lcout
Path End         : myBlinker.M_counter_q_6_LC_16_9_5/in2
Capture Clock    : myBlinker.M_counter_q_6_LC_16_9_5/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_6_LC_16_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5245  RISE       1
I__114/I                                 LocalMux                       0              3455   5245  RISE       1
I__114/O                                 LocalMux                     330              3785   5245  RISE       1
I__115/I                                 InMux                          0              3785   5245  RISE       1
I__115/O                                 InMux                        259              4044   5245  RISE       1
I__116/I                                 CascadeMux                     0              4044   5245  RISE       1
I__116/O                                 CascadeMux                     0              4044   5245  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_5_LC_16_9_4/lcout
Path End         : myBlinker.M_counter_q_5_LC_16_9_4/in2
Capture Clock    : myBlinker.M_counter_q_5_LC_16_9_4/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_5_LC_16_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5119  RISE       1
I__56/I                                  LocalMux                       0              3455   5119  RISE       1
I__56/O                                  LocalMux                     330              3785   5119  RISE       1
I__57/I                                  InMux                          0              3785   5119  RISE       1
I__57/O                                  InMux                        259              4044   5119  RISE       1
I__58/I                                  CascadeMux                     0              4044   5119  RISE       1
I__58/O                                  CascadeMux                     0              4044   5119  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_4_LC_16_9_3/lcout
Path End         : myBlinker.M_counter_q_4_LC_16_9_3/in2
Capture Clock    : myBlinker.M_counter_q_4_LC_16_9_3/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_4_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4992  RISE       1
I__60/I                                  LocalMux                       0              3455   4992  RISE       1
I__60/O                                  LocalMux                     330              3785   4992  RISE       1
I__61/I                                  InMux                          0              3785   4992  RISE       1
I__61/O                                  InMux                        259              4044   4992  RISE       1
I__62/I                                  CascadeMux                     0              4044   4992  RISE       1
I__62/O                                  CascadeMux                     0              4044   4992  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_3_LC_16_9_2/lcout
Path End         : myBlinker.M_counter_q_3_LC_16_9_2/in2
Capture Clock    : myBlinker.M_counter_q_3_LC_16_9_2/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_3_LC_16_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4866  RISE       1
I__64/I                                  LocalMux                       0              3455   4866  RISE       1
I__64/O                                  LocalMux                     330              3785   4866  RISE       1
I__65/I                                  InMux                          0              3785   4866  RISE       1
I__65/O                                  InMux                        259              4044   4866  RISE       1
I__66/I                                  CascadeMux                     0              4044   4866  RISE       1
I__66/O                                  CascadeMux                     0              4044   4866  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_2_LC_16_9_1/lcout
Path End         : myBlinker.M_counter_q_2_LC_16_9_1/in2
Capture Clock    : myBlinker.M_counter_q_2_LC_16_9_1/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_2_LC_16_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4740  RISE       1
I__68/I                                  LocalMux                       0              3455   4740  RISE       1
I__68/O                                  LocalMux                     330              3785   4740  RISE       1
I__69/I                                  InMux                          0              3785   4740  RISE       1
I__69/O                                  InMux                        259              4044   4740  RISE       1
I__70/I                                  CascadeMux                     0              4044   4740  RISE       1
I__70/O                                  CascadeMux                     0              4044   4740  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_17_32_7/lcout
Path End         : reset_cond.M_stage_q_1_LC_17_32_5/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_17_32_5/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_17_32_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_17_32_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__157/I                                 LocalMux                       0              3455   8597  RISE       1
I__157/O                                 LocalMux                     330              3785   8597  RISE       1
I__158/I                                 InMux                          0              3785   8597  RISE       1
I__158/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_1_LC_17_32_5/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_32_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_17_32_5/lcout
Path End         : reset_cond.M_stage_q_2_LC_17_32_3/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_17_32_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_32_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_17_32_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__167/I                                 LocalMux                       0              3455   8597  RISE       1
I__167/O                                 LocalMux                     330              3785   8597  RISE       1
I__168/I                                 InMux                          0              3785   8597  RISE       1
I__168/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_2_LC_17_32_3/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_32_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_17_32_3/lcout
Path End         : reset_cond.M_stage_q_3_LC_17_32_2/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_17_32_2/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_32_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_17_32_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__169/I                                 LocalMux                       0              3455   8597  RISE       1
I__169/O                                 LocalMux                     330              3785   8597  RISE       1
I__170/I                                 InMux                          0              3785   8597  RISE       1
I__170/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_0_LC_15_9_4/lcout
Path End         : myBlinker.M_counter_q_0_LC_15_9_4/in3
Capture Clock    : myBlinker.M_counter_q_0_LC_15_9_4/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_0_LC_15_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_0_LC_15_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4614  RISE       3
I__72/I                                  LocalMux                       0              3455   8471  RISE       1
I__72/O                                  LocalMux                     330              3785   8471  RISE       1
I__74/I                                  InMux                          0              3785   8597  RISE       1
I__74/O                                  InMux                        259              4044   8597  RISE       1
myBlinker.M_counter_q_0_LC_15_9_4/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_0_LC_15_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_1_LC_15_9_0/in3
Capture Clock    : myBlinker.M_counter_q_1_LC_15_9_0/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4586  RISE       2
I__78/I                                  LocalMux                       0              3455   8597  RISE       1
I__78/O                                  LocalMux                     330              3785   8597  RISE       1
I__80/I                                  InMux                          0              3785   8597  RISE       1
I__80/O                                  InMux                        259              4044   8597  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_17_32_7/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_17_32_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3115
---------------------------------------   ---- 
End-of-path arrival time (ps)             3115
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__159/I                               Odrv12                         0              1053   +INF  FALL       1
I__159/O                               Odrv12                       540              1593   +INF  FALL       1
I__160/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__160/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__161/I                               Span12Mux_s11_v                0              2133   +INF  FALL       1
I__161/O                               Span12Mux_s11_v              456              2589   +INF  FALL       1
I__162/I                               LocalMux                       0              2589   +INF  FALL       1
I__162/O                               LocalMux                     309              2897   +INF  FALL       1
I__163/I                               InMux                          0              2897   +INF  FALL       1
I__163/O                               InMux                        217              3115   +INF  FALL       1
reset_cond.M_stage_q_0_LC_17_32_7/in3  LogicCell40_SEQ_MODE_1000      0              3115   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_17_32_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_17_32_5/in1
Capture Clock    : reset_cond.M_stage_q_1_LC_17_32_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3065
---------------------------------------   ---- 
End-of-path arrival time (ps)             3065
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__159/I                               Odrv12                         0              1003   +INF  FALL       1
I__159/O                               Odrv12                       540              1543   +INF  FALL       1
I__160/I                               Span12Mux_v                    0              1543   +INF  FALL       1
I__160/O                               Span12Mux_v                  540              2083   +INF  FALL       1
I__161/I                               Span12Mux_s11_v                0              2083   +INF  FALL       1
I__161/O                               Span12Mux_s11_v              456              2539   +INF  FALL       1
I__162/I                               LocalMux                       0              2539   +INF  FALL       1
I__162/O                               LocalMux                     309              2847   +INF  FALL       1
I__164/I                               InMux                          0              2847   +INF  FALL       1
I__164/O                               InMux                        217              3065   +INF  FALL       1
reset_cond.M_stage_q_1_LC_17_32_5/in1  LogicCell40_SEQ_MODE_1000      0              3065   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_32_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : usb_rx
Path End         : usb_tx
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6815
---------------------------------------   ---- 
End-of-path arrival time (ps)             6815
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
usb_rx                            cu_top_0                    0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/DOUT            IO_PAD                    590               590   +INF  RISE       1
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__51/I                           Odrv12                      0              1053   +INF  FALL       1
I__51/O                           Odrv12                    540              1593   +INF  FALL       1
I__52/I                           Span12Mux_s0_v              0              1593   +INF  FALL       1
I__52/O                           Span12Mux_s0_v            105              1698   +INF  FALL       1
I__53/I                           LocalMux                    0              1698   +INF  FALL       1
I__53/O                           LocalMux                  309              2007   +INF  FALL       1
I__54/I                           IoInMux                     0              2007   +INF  FALL       1
I__54/O                           IoInMux                   217              2224   +INF  FALL       1
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2224   +INF  FALL       1
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4461   +INF  FALL       1
usb_tx_obuf_iopad/DIN             IO_PAD                      0              4461   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              6815   +INF  FALL       1
usb_tx                            cu_top_0                    0              6815   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_25_LC_16_12_0/lcout
Path End         : led[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7017
-------------------------------------   ----- 
End-of-path arrival time (ps)           10472
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__181/I                                   Odrv4                          0              3455   +INF  RISE       1
I__181/O                                   Odrv4                        351              3806   +INF  RISE       1
I__183/I                                   Span4Mux_h                     0              3806   +INF  RISE       1
I__183/O                                   Span4Mux_h                   302              4107   +INF  RISE       1
I__184/I                                   Span4Mux_h                     0              4107   +INF  RISE       1
I__184/O                                   Span4Mux_h                   302              4409   +INF  RISE       1
I__185/I                                   Span4Mux_h                     0              4409   +INF  RISE       1
I__185/O                                   Span4Mux_h                   302              4711   +INF  RISE       1
I__186/I                                   Span4Mux_v                     0              4711   +INF  RISE       1
I__186/O                                   Span4Mux_v                   351              5061   +INF  RISE       1
I__188/I                                   Span4Mux_s3_h                  0              5061   +INF  RISE       1
I__188/O                                   Span4Mux_s3_h                231              5293   +INF  RISE       1
I__190/I                                   LocalMux                       0              5293   +INF  RISE       1
I__190/O                                   LocalMux                     330              5622   +INF  RISE       1
I__192/I                                   IoInMux                        0              5622   +INF  RISE       1
I__192/O                                   IoInMux                      259              5882   +INF  RISE       1
led_obuf_0_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5882   +INF  RISE       1
led_obuf_0_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8119   +INF  FALL       1
led_obuf_0_iopad/DIN                       IO_PAD                         0              8119   +INF  FALL       1
led_obuf_0_iopad/PACKAGEPIN:out            IO_PAD                      2353             10472   +INF  FALL       1
led[0]                                     cu_top_0                       0             10472   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_25_LC_16_12_0/lcout
Path End         : led[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7312
-------------------------------------   ----- 
End-of-path arrival time (ps)           10767
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       5
I__181/I                                   Odrv4                          0              3455   +INF  FALL       1
I__181/O                                   Odrv4                        372              3827   +INF  FALL       1
I__183/I                                   Span4Mux_h                     0              3827   +INF  FALL       1
I__183/O                                   Span4Mux_h                   316              4143   +INF  FALL       1
I__184/I                                   Span4Mux_h                     0              4143   +INF  FALL       1
I__184/O                                   Span4Mux_h                   316              4458   +INF  FALL       1
I__185/I                                   Span4Mux_h                     0              4458   +INF  FALL       1
I__185/O                                   Span4Mux_h                   316              4774   +INF  FALL       1
I__187/I                                   Span4Mux_s3_h                  0              4774   +INF  FALL       1
I__187/O                                   Span4Mux_s3_h                231              5005   +INF  FALL       1
I__189/I                                   IoSpan4Mux                     0              5005   +INF  FALL       1
I__189/O                                   IoSpan4Mux                   323              5328   +INF  FALL       1
I__191/I                                   IoSpan4Mux                     0              5328   +INF  FALL       1
I__191/O                                   IoSpan4Mux                   323              5650   +INF  FALL       1
I__193/I                                   LocalMux                       0              5650   +INF  FALL       1
I__193/O                                   LocalMux                     309              5959   +INF  FALL       1
I__196/I                                   IoInMux                        0              5959   +INF  FALL       1
I__196/O                                   IoInMux                      217              6176   +INF  FALL       1
led_obuf_3_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6176   +INF  FALL       1
led_obuf_3_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8414   +INF  FALL       1
led_obuf_3_iopad/DIN                       IO_PAD                         0              8414   +INF  FALL       1
led_obuf_3_iopad/PACKAGEPIN:out            IO_PAD                      2353             10767   +INF  FALL       1
led[3]                                     cu_top_0                       0             10767   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_17_32_3/in1
Capture Clock    : reset_cond.M_stage_q_2_LC_17_32_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3115
---------------------------------------   ---- 
End-of-path arrival time (ps)             3115
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__159/I                               Odrv12                         0              1053   +INF  FALL       1
I__159/O                               Odrv12                       540              1593   +INF  FALL       1
I__160/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__160/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__161/I                               Span12Mux_s11_v                0              2133   +INF  FALL       1
I__161/O                               Span12Mux_s11_v              456              2589   +INF  FALL       1
I__162/I                               LocalMux                       0              2589   +INF  FALL       1
I__162/O                               LocalMux                     309              2897   +INF  FALL       1
I__165/I                               InMux                          0              2897   +INF  FALL       1
I__165/O                               InMux                        217              3115   +INF  FALL       1
reset_cond.M_stage_q_2_LC_17_32_3/in1  LogicCell40_SEQ_MODE_1000      0              3115   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_32_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_17_32_2/in0
Capture Clock    : reset_cond.M_stage_q_3_LC_17_32_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3115
---------------------------------------   ---- 
End-of-path arrival time (ps)             3115
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__159/I                               Odrv12                         0              1053   +INF  FALL       1
I__159/O                               Odrv12                       540              1593   +INF  FALL       1
I__160/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__160/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__161/I                               Span12Mux_s11_v                0              2133   +INF  FALL       1
I__161/O                               Span12Mux_s11_v              456              2589   +INF  FALL       1
I__162/I                               LocalMux                       0              2589   +INF  FALL       1
I__162/O                               LocalMux                     309              2897   +INF  FALL       1
I__166/I                               InMux                          0              2897   +INF  FALL       1
I__166/O                               InMux                        217              3115   +INF  FALL       1
reset_cond.M_stage_q_3_LC_17_32_2/in0  LogicCell40_SEQ_MODE_1000      0              3115   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_25_LC_16_12_0/lcout
Path End         : led[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7242
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__181/I                                   Odrv4                          0              3455   +INF  RISE       1
I__181/O                                   Odrv4                        351              3806   +INF  RISE       1
I__183/I                                   Span4Mux_h                     0              3806   +INF  RISE       1
I__183/O                                   Span4Mux_h                   302              4107   +INF  RISE       1
I__184/I                                   Span4Mux_h                     0              4107   +INF  RISE       1
I__184/O                                   Span4Mux_h                   302              4409   +INF  RISE       1
I__185/I                                   Span4Mux_h                     0              4409   +INF  RISE       1
I__185/O                                   Span4Mux_h                   302              4711   +INF  RISE       1
I__187/I                                   Span4Mux_s3_h                  0              4711   +INF  RISE       1
I__187/O                                   Span4Mux_s3_h                231              4942   +INF  RISE       1
I__189/I                                   IoSpan4Mux                     0              4942   +INF  RISE       1
I__189/O                                   IoSpan4Mux                   288              5230   +INF  RISE       1
I__191/I                                   IoSpan4Mux                     0              5230   +INF  RISE       1
I__191/O                                   IoSpan4Mux                   288              5517   +INF  RISE       1
I__194/I                                   LocalMux                       0              5517   +INF  RISE       1
I__194/O                                   LocalMux                     330              5847   +INF  RISE       1
I__197/I                                   IoInMux                        0              5847   +INF  RISE       1
I__197/O                                   IoInMux                      259              6106   +INF  RISE       1
led_obuf_2_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6106   +INF  RISE       1
led_obuf_2_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8344   +INF  FALL       1
led_obuf_2_iopad/DIN                       IO_PAD                         0              8344   +INF  FALL       1
led_obuf_2_iopad/PACKAGEPIN:out            IO_PAD                      2353             10697   +INF  FALL       1
led[2]                                     cu_top_0                       0             10697   +INF  FALL       1


++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_25_LC_16_12_0/lcout
Path End         : led[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7242
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__181/I                                   Odrv4                          0              3455   +INF  RISE       1
I__181/O                                   Odrv4                        351              3806   +INF  RISE       1
I__183/I                                   Span4Mux_h                     0              3806   +INF  RISE       1
I__183/O                                   Span4Mux_h                   302              4107   +INF  RISE       1
I__184/I                                   Span4Mux_h                     0              4107   +INF  RISE       1
I__184/O                                   Span4Mux_h                   302              4409   +INF  RISE       1
I__185/I                                   Span4Mux_h                     0              4409   +INF  RISE       1
I__185/O                                   Span4Mux_h                   302              4711   +INF  RISE       1
I__187/I                                   Span4Mux_s3_h                  0              4711   +INF  RISE       1
I__187/O                                   Span4Mux_s3_h                231              4942   +INF  RISE       1
I__189/I                                   IoSpan4Mux                     0              4942   +INF  RISE       1
I__189/O                                   IoSpan4Mux                   288              5230   +INF  RISE       1
I__191/I                                   IoSpan4Mux                     0              5230   +INF  RISE       1
I__191/O                                   IoSpan4Mux                   288              5517   +INF  RISE       1
I__195/I                                   LocalMux                       0              5517   +INF  RISE       1
I__195/O                                   LocalMux                     330              5847   +INF  RISE       1
I__198/I                                   IoInMux                        0              5847   +INF  RISE       1
I__198/O                                   IoInMux                      259              6106   +INF  RISE       1
led_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6106   +INF  RISE       1
led_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8344   +INF  FALL       1
led_obuf_1_iopad/DIN                       IO_PAD                         0              8344   +INF  FALL       1
led_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                      2353             10697   +INF  FALL       1
led[1]                                     cu_top_0                       0             10697   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_17_32_7/lcout
Path End         : reset_cond.M_stage_q_1_LC_17_32_5/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_17_32_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_17_32_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_17_32_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__157/I                                 LocalMux                       0              3455   1066  FALL       1
I__157/O                                 LocalMux                     309              3764   1066  FALL       1
I__158/I                                 InMux                          0              3764   1066  FALL       1
I__158/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_1_LC_17_32_5/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_32_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_17_32_5/lcout
Path End         : reset_cond.M_stage_q_2_LC_17_32_3/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_17_32_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_32_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_17_32_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__167/I                                 LocalMux                       0              3455   1066  FALL       1
I__167/O                                 LocalMux                     309              3764   1066  FALL       1
I__168/I                                 InMux                          0              3764   1066  FALL       1
I__168/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_2_LC_17_32_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_32_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_17_32_3/lcout
Path End         : reset_cond.M_stage_q_3_LC_17_32_2/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_17_32_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_32_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_17_32_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__169/I                                 LocalMux                       0              3455   1066  FALL       1
I__169/O                                 LocalMux                     309              3764   1066  FALL       1
I__170/I                                 InMux                          0              3764   1066  FALL       1
I__170/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_3_LC_17_32_2/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_25_LC_16_12_0/lcout
Path End         : myBlinker.M_counter_q_25_LC_16_12_0/in1
Capture Clock    : myBlinker.M_counter_q_25_LC_16_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__180/I                                   LocalMux                       0              3455   1066  FALL       1
I__180/O                                   LocalMux                     309              3764   1066  FALL       1
I__182/I                                   InMux                          0              3764   1066  FALL       1
I__182/O                                   InMux                        217              3981   1066  FALL       1
myBlinker.M_counter_q_25_LC_16_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_24_LC_16_11_7/lcout
Path End         : myBlinker.M_counter_q_24_LC_16_11_7/in2
Capture Clock    : myBlinker.M_counter_q_24_LC_16_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_24_LC_16_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__201/I                                   LocalMux                       0              3455   1066  FALL       1
I__201/O                                   LocalMux                     309              3764   1066  FALL       1
I__202/I                                   InMux                          0              3764   1066  FALL       1
I__202/O                                   InMux                        217              3981   1066  FALL       1
I__203/I                                   CascadeMux                     0              3981   1066  FALL       1
I__203/O                                   CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_24_LC_16_11_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_23_LC_16_11_6/lcout
Path End         : myBlinker.M_counter_q_23_LC_16_11_6/in2
Capture Clock    : myBlinker.M_counter_q_23_LC_16_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_23_LC_16_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__205/I                                   LocalMux                       0              3455   1066  FALL       1
I__205/O                                   LocalMux                     309              3764   1066  FALL       1
I__206/I                                   InMux                          0              3764   1066  FALL       1
I__206/O                                   InMux                        217              3981   1066  FALL       1
I__207/I                                   CascadeMux                     0              3981   1066  FALL       1
I__207/O                                   CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_23_LC_16_11_6/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_22_LC_16_11_5/lcout
Path End         : myBlinker.M_counter_q_22_LC_16_11_5/in2
Capture Clock    : myBlinker.M_counter_q_22_LC_16_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_22_LC_16_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__118/I                                   LocalMux                       0              3455   1066  FALL       1
I__118/O                                   LocalMux                     309              3764   1066  FALL       1
I__119/I                                   InMux                          0              3764   1066  FALL       1
I__119/O                                   InMux                        217              3981   1066  FALL       1
I__120/I                                   CascadeMux                     0              3981   1066  FALL       1
I__120/O                                   CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_22_LC_16_11_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_21_LC_16_11_4/lcout
Path End         : myBlinker.M_counter_q_21_LC_16_11_4/in2
Capture Clock    : myBlinker.M_counter_q_21_LC_16_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_21_LC_16_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__122/I                                   LocalMux                       0              3455   1066  FALL       1
I__122/O                                   LocalMux                     309              3764   1066  FALL       1
I__123/I                                   InMux                          0              3764   1066  FALL       1
I__123/O                                   InMux                        217              3981   1066  FALL       1
I__124/I                                   CascadeMux                     0              3981   1066  FALL       1
I__124/O                                   CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_21_LC_16_11_4/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_20_LC_16_11_3/lcout
Path End         : myBlinker.M_counter_q_20_LC_16_11_3/in2
Capture Clock    : myBlinker.M_counter_q_20_LC_16_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_20_LC_16_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__126/I                                   LocalMux                       0              3455   1066  FALL       1
I__126/O                                   LocalMux                     309              3764   1066  FALL       1
I__127/I                                   InMux                          0              3764   1066  FALL       1
I__127/O                                   InMux                        217              3981   1066  FALL       1
I__128/I                                   CascadeMux                     0              3981   1066  FALL       1
I__128/O                                   CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_20_LC_16_11_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_19_LC_16_11_2/lcout
Path End         : myBlinker.M_counter_q_19_LC_16_11_2/in2
Capture Clock    : myBlinker.M_counter_q_19_LC_16_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_19_LC_16_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__130/I                                   LocalMux                       0              3455   1066  FALL       1
I__130/O                                   LocalMux                     309              3764   1066  FALL       1
I__131/I                                   InMux                          0              3764   1066  FALL       1
I__131/O                                   InMux                        217              3981   1066  FALL       1
I__132/I                                   CascadeMux                     0              3981   1066  FALL       1
I__132/O                                   CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_19_LC_16_11_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_18_LC_16_11_1/lcout
Path End         : myBlinker.M_counter_q_18_LC_16_11_1/in2
Capture Clock    : myBlinker.M_counter_q_18_LC_16_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_18_LC_16_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__134/I                                   LocalMux                       0              3455   1066  FALL       1
I__134/O                                   LocalMux                     309              3764   1066  FALL       1
I__135/I                                   InMux                          0              3764   1066  FALL       1
I__135/O                                   InMux                        217              3981   1066  FALL       1
I__136/I                                   CascadeMux                     0              3981   1066  FALL       1
I__136/O                                   CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_18_LC_16_11_1/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_17_LC_16_11_0/lcout
Path End         : myBlinker.M_counter_q_17_LC_16_11_0/in2
Capture Clock    : myBlinker.M_counter_q_17_LC_16_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_17_LC_16_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__138/I                                   LocalMux                       0              3455   1066  FALL       1
I__138/O                                   LocalMux                     309              3764   1066  FALL       1
I__139/I                                   InMux                          0              3764   1066  FALL       1
I__139/O                                   InMux                        217              3981   1066  FALL       1
I__140/I                                   CascadeMux                     0              3981   1066  FALL       1
I__140/O                                   CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_17_LC_16_11_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_16_LC_16_10_7/lcout
Path End         : myBlinker.M_counter_q_16_LC_16_10_7/in2
Capture Clock    : myBlinker.M_counter_q_16_LC_16_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_16_LC_16_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__142/I                                   LocalMux                       0              3455   1066  FALL       1
I__142/O                                   LocalMux                     309              3764   1066  FALL       1
I__143/I                                   InMux                          0              3764   1066  FALL       1
I__143/O                                   InMux                        217              3981   1066  FALL       1
I__144/I                                   CascadeMux                     0              3981   1066  FALL       1
I__144/O                                   CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_16_LC_16_10_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_15_LC_16_10_6/lcout
Path End         : myBlinker.M_counter_q_15_LC_16_10_6/in2
Capture Clock    : myBlinker.M_counter_q_15_LC_16_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_15_LC_16_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__146/I                                   LocalMux                       0              3455   1066  FALL       1
I__146/O                                   LocalMux                     309              3764   1066  FALL       1
I__147/I                                   InMux                          0              3764   1066  FALL       1
I__147/O                                   InMux                        217              3981   1066  FALL       1
I__148/I                                   CascadeMux                     0              3981   1066  FALL       1
I__148/O                                   CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_15_LC_16_10_6/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_14_LC_16_10_5/lcout
Path End         : myBlinker.M_counter_q_14_LC_16_10_5/in2
Capture Clock    : myBlinker.M_counter_q_14_LC_16_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_14_LC_16_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__82/I                                    LocalMux                       0              3455   1066  FALL       1
I__82/O                                    LocalMux                     309              3764   1066  FALL       1
I__83/I                                    InMux                          0              3764   1066  FALL       1
I__83/O                                    InMux                        217              3981   1066  FALL       1
I__84/I                                    CascadeMux                     0              3981   1066  FALL       1
I__84/O                                    CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_14_LC_16_10_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_13_LC_16_10_4/lcout
Path End         : myBlinker.M_counter_q_13_LC_16_10_4/in2
Capture Clock    : myBlinker.M_counter_q_13_LC_16_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_13_LC_16_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__86/I                                    LocalMux                       0              3455   1066  FALL       1
I__86/O                                    LocalMux                     309              3764   1066  FALL       1
I__87/I                                    InMux                          0              3764   1066  FALL       1
I__87/O                                    InMux                        217              3981   1066  FALL       1
I__88/I                                    CascadeMux                     0              3981   1066  FALL       1
I__88/O                                    CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_13_LC_16_10_4/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_12_LC_16_10_3/lcout
Path End         : myBlinker.M_counter_q_12_LC_16_10_3/in2
Capture Clock    : myBlinker.M_counter_q_12_LC_16_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_12_LC_16_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__90/I                                    LocalMux                       0              3455   1066  FALL       1
I__90/O                                    LocalMux                     309              3764   1066  FALL       1
I__91/I                                    InMux                          0              3764   1066  FALL       1
I__91/O                                    InMux                        217              3981   1066  FALL       1
I__92/I                                    CascadeMux                     0              3981   1066  FALL       1
I__92/O                                    CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_12_LC_16_10_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_11_LC_16_10_2/lcout
Path End         : myBlinker.M_counter_q_11_LC_16_10_2/in2
Capture Clock    : myBlinker.M_counter_q_11_LC_16_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_11_LC_16_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__94/I                                    LocalMux                       0              3455   1066  FALL       1
I__94/O                                    LocalMux                     309              3764   1066  FALL       1
I__95/I                                    InMux                          0              3764   1066  FALL       1
I__95/O                                    InMux                        217              3981   1066  FALL       1
I__96/I                                    CascadeMux                     0              3981   1066  FALL       1
I__96/O                                    CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_11_LC_16_10_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_10_LC_16_10_1/lcout
Path End         : myBlinker.M_counter_q_10_LC_16_10_1/in2
Capture Clock    : myBlinker.M_counter_q_10_LC_16_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_10_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__98/I                                    LocalMux                       0              3455   1066  FALL       1
I__98/O                                    LocalMux                     309              3764   1066  FALL       1
I__99/I                                    InMux                          0              3764   1066  FALL       1
I__99/O                                    InMux                        217              3981   1066  FALL       1
I__100/I                                   CascadeMux                     0              3981   1066  FALL       1
I__100/O                                   CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_10_LC_16_10_1/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_9_LC_16_10_0/lcout
Path End         : myBlinker.M_counter_q_9_LC_16_10_0/in2
Capture Clock    : myBlinker.M_counter_q_9_LC_16_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_9_LC_16_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__102/I                                  LocalMux                       0              3455   1066  FALL       1
I__102/O                                  LocalMux                     309              3764   1066  FALL       1
I__103/I                                  InMux                          0              3764   1066  FALL       1
I__103/O                                  InMux                        217              3981   1066  FALL       1
I__104/I                                  CascadeMux                     0              3981   1066  FALL       1
I__104/O                                  CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_9_LC_16_10_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_8_LC_16_9_7/lcout
Path End         : myBlinker.M_counter_q_8_LC_16_9_7/in2
Capture Clock    : myBlinker.M_counter_q_8_LC_16_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_8_LC_16_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__106/I                                 LocalMux                       0              3455   1066  FALL       1
I__106/O                                 LocalMux                     309              3764   1066  FALL       1
I__107/I                                 InMux                          0              3764   1066  FALL       1
I__107/O                                 InMux                        217              3981   1066  FALL       1
I__108/I                                 CascadeMux                     0              3981   1066  FALL       1
I__108/O                                 CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_8_LC_16_9_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_7_LC_16_9_6/lcout
Path End         : myBlinker.M_counter_q_7_LC_16_9_6/in2
Capture Clock    : myBlinker.M_counter_q_7_LC_16_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_7_LC_16_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__110/I                                 LocalMux                       0              3455   1066  FALL       1
I__110/O                                 LocalMux                     309              3764   1066  FALL       1
I__111/I                                 InMux                          0              3764   1066  FALL       1
I__111/O                                 InMux                        217              3981   1066  FALL       1
I__112/I                                 CascadeMux                     0              3981   1066  FALL       1
I__112/O                                 CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_7_LC_16_9_6/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_6_LC_16_9_5/lcout
Path End         : myBlinker.M_counter_q_6_LC_16_9_5/in2
Capture Clock    : myBlinker.M_counter_q_6_LC_16_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_6_LC_16_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__114/I                                 LocalMux                       0              3455   1066  FALL       1
I__114/O                                 LocalMux                     309              3764   1066  FALL       1
I__115/I                                 InMux                          0              3764   1066  FALL       1
I__115/O                                 InMux                        217              3981   1066  FALL       1
I__116/I                                 CascadeMux                     0              3981   1066  FALL       1
I__116/O                                 CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_6_LC_16_9_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_5_LC_16_9_4/lcout
Path End         : myBlinker.M_counter_q_5_LC_16_9_4/in2
Capture Clock    : myBlinker.M_counter_q_5_LC_16_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_5_LC_16_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__56/I                                  LocalMux                       0              3455   1066  FALL       1
I__56/O                                  LocalMux                     309              3764   1066  FALL       1
I__57/I                                  InMux                          0              3764   1066  FALL       1
I__57/O                                  InMux                        217              3981   1066  FALL       1
I__58/I                                  CascadeMux                     0              3981   1066  FALL       1
I__58/O                                  CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_5_LC_16_9_4/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_4_LC_16_9_3/lcout
Path End         : myBlinker.M_counter_q_4_LC_16_9_3/in2
Capture Clock    : myBlinker.M_counter_q_4_LC_16_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_4_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__60/I                                  LocalMux                       0              3455   1066  FALL       1
I__60/O                                  LocalMux                     309              3764   1066  FALL       1
I__61/I                                  InMux                          0              3764   1066  FALL       1
I__61/O                                  InMux                        217              3981   1066  FALL       1
I__62/I                                  CascadeMux                     0              3981   1066  FALL       1
I__62/O                                  CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_4_LC_16_9_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_3_LC_16_9_2/lcout
Path End         : myBlinker.M_counter_q_3_LC_16_9_2/in2
Capture Clock    : myBlinker.M_counter_q_3_LC_16_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_3_LC_16_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__64/I                                  LocalMux                       0              3455   1066  FALL       1
I__64/O                                  LocalMux                     309              3764   1066  FALL       1
I__65/I                                  InMux                          0              3764   1066  FALL       1
I__65/O                                  InMux                        217              3981   1066  FALL       1
I__66/I                                  CascadeMux                     0              3981   1066  FALL       1
I__66/O                                  CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_3_LC_16_9_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_2_LC_16_9_1/lcout
Path End         : myBlinker.M_counter_q_2_LC_16_9_1/in2
Capture Clock    : myBlinker.M_counter_q_2_LC_16_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_2_LC_16_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__68/I                                  LocalMux                       0              3455   1066  FALL       1
I__68/O                                  LocalMux                     309              3764   1066  FALL       1
I__69/I                                  InMux                          0              3764   1066  FALL       1
I__69/O                                  InMux                        217              3981   1066  FALL       1
I__70/I                                  CascadeMux                     0              3981   1066  FALL       1
I__70/O                                  CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_2_LC_16_9_1/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_0_LC_15_9_4/lcout
Path End         : myBlinker.M_counter_q_0_LC_15_9_4/in3
Capture Clock    : myBlinker.M_counter_q_0_LC_15_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_0_LC_15_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_0_LC_15_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__72/I                                  LocalMux                       0              3455   1066  FALL       1
I__72/O                                  LocalMux                     309              3764   1066  FALL       1
I__74/I                                  InMux                          0              3764   1066  FALL       1
I__74/O                                  InMux                        217              3981   1066  FALL       1
myBlinker.M_counter_q_0_LC_15_9_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_0_LC_15_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_1_LC_15_9_0/lcout
Path End         : myBlinker.M_counter_q_1_LC_15_9_0/in3
Capture Clock    : myBlinker.M_counter_q_1_LC_15_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_1_LC_15_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__78/I                                  LocalMux                       0              3455   1066  FALL       1
I__78/O                                  LocalMux                     309              3764   1066  FALL       1
I__80/I                                  InMux                          0              3764   1066  FALL       1
I__80/O                                  InMux                        217              3981   1066  FALL       1
myBlinker.M_counter_q_1_LC_15_9_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_0_LC_15_9_4/lcout
Path End         : myBlinker.M_counter_q_1_LC_15_9_0/in1
Capture Clock    : myBlinker.M_counter_q_1_LC_15_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_0_LC_15_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_0_LC_15_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__72/I                                  LocalMux                       0              3455   1066  FALL       1
I__72/O                                  LocalMux                     309              3764   1066  FALL       1
I__75/I                                  InMux                          0              3764   1066  FALL       1
I__75/O                                  InMux                        217              3981   1066  FALL       1
myBlinker.M_counter_q_1_LC_15_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_0_LC_15_9_4/lcout
Path End         : myBlinker.M_counter_q_2_LC_16_9_1/in3
Capture Clock    : myBlinker.M_counter_q_2_LC_16_9_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_0_LC_15_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_0_LC_15_9_4/lcout               LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__71/I                                               LocalMux                       0              3455   1417  FALL       1
I__71/O                                               LocalMux                     309              3764   1417  FALL       1
I__73/I                                               InMux                          0              3764   1417  FALL       1
I__73/O                                               InMux                        217              3981   1417  FALL       1
I__76/I                                               CascadeMux                     0              3981   1417  FALL       1
I__76/O                                               CascadeMux                     0              3981   1417  FALL       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
myBlinker.un1_M_counter_d_cry_1_c_LC_16_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
I__67/I                                               InMux                          0              4114   1417  FALL       1
I__67/O                                               InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_2_LC_16_9_1/in3                 LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_23_LC_16_11_6/lcout
Path End         : myBlinker.M_counter_q_24_LC_16_11_7/in3
Capture Clock    : myBlinker.M_counter_q_24_LC_16_11_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_23_LC_16_11_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__205/I                                      LocalMux                       0              3455   1066  FALL       1
I__205/O                                      LocalMux                     309              3764   1066  FALL       1
I__206/I                                      InMux                          0              3764   1066  FALL       1
I__206/O                                      InMux                        217              3981   1066  FALL       1
I__207/I                                      CascadeMux                     0              3981   1066  FALL       1
I__207/O                                      CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_23_LC_16_11_6/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_23_LC_16_11_6/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__200/I                                      InMux                          0              4114   1417  FALL       1
I__200/O                                      InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_24_LC_16_11_7/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_22_LC_16_11_5/lcout
Path End         : myBlinker.M_counter_q_23_LC_16_11_6/in3
Capture Clock    : myBlinker.M_counter_q_23_LC_16_11_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_22_LC_16_11_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__118/I                                      LocalMux                       0              3455   1066  FALL       1
I__118/O                                      LocalMux                     309              3764   1066  FALL       1
I__119/I                                      InMux                          0              3764   1066  FALL       1
I__119/O                                      InMux                        217              3981   1066  FALL       1
I__120/I                                      CascadeMux                     0              3981   1066  FALL       1
I__120/O                                      CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_22_LC_16_11_5/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_22_LC_16_11_5/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__204/I                                      InMux                          0              4114   1417  FALL       1
I__204/O                                      InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_23_LC_16_11_6/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_21_LC_16_11_4/lcout
Path End         : myBlinker.M_counter_q_22_LC_16_11_5/in3
Capture Clock    : myBlinker.M_counter_q_22_LC_16_11_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_21_LC_16_11_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__122/I                                      LocalMux                       0              3455   1066  FALL       1
I__122/O                                      LocalMux                     309              3764   1066  FALL       1
I__123/I                                      InMux                          0              3764   1066  FALL       1
I__123/O                                      InMux                        217              3981   1066  FALL       1
I__124/I                                      CascadeMux                     0              3981   1066  FALL       1
I__124/O                                      CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_21_LC_16_11_4/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_21_LC_16_11_4/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__117/I                                      InMux                          0              4114   1417  FALL       1
I__117/O                                      InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_22_LC_16_11_5/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_20_LC_16_11_3/lcout
Path End         : myBlinker.M_counter_q_21_LC_16_11_4/in3
Capture Clock    : myBlinker.M_counter_q_21_LC_16_11_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_20_LC_16_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__126/I                                      LocalMux                       0              3455   1066  FALL       1
I__126/O                                      LocalMux                     309              3764   1066  FALL       1
I__127/I                                      InMux                          0              3764   1066  FALL       1
I__127/O                                      InMux                        217              3981   1066  FALL       1
I__128/I                                      CascadeMux                     0              3981   1066  FALL       1
I__128/O                                      CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_20_LC_16_11_3/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_20_LC_16_11_3/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__121/I                                      InMux                          0              4114   1417  FALL       1
I__121/O                                      InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_21_LC_16_11_4/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_19_LC_16_11_2/lcout
Path End         : myBlinker.M_counter_q_20_LC_16_11_3/in3
Capture Clock    : myBlinker.M_counter_q_20_LC_16_11_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_19_LC_16_11_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__130/I                                      LocalMux                       0              3455   1066  FALL       1
I__130/O                                      LocalMux                     309              3764   1066  FALL       1
I__131/I                                      InMux                          0              3764   1066  FALL       1
I__131/O                                      InMux                        217              3981   1066  FALL       1
I__132/I                                      CascadeMux                     0              3981   1066  FALL       1
I__132/O                                      CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_19_LC_16_11_2/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_19_LC_16_11_2/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__125/I                                      InMux                          0              4114   1417  FALL       1
I__125/O                                      InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_20_LC_16_11_3/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_18_LC_16_11_1/lcout
Path End         : myBlinker.M_counter_q_19_LC_16_11_2/in3
Capture Clock    : myBlinker.M_counter_q_19_LC_16_11_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_18_LC_16_11_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__134/I                                      LocalMux                       0              3455   1066  FALL       1
I__134/O                                      LocalMux                     309              3764   1066  FALL       1
I__135/I                                      InMux                          0              3764   1066  FALL       1
I__135/O                                      InMux                        217              3981   1066  FALL       1
I__136/I                                      CascadeMux                     0              3981   1066  FALL       1
I__136/O                                      CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_18_LC_16_11_1/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_18_LC_16_11_1/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__129/I                                      InMux                          0              4114   1417  FALL       1
I__129/O                                      InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_19_LC_16_11_2/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_17_LC_16_11_0/lcout
Path End         : myBlinker.M_counter_q_18_LC_16_11_1/in3
Capture Clock    : myBlinker.M_counter_q_18_LC_16_11_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_17_LC_16_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__138/I                                      LocalMux                       0              3455   1066  FALL       1
I__138/O                                      LocalMux                     309              3764   1066  FALL       1
I__139/I                                      InMux                          0              3764   1066  FALL       1
I__139/O                                      InMux                        217              3981   1066  FALL       1
I__140/I                                      CascadeMux                     0              3981   1066  FALL       1
I__140/O                                      CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_17_LC_16_11_0/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_17_LC_16_11_0/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__133/I                                      InMux                          0              4114   1417  FALL       1
I__133/O                                      InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_18_LC_16_11_1/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_15_LC_16_10_6/lcout
Path End         : myBlinker.M_counter_q_16_LC_16_10_7/in3
Capture Clock    : myBlinker.M_counter_q_16_LC_16_10_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_15_LC_16_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__146/I                                      LocalMux                       0              3455   1066  FALL       1
I__146/O                                      LocalMux                     309              3764   1066  FALL       1
I__147/I                                      InMux                          0              3764   1066  FALL       1
I__147/O                                      InMux                        217              3981   1066  FALL       1
I__148/I                                      CascadeMux                     0              3981   1066  FALL       1
I__148/O                                      CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_15_LC_16_10_6/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_15_LC_16_10_6/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__141/I                                      InMux                          0              4114   1417  FALL       1
I__141/O                                      InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_16_LC_16_10_7/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_14_LC_16_10_5/lcout
Path End         : myBlinker.M_counter_q_15_LC_16_10_6/in3
Capture Clock    : myBlinker.M_counter_q_15_LC_16_10_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_14_LC_16_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__82/I                                       LocalMux                       0              3455   1066  FALL       1
I__82/O                                       LocalMux                     309              3764   1066  FALL       1
I__83/I                                       InMux                          0              3764   1066  FALL       1
I__83/O                                       InMux                        217              3981   1066  FALL       1
I__84/I                                       CascadeMux                     0              3981   1066  FALL       1
I__84/O                                       CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_14_LC_16_10_5/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_14_LC_16_10_5/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__145/I                                      InMux                          0              4114   1417  FALL       1
I__145/O                                      InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_15_LC_16_10_6/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_13_LC_16_10_4/lcout
Path End         : myBlinker.M_counter_q_14_LC_16_10_5/in3
Capture Clock    : myBlinker.M_counter_q_14_LC_16_10_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_13_LC_16_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__86/I                                       LocalMux                       0              3455   1066  FALL       1
I__86/O                                       LocalMux                     309              3764   1066  FALL       1
I__87/I                                       InMux                          0              3764   1066  FALL       1
I__87/O                                       InMux                        217              3981   1066  FALL       1
I__88/I                                       CascadeMux                     0              3981   1066  FALL       1
I__88/O                                       CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_13_LC_16_10_4/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_13_LC_16_10_4/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__81/I                                       InMux                          0              4114   1417  FALL       1
I__81/O                                       InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_14_LC_16_10_5/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_12_LC_16_10_3/lcout
Path End         : myBlinker.M_counter_q_13_LC_16_10_4/in3
Capture Clock    : myBlinker.M_counter_q_13_LC_16_10_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_12_LC_16_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__90/I                                       LocalMux                       0              3455   1066  FALL       1
I__90/O                                       LocalMux                     309              3764   1066  FALL       1
I__91/I                                       InMux                          0              3764   1066  FALL       1
I__91/O                                       InMux                        217              3981   1066  FALL       1
I__92/I                                       CascadeMux                     0              3981   1066  FALL       1
I__92/O                                       CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_12_LC_16_10_3/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_12_LC_16_10_3/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__85/I                                       InMux                          0              4114   1417  FALL       1
I__85/O                                       InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_13_LC_16_10_4/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_11_LC_16_10_2/lcout
Path End         : myBlinker.M_counter_q_12_LC_16_10_3/in3
Capture Clock    : myBlinker.M_counter_q_12_LC_16_10_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_11_LC_16_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__94/I                                       LocalMux                       0              3455   1066  FALL       1
I__94/O                                       LocalMux                     309              3764   1066  FALL       1
I__95/I                                       InMux                          0              3764   1066  FALL       1
I__95/O                                       InMux                        217              3981   1066  FALL       1
I__96/I                                       CascadeMux                     0              3981   1066  FALL       1
I__96/O                                       CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_11_LC_16_10_2/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_11_LC_16_10_2/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__89/I                                       InMux                          0              4114   1417  FALL       1
I__89/O                                       InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_12_LC_16_10_3/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_10_LC_16_10_1/lcout
Path End         : myBlinker.M_counter_q_11_LC_16_10_2/in3
Capture Clock    : myBlinker.M_counter_q_11_LC_16_10_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_10_LC_16_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__98/I                                       LocalMux                       0              3455   1066  FALL       1
I__98/O                                       LocalMux                     309              3764   1066  FALL       1
I__99/I                                       InMux                          0              3764   1066  FALL       1
I__99/O                                       InMux                        217              3981   1066  FALL       1
I__100/I                                      CascadeMux                     0              3981   1066  FALL       1
I__100/O                                      CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_10_LC_16_10_1/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_10_LC_16_10_1/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__93/I                                       InMux                          0              4114   1417  FALL       1
I__93/O                                       InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_11_LC_16_10_2/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_9_LC_16_10_0/lcout
Path End         : myBlinker.M_counter_q_10_LC_16_10_1/in3
Capture Clock    : myBlinker.M_counter_q_10_LC_16_10_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_9_LC_16_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__102/I                                     LocalMux                       0              3455   1066  FALL       1
I__102/O                                     LocalMux                     309              3764   1066  FALL       1
I__103/I                                     InMux                          0              3764   1066  FALL       1
I__103/O                                     InMux                        217              3981   1066  FALL       1
I__104/I                                     CascadeMux                     0              3981   1066  FALL       1
I__104/O                                     CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_9_LC_16_10_0/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_9_LC_16_10_0/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__97/I                                      InMux                          0              4114   1417  FALL       1
I__97/O                                      InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_10_LC_16_10_1/in3      LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_7_LC_16_9_6/lcout
Path End         : myBlinker.M_counter_q_8_LC_16_9_7/in3
Capture Clock    : myBlinker.M_counter_q_8_LC_16_9_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_7_LC_16_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__110/I                                    LocalMux                       0              3455   1066  FALL       1
I__110/O                                    LocalMux                     309              3764   1066  FALL       1
I__111/I                                    InMux                          0              3764   1066  FALL       1
I__111/O                                    InMux                        217              3981   1066  FALL       1
I__112/I                                    CascadeMux                     0              3981   1066  FALL       1
I__112/O                                    CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_7_LC_16_9_6/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_7_LC_16_9_6/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__105/I                                    InMux                          0              4114   1417  FALL       1
I__105/O                                    InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_8_LC_16_9_7/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_6_LC_16_9_5/lcout
Path End         : myBlinker.M_counter_q_7_LC_16_9_6/in3
Capture Clock    : myBlinker.M_counter_q_7_LC_16_9_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_6_LC_16_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__114/I                                    LocalMux                       0              3455   1066  FALL       1
I__114/O                                    LocalMux                     309              3764   1066  FALL       1
I__115/I                                    InMux                          0              3764   1066  FALL       1
I__115/O                                    InMux                        217              3981   1066  FALL       1
I__116/I                                    CascadeMux                     0              3981   1066  FALL       1
I__116/O                                    CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_6_LC_16_9_5/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_6_LC_16_9_5/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__109/I                                    InMux                          0              4114   1417  FALL       1
I__109/O                                    InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_7_LC_16_9_6/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_5_LC_16_9_4/lcout
Path End         : myBlinker.M_counter_q_6_LC_16_9_5/in3
Capture Clock    : myBlinker.M_counter_q_6_LC_16_9_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_5_LC_16_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__56/I                                     LocalMux                       0              3455   1066  FALL       1
I__56/O                                     LocalMux                     309              3764   1066  FALL       1
I__57/I                                     InMux                          0              3764   1066  FALL       1
I__57/O                                     InMux                        217              3981   1066  FALL       1
I__58/I                                     CascadeMux                     0              3981   1066  FALL       1
I__58/O                                     CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_5_LC_16_9_4/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_5_LC_16_9_4/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__113/I                                    InMux                          0              4114   1417  FALL       1
I__113/O                                    InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_6_LC_16_9_5/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_4_LC_16_9_3/lcout
Path End         : myBlinker.M_counter_q_5_LC_16_9_4/in3
Capture Clock    : myBlinker.M_counter_q_5_LC_16_9_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_4_LC_16_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__60/I                                     LocalMux                       0              3455   1066  FALL       1
I__60/O                                     LocalMux                     309              3764   1066  FALL       1
I__61/I                                     InMux                          0              3764   1066  FALL       1
I__61/O                                     InMux                        217              3981   1066  FALL       1
I__62/I                                     CascadeMux                     0              3981   1066  FALL       1
I__62/O                                     CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_4_LC_16_9_3/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_4_LC_16_9_3/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__55/I                                     InMux                          0              4114   1417  FALL       1
I__55/O                                     InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_5_LC_16_9_4/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_3_LC_16_9_2/lcout
Path End         : myBlinker.M_counter_q_4_LC_16_9_3/in3
Capture Clock    : myBlinker.M_counter_q_4_LC_16_9_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_3_LC_16_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__64/I                                     LocalMux                       0              3455   1066  FALL       1
I__64/O                                     LocalMux                     309              3764   1066  FALL       1
I__65/I                                     InMux                          0              3764   1066  FALL       1
I__65/O                                     InMux                        217              3981   1066  FALL       1
I__66/I                                     CascadeMux                     0              3981   1066  FALL       1
I__66/O                                     CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_3_LC_16_9_2/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_3_LC_16_9_2/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__59/I                                     InMux                          0              4114   1417  FALL       1
I__59/O                                     InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_4_LC_16_9_3/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_2_LC_16_9_1/lcout
Path End         : myBlinker.M_counter_q_3_LC_16_9_2/in3
Capture Clock    : myBlinker.M_counter_q_3_LC_16_9_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_2_LC_16_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__68/I                                     LocalMux                       0              3455   1066  FALL       1
I__68/O                                     LocalMux                     309              3764   1066  FALL       1
I__69/I                                     InMux                          0              3764   1066  FALL       1
I__69/O                                     InMux                        217              3981   1066  FALL       1
I__70/I                                     CascadeMux                     0              3981   1066  FALL       1
I__70/O                                     CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_2_LC_16_9_1/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
myBlinker.M_counter_q_2_LC_16_9_1/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__63/I                                     InMux                          0              4114   1417  FALL       1
I__63/O                                     InMux                        217              4332   1417  FALL       1
myBlinker.M_counter_q_3_LC_16_9_2/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_24_LC_16_11_7/lcout
Path End         : myBlinker.M_counter_q_25_LC_16_12_0/in3
Capture Clock    : myBlinker.M_counter_q_25_LC_16_12_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_24_LC_16_11_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__201/I                                      LocalMux                       0              3455   1066  FALL       1
I__201/O                                      LocalMux                     309              3764   1066  FALL       1
I__202/I                                      InMux                          0              3764   1066  FALL       1
I__202/O                                      InMux                        217              3981   1066  FALL       1
I__203/I                                      CascadeMux                     0              3981   1066  FALL       1
I__203/O                                      CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_24_LC_16_11_7/in2       LogicCell40_SEQ_MODE_1000      0              3981   1592  FALL       1
myBlinker.M_counter_q_24_LC_16_11_7/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1592  FALL       1
IN_MUX_bfv_16_12_0_/carryinitin               ICE_CARRY_IN_MUX               0              4114   1592  FALL       1
IN_MUX_bfv_16_12_0_/carryinitout              ICE_CARRY_IN_MUX             175              4290   1592  FALL       1
I__199/I                                      InMux                          0              4290   1592  FALL       1
I__199/O                                      InMux                        217              4507   1592  FALL       1
myBlinker.M_counter_q_25_LC_16_12_0/in3       LogicCell40_SEQ_MODE_1000      0              4507   1592  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_16_LC_16_10_7/lcout
Path End         : myBlinker.M_counter_q_17_LC_16_11_0/in3
Capture Clock    : myBlinker.M_counter_q_17_LC_16_11_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_16_LC_16_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__142/I                                      LocalMux                       0              3455   1066  FALL       1
I__142/O                                      LocalMux                     309              3764   1066  FALL       1
I__143/I                                      InMux                          0              3764   1066  FALL       1
I__143/O                                      InMux                        217              3981   1066  FALL       1
I__144/I                                      CascadeMux                     0              3981   1066  FALL       1
I__144/O                                      CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_16_LC_16_10_7/in2       LogicCell40_SEQ_MODE_1000      0              3981   1592  FALL       1
myBlinker.M_counter_q_16_LC_16_10_7/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1592  FALL       1
IN_MUX_bfv_16_11_0_/carryinitin               ICE_CARRY_IN_MUX               0              4114   1592  FALL       1
IN_MUX_bfv_16_11_0_/carryinitout              ICE_CARRY_IN_MUX             175              4290   1592  FALL       2
I__137/I                                      InMux                          0              4290   1592  FALL       1
I__137/O                                      InMux                        217              4507   1592  FALL       1
myBlinker.M_counter_q_17_LC_16_11_0/in3       LogicCell40_SEQ_MODE_1000      0              4507   1592  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_8_LC_16_9_7/lcout
Path End         : myBlinker.M_counter_q_9_LC_16_10_0/in3
Capture Clock    : myBlinker.M_counter_q_9_LC_16_10_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_8_LC_16_9_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__106/I                                    LocalMux                       0              3455   1066  FALL       1
I__106/O                                    LocalMux                     309              3764   1066  FALL       1
I__107/I                                    InMux                          0              3764   1066  FALL       1
I__107/O                                    InMux                        217              3981   1066  FALL       1
I__108/I                                    CascadeMux                     0              3981   1066  FALL       1
I__108/O                                    CascadeMux                     0              3981   1066  FALL       1
myBlinker.M_counter_q_8_LC_16_9_7/in2       LogicCell40_SEQ_MODE_1000      0              3981   1592  FALL       1
myBlinker.M_counter_q_8_LC_16_9_7/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1592  FALL       1
IN_MUX_bfv_16_10_0_/carryinitin             ICE_CARRY_IN_MUX               0              4114   1592  FALL       1
IN_MUX_bfv_16_10_0_/carryinitout            ICE_CARRY_IN_MUX             175              4290   1592  FALL       2
I__101/I                                    InMux                          0              4290   1592  FALL       1
I__101/O                                    InMux                        217              4507   1592  FALL       1
myBlinker.M_counter_q_9_LC_16_10_0/in3      LogicCell40_SEQ_MODE_1000      0              4507   1592  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_25_LC_16_12_0/sr
Capture Clock    : myBlinker.M_counter_q_25_LC_16_12_0/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__175/I                                                 SRMux                          0              4619   2259  FALL       1
I__175/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_25_LC_16_12_0/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_24_LC_16_11_7/sr
Capture Clock    : myBlinker.M_counter_q_24_LC_16_11_7/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__176/I                                                 SRMux                          0              4619   2259  FALL       1
I__176/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_24_LC_16_11_7/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_24_LC_16_11_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_23_LC_16_11_6/sr
Capture Clock    : myBlinker.M_counter_q_23_LC_16_11_6/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__176/I                                                 SRMux                          0              4619   2259  FALL       1
I__176/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_23_LC_16_11_6/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_23_LC_16_11_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_22_LC_16_11_5/sr
Capture Clock    : myBlinker.M_counter_q_22_LC_16_11_5/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__176/I                                                 SRMux                          0              4619   2259  FALL       1
I__176/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_22_LC_16_11_5/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_22_LC_16_11_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_21_LC_16_11_4/sr
Capture Clock    : myBlinker.M_counter_q_21_LC_16_11_4/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__176/I                                                 SRMux                          0              4619   2259  FALL       1
I__176/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_21_LC_16_11_4/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_21_LC_16_11_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_20_LC_16_11_3/sr
Capture Clock    : myBlinker.M_counter_q_20_LC_16_11_3/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__176/I                                                 SRMux                          0              4619   2259  FALL       1
I__176/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_20_LC_16_11_3/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_20_LC_16_11_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_19_LC_16_11_2/sr
Capture Clock    : myBlinker.M_counter_q_19_LC_16_11_2/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__176/I                                                 SRMux                          0              4619   2259  FALL       1
I__176/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_19_LC_16_11_2/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_19_LC_16_11_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_18_LC_16_11_1/sr
Capture Clock    : myBlinker.M_counter_q_18_LC_16_11_1/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__176/I                                                 SRMux                          0              4619   2259  FALL       1
I__176/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_18_LC_16_11_1/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_18_LC_16_11_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_17_LC_16_11_0/sr
Capture Clock    : myBlinker.M_counter_q_17_LC_16_11_0/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__176/I                                                 SRMux                          0              4619   2259  FALL       1
I__176/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_17_LC_16_11_0/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__154/I                                          ClkMux                         0              2607  RISE       1
I__154/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_17_LC_16_11_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_16_LC_16_10_7/sr
Capture Clock    : myBlinker.M_counter_q_16_LC_16_10_7/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__177/I                                                 SRMux                          0              4619   2259  FALL       1
I__177/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_16_LC_16_10_7/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_16_LC_16_10_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_15_LC_16_10_6/sr
Capture Clock    : myBlinker.M_counter_q_15_LC_16_10_6/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__177/I                                                 SRMux                          0              4619   2259  FALL       1
I__177/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_15_LC_16_10_6/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_15_LC_16_10_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_14_LC_16_10_5/sr
Capture Clock    : myBlinker.M_counter_q_14_LC_16_10_5/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__177/I                                                 SRMux                          0              4619   2259  FALL       1
I__177/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_14_LC_16_10_5/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_14_LC_16_10_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_13_LC_16_10_4/sr
Capture Clock    : myBlinker.M_counter_q_13_LC_16_10_4/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__177/I                                                 SRMux                          0              4619   2259  FALL       1
I__177/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_13_LC_16_10_4/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_13_LC_16_10_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_12_LC_16_10_3/sr
Capture Clock    : myBlinker.M_counter_q_12_LC_16_10_3/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__177/I                                                 SRMux                          0              4619   2259  FALL       1
I__177/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_12_LC_16_10_3/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_12_LC_16_10_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_11_LC_16_10_2/sr
Capture Clock    : myBlinker.M_counter_q_11_LC_16_10_2/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__177/I                                                 SRMux                          0              4619   2259  FALL       1
I__177/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_11_LC_16_10_2/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_11_LC_16_10_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_10_LC_16_10_1/sr
Capture Clock    : myBlinker.M_counter_q_10_LC_16_10_1/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__177/I                                                 SRMux                          0              4619   2259  FALL       1
I__177/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_10_LC_16_10_1/sr                   LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_10_LC_16_10_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_9_LC_16_10_0/sr
Capture Clock    : myBlinker.M_counter_q_9_LC_16_10_0/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__177/I                                                 SRMux                          0              4619   2259  FALL       1
I__177/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_9_LC_16_10_0/sr                    LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__152/I                                          ClkMux                         0              2607  RISE       1
I__152/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_9_LC_16_10_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_8_LC_16_9_7/sr
Capture Clock    : myBlinker.M_counter_q_8_LC_16_9_7/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__178/I                                                 SRMux                          0              4619   2259  FALL       1
I__178/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_8_LC_16_9_7/sr                     LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_8_LC_16_9_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_7_LC_16_9_6/sr
Capture Clock    : myBlinker.M_counter_q_7_LC_16_9_6/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__178/I                                                 SRMux                          0              4619   2259  FALL       1
I__178/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_7_LC_16_9_6/sr                     LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_7_LC_16_9_6/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_6_LC_16_9_5/sr
Capture Clock    : myBlinker.M_counter_q_6_LC_16_9_5/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__178/I                                                 SRMux                          0              4619   2259  FALL       1
I__178/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_6_LC_16_9_5/sr                     LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_6_LC_16_9_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_5_LC_16_9_4/sr
Capture Clock    : myBlinker.M_counter_q_5_LC_16_9_4/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__178/I                                                 SRMux                          0              4619   2259  FALL       1
I__178/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_5_LC_16_9_4/sr                     LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_5_LC_16_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_4_LC_16_9_3/sr
Capture Clock    : myBlinker.M_counter_q_4_LC_16_9_3/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__178/I                                                 SRMux                          0              4619   2259  FALL       1
I__178/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_4_LC_16_9_3/sr                     LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_4_LC_16_9_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_3_LC_16_9_2/sr
Capture Clock    : myBlinker.M_counter_q_3_LC_16_9_2/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__178/I                                                 SRMux                          0              4619   2259  FALL       1
I__178/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_3_LC_16_9_2/sr                     LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_3_LC_16_9_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_2_LC_16_9_1/sr
Capture Clock    : myBlinker.M_counter_q_2_LC_16_9_1/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__178/I                                                 SRMux                          0              4619   2259  FALL       1
I__178/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_2_LC_16_9_1/sr                     LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__151/I                                          ClkMux                         0              2607  RISE       1
I__151/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_2_LC_16_9_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_0_LC_15_9_4/sr
Capture Clock    : myBlinker.M_counter_q_0_LC_15_9_4/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__179/I                                                 SRMux                          0              4619   2259  FALL       1
I__179/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_0_LC_15_9_4/sr                     LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_0_LC_15_9_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_17_32_2/lcout
Path End         : myBlinker.M_counter_q_1_LC_15_9_0/sr
Capture Clock    : myBlinker.M_counter_q_1_LC_15_9_0/clk
Hold Constraint  : 0p
Path slack       : 2259p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_17_32_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   2259  FALL       1
I__171/I                                                 LocalMux                       0              3455   2259  FALL       1
I__171/O                                                 LocalMux                     309              3764   2259  FALL       1
I__172/I                                                 IoInMux                        0              3764   2259  FALL       1
I__172/O                                                 IoInMux                      217              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3981   2259  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              4542   2259  FALL      26
I__173/I                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__173/O                                                 gio2CtrlBuf                    0              4542   2259  FALL       1
I__174/I                                                 GlobalMux                      0              4542   2259  FALL       1
I__174/O                                                 GlobalMux                     77              4619   2259  FALL       1
I__179/I                                                 SRMux                          0              4619   2259  FALL       1
I__179/O                                                 SRMux                        358              4977   2259  FALL       1
myBlinker.M_counter_q_1_LC_15_9_0/sr                     LogicCell40_SEQ_MODE_1000      0              4977   2259  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__153/I                                          ClkMux                         0              2607  RISE       1
I__153/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_1_LC_15_9_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_17_32_7/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_17_32_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3115
---------------------------------------   ---- 
End-of-path arrival time (ps)             3115
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__159/I                               Odrv12                         0              1053   +INF  FALL       1
I__159/O                               Odrv12                       540              1593   +INF  FALL       1
I__160/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__160/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__161/I                               Span12Mux_s11_v                0              2133   +INF  FALL       1
I__161/O                               Span12Mux_s11_v              456              2589   +INF  FALL       1
I__162/I                               LocalMux                       0              2589   +INF  FALL       1
I__162/O                               LocalMux                     309              2897   +INF  FALL       1
I__163/I                               InMux                          0              2897   +INF  FALL       1
I__163/O                               InMux                        217              3115   +INF  FALL       1
reset_cond.M_stage_q_0_LC_17_32_7/in3  LogicCell40_SEQ_MODE_1000      0              3115   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_17_32_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_17_32_5/in1
Capture Clock    : reset_cond.M_stage_q_1_LC_17_32_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3065
---------------------------------------   ---- 
End-of-path arrival time (ps)             3065
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__159/I                               Odrv12                         0              1003   +INF  FALL       1
I__159/O                               Odrv12                       540              1543   +INF  FALL       1
I__160/I                               Span12Mux_v                    0              1543   +INF  FALL       1
I__160/O                               Span12Mux_v                  540              2083   +INF  FALL       1
I__161/I                               Span12Mux_s11_v                0              2083   +INF  FALL       1
I__161/O                               Span12Mux_s11_v              456              2539   +INF  FALL       1
I__162/I                               LocalMux                       0              2539   +INF  FALL       1
I__162/O                               LocalMux                     309              2847   +INF  FALL       1
I__164/I                               InMux                          0              2847   +INF  FALL       1
I__164/O                               InMux                        217              3065   +INF  FALL       1
reset_cond.M_stage_q_1_LC_17_32_5/in1  LogicCell40_SEQ_MODE_1000      0              3065   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_17_32_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : usb_rx
Path End         : usb_tx
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6815
---------------------------------------   ---- 
End-of-path arrival time (ps)             6815
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
usb_rx                            cu_top_0                    0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/DOUT            IO_PAD                    590               590   +INF  RISE       1
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__51/I                           Odrv12                      0              1053   +INF  FALL       1
I__51/O                           Odrv12                    540              1593   +INF  FALL       1
I__52/I                           Span12Mux_s0_v              0              1593   +INF  FALL       1
I__52/O                           Span12Mux_s0_v            105              1698   +INF  FALL       1
I__53/I                           LocalMux                    0              1698   +INF  FALL       1
I__53/O                           LocalMux                  309              2007   +INF  FALL       1
I__54/I                           IoInMux                     0              2007   +INF  FALL       1
I__54/O                           IoInMux                   217              2224   +INF  FALL       1
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2224   +INF  FALL       1
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4461   +INF  FALL       1
usb_tx_obuf_iopad/DIN             IO_PAD                      0              4461   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              6815   +INF  FALL       1
usb_tx                            cu_top_0                    0              6815   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_25_LC_16_12_0/lcout
Path End         : led[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7017
-------------------------------------   ----- 
End-of-path arrival time (ps)           10472
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__181/I                                   Odrv4                          0              3455   +INF  RISE       1
I__181/O                                   Odrv4                        351              3806   +INF  RISE       1
I__183/I                                   Span4Mux_h                     0              3806   +INF  RISE       1
I__183/O                                   Span4Mux_h                   302              4107   +INF  RISE       1
I__184/I                                   Span4Mux_h                     0              4107   +INF  RISE       1
I__184/O                                   Span4Mux_h                   302              4409   +INF  RISE       1
I__185/I                                   Span4Mux_h                     0              4409   +INF  RISE       1
I__185/O                                   Span4Mux_h                   302              4711   +INF  RISE       1
I__186/I                                   Span4Mux_v                     0              4711   +INF  RISE       1
I__186/O                                   Span4Mux_v                   351              5061   +INF  RISE       1
I__188/I                                   Span4Mux_s3_h                  0              5061   +INF  RISE       1
I__188/O                                   Span4Mux_s3_h                231              5293   +INF  RISE       1
I__190/I                                   LocalMux                       0              5293   +INF  RISE       1
I__190/O                                   LocalMux                     330              5622   +INF  RISE       1
I__192/I                                   IoInMux                        0              5622   +INF  RISE       1
I__192/O                                   IoInMux                      259              5882   +INF  RISE       1
led_obuf_0_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5882   +INF  RISE       1
led_obuf_0_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8119   +INF  FALL       1
led_obuf_0_iopad/DIN                       IO_PAD                         0              8119   +INF  FALL       1
led_obuf_0_iopad/PACKAGEPIN:out            IO_PAD                      2353             10472   +INF  FALL       1
led[0]                                     cu_top_0                       0             10472   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_25_LC_16_12_0/lcout
Path End         : led[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7312
-------------------------------------   ----- 
End-of-path arrival time (ps)           10767
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       5
I__181/I                                   Odrv4                          0              3455   +INF  FALL       1
I__181/O                                   Odrv4                        372              3827   +INF  FALL       1
I__183/I                                   Span4Mux_h                     0              3827   +INF  FALL       1
I__183/O                                   Span4Mux_h                   316              4143   +INF  FALL       1
I__184/I                                   Span4Mux_h                     0              4143   +INF  FALL       1
I__184/O                                   Span4Mux_h                   316              4458   +INF  FALL       1
I__185/I                                   Span4Mux_h                     0              4458   +INF  FALL       1
I__185/O                                   Span4Mux_h                   316              4774   +INF  FALL       1
I__187/I                                   Span4Mux_s3_h                  0              4774   +INF  FALL       1
I__187/O                                   Span4Mux_s3_h                231              5005   +INF  FALL       1
I__189/I                                   IoSpan4Mux                     0              5005   +INF  FALL       1
I__189/O                                   IoSpan4Mux                   323              5328   +INF  FALL       1
I__191/I                                   IoSpan4Mux                     0              5328   +INF  FALL       1
I__191/O                                   IoSpan4Mux                   323              5650   +INF  FALL       1
I__193/I                                   LocalMux                       0              5650   +INF  FALL       1
I__193/O                                   LocalMux                     309              5959   +INF  FALL       1
I__196/I                                   IoInMux                        0              5959   +INF  FALL       1
I__196/O                                   IoInMux                      217              6176   +INF  FALL       1
led_obuf_3_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6176   +INF  FALL       1
led_obuf_3_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8414   +INF  FALL       1
led_obuf_3_iopad/DIN                       IO_PAD                         0              8414   +INF  FALL       1
led_obuf_3_iopad/PACKAGEPIN:out            IO_PAD                      2353             10767   +INF  FALL       1
led[3]                                     cu_top_0                       0             10767   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_17_32_3/in1
Capture Clock    : reset_cond.M_stage_q_2_LC_17_32_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3115
---------------------------------------   ---- 
End-of-path arrival time (ps)             3115
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__159/I                               Odrv12                         0              1053   +INF  FALL       1
I__159/O                               Odrv12                       540              1593   +INF  FALL       1
I__160/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__160/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__161/I                               Span12Mux_s11_v                0              2133   +INF  FALL       1
I__161/O                               Span12Mux_s11_v              456              2589   +INF  FALL       1
I__162/I                               LocalMux                       0              2589   +INF  FALL       1
I__162/O                               LocalMux                     309              2897   +INF  FALL       1
I__165/I                               InMux                          0              2897   +INF  FALL       1
I__165/O                               InMux                        217              3115   +INF  FALL       1
reset_cond.M_stage_q_2_LC_17_32_3/in1  LogicCell40_SEQ_MODE_1000      0              3115   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_17_32_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_17_32_2/in0
Capture Clock    : reset_cond.M_stage_q_3_LC_17_32_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3115
---------------------------------------   ---- 
End-of-path arrival time (ps)             3115
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__159/I                               Odrv12                         0              1053   +INF  FALL       1
I__159/O                               Odrv12                       540              1593   +INF  FALL       1
I__160/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__160/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__161/I                               Span12Mux_s11_v                0              2133   +INF  FALL       1
I__161/O                               Span12Mux_s11_v              456              2589   +INF  FALL       1
I__162/I                               LocalMux                       0              2589   +INF  FALL       1
I__162/O                               LocalMux                     309              2897   +INF  FALL       1
I__166/I                               InMux                          0              2897   +INF  FALL       1
I__166/O                               InMux                        217              3115   +INF  FALL       1
reset_cond.M_stage_q_3_LC_17_32_2/in0  LogicCell40_SEQ_MODE_1000      0              3115   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__156/I                                          ClkMux                         0              2607  RISE       1
I__156/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_17_32_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_25_LC_16_12_0/lcout
Path End         : led[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7242
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__181/I                                   Odrv4                          0              3455   +INF  RISE       1
I__181/O                                   Odrv4                        351              3806   +INF  RISE       1
I__183/I                                   Span4Mux_h                     0              3806   +INF  RISE       1
I__183/O                                   Span4Mux_h                   302              4107   +INF  RISE       1
I__184/I                                   Span4Mux_h                     0              4107   +INF  RISE       1
I__184/O                                   Span4Mux_h                   302              4409   +INF  RISE       1
I__185/I                                   Span4Mux_h                     0              4409   +INF  RISE       1
I__185/O                                   Span4Mux_h                   302              4711   +INF  RISE       1
I__187/I                                   Span4Mux_s3_h                  0              4711   +INF  RISE       1
I__187/O                                   Span4Mux_s3_h                231              4942   +INF  RISE       1
I__189/I                                   IoSpan4Mux                     0              4942   +INF  RISE       1
I__189/O                                   IoSpan4Mux                   288              5230   +INF  RISE       1
I__191/I                                   IoSpan4Mux                     0              5230   +INF  RISE       1
I__191/O                                   IoSpan4Mux                   288              5517   +INF  RISE       1
I__194/I                                   LocalMux                       0              5517   +INF  RISE       1
I__194/O                                   LocalMux                     330              5847   +INF  RISE       1
I__197/I                                   IoInMux                        0              5847   +INF  RISE       1
I__197/O                                   IoInMux                      259              6106   +INF  RISE       1
led_obuf_2_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6106   +INF  RISE       1
led_obuf_2_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8344   +INF  FALL       1
led_obuf_2_iopad/DIN                       IO_PAD                         0              8344   +INF  FALL       1
led_obuf_2_iopad/PACKAGEPIN:out            IO_PAD                      2353             10697   +INF  FALL       1
led[2]                                     cu_top_0                       0             10697   +INF  FALL       1


++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : myBlinker.M_counter_q_25_LC_16_12_0/lcout
Path End         : led[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7242
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__149/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__149/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__150/I                                          GlobalMux                      0              2452  RISE       1
I__150/O                                          GlobalMux                    154              2607  RISE       1
I__155/I                                          ClkMux                         0              2607  RISE       1
I__155/O                                          ClkMux                       309              2915  RISE       1
myBlinker.M_counter_q_25_LC_16_12_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
myBlinker.M_counter_q_25_LC_16_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__181/I                                   Odrv4                          0              3455   +INF  RISE       1
I__181/O                                   Odrv4                        351              3806   +INF  RISE       1
I__183/I                                   Span4Mux_h                     0              3806   +INF  RISE       1
I__183/O                                   Span4Mux_h                   302              4107   +INF  RISE       1
I__184/I                                   Span4Mux_h                     0              4107   +INF  RISE       1
I__184/O                                   Span4Mux_h                   302              4409   +INF  RISE       1
I__185/I                                   Span4Mux_h                     0              4409   +INF  RISE       1
I__185/O                                   Span4Mux_h                   302              4711   +INF  RISE       1
I__187/I                                   Span4Mux_s3_h                  0              4711   +INF  RISE       1
I__187/O                                   Span4Mux_s3_h                231              4942   +INF  RISE       1
I__189/I                                   IoSpan4Mux                     0              4942   +INF  RISE       1
I__189/O                                   IoSpan4Mux                   288              5230   +INF  RISE       1
I__191/I                                   IoSpan4Mux                     0              5230   +INF  RISE       1
I__191/O                                   IoSpan4Mux                   288              5517   +INF  RISE       1
I__195/I                                   LocalMux                       0              5517   +INF  RISE       1
I__195/O                                   LocalMux                     330              5847   +INF  RISE       1
I__198/I                                   IoInMux                        0              5847   +INF  RISE       1
I__198/O                                   IoInMux                      259              6106   +INF  RISE       1
led_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6106   +INF  RISE       1
led_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8344   +INF  FALL       1
led_obuf_1_iopad/DIN                       IO_PAD                         0              8344   +INF  FALL       1
led_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                      2353             10697   +INF  FALL       1
led[1]                                     cu_top_0                       0             10697   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

