Time resolution is 1 ps
$finish called at time : 470 ns : File "/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_6/verilog/ram_2port_tb.v" Line 68
