Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5f1b9c196aa14cb5a7a91143bd475170 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot arbiter_behav xil_defaultlib.arbiter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-4187] File "H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.srcs/sources_1/new/arbiter.vhdl" Line 83 : The "Vhdl 2008 Condition Operator" is not supported yet for simulation.
