{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582930029267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582930029268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 16:47:09 2020 " "Processing started: Fri Feb 28 16:47:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582930029268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930029268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picorv32_fast_serial -c picorv32_fast_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off picorv32_fast_serial -c picorv32_fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930029268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582930029466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582930029466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(300) " "Verilog HDL warning at picorv32.v(300): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036599 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(320) " "Verilog HDL warning at picorv32.v(320): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036599 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(327) " "Verilog HDL warning at picorv32.v(327): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036599 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(331) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(331)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036600 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(386) " "Verilog HDL warning at picorv32.v(386): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036600 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(388) " "Verilog HDL warning at picorv32.v(388): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036600 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(402) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(402)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036600 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1036) " "Verilog HDL warning at picorv32.v(1036): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1036 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1116) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1116)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1245) " "Verilog HDL warning at picorv32.v(1245): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1246) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1246)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1246) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1246)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1262) " "Verilog HDL warning at picorv32.v(1262): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1263) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1263)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1263) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1263)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1306) " "Verilog HDL warning at picorv32.v(1306): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1306 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1309) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1309)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1344) " "Verilog HDL warning at picorv32.v(1344): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1399) " "Verilog HDL warning at picorv32.v(1399): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1400) " "Verilog HDL warning at picorv32.v(1400): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1412) " "Verilog HDL warning at picorv32.v(1412): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1413) " "Verilog HDL warning at picorv32.v(1413): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1431) " "Verilog HDL warning at picorv32.v(1431): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1432) " "Verilog HDL warning at picorv32.v(1432): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1435) " "Verilog HDL warning at picorv32.v(1435): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1435 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1456) " "Verilog HDL warning at picorv32.v(1456): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1456 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1486) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1486)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1486 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1486) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1486)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1486 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1498) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1498)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1498 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1581) " "Verilog HDL warning at picorv32.v(1581): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1581 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1582) " "Verilog HDL warning at picorv32.v(1582): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1582 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1584) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1584)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1584 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1628) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1628)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1628 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1628) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1628)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1628 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1736) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1736)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1736 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1767) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1767)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1767 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1837) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1837)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1837 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1837) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1837)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1837 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1845) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1845)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1845 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1845) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1845)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1845 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1860) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1860)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1860 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1860) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1860)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1860 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1885) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1885)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1885 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1885) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1885)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1885 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036603 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1902) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1902)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1902 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036603 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1902) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1902)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1902 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036603 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1968) " "Verilog HDL warning at picorv32.v(1968): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1968 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036603 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1397) " "Verilog HDL information at picorv32.v(1397): always construct contains both blocking and non-blocking assignments" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1397 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582930036603 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2461) " "Verilog HDL warning at picorv32.v(2461): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2461 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930036603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file picorv32/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036605 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036605 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036605 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036605 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036605 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036605 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036605 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon " "Found entity 1: picorv32_soc_avalon" {  } { { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_irq_mapper " "Found entity 1: picorv32_soc_avalon_irq_mapper" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_irq_mapper.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0 " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_rsp_mux " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_rsp_mux" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_mux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036612 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_rsp_demux " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_rsp_demux" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_demux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_cmd_mux " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_cmd_mux" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_mux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_cmd_demux " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_cmd_demux" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_demux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036615 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel picorv32_soc_avalon_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at picorv32_soc_avalon_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582930036618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel picorv32_soc_avalon_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at picorv32_soc_avalon_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582930036618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_router_001_default_decode " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_router_001_default_decode" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036618 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_soc_avalon_mm_interconnect_0_router_001 " "Found entity 2: picorv32_soc_avalon_mm_interconnect_0_router_001" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel picorv32_soc_avalon_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at picorv32_soc_avalon_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582930036618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel picorv32_soc_avalon_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at picorv32_soc_avalon_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582930036618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_router_default_decode " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_router_default_decode" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036619 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_soc_avalon_mm_interconnect_0_router " "Found entity 2: picorv32_soc_avalon_mm_interconnect_0_router" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_avalon " "Found entity 1: picorv32_avalon" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/led_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/led_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_gpio " "Found entity 1: led_gpio" {  } { { "picorv32_soc_avalon/synthesis/submodules/led_gpio.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/led_gpio.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_fpga_rom " "Found entity 1: picorv32_soc_avalon_fpga_rom" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_fpga_ram " "Found entity 1: picorv32_soc_avalon_fpga_ram" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036625 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 picorv32_fast_serial.v(18) " "Verilog HDL Expression warning at picorv32_fast_serial.v(18): truncated literal to match 4 bits" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582930036625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_fast_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_fast_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_fast_serial " "Found entity 1: picorv32_fast_serial" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL12M.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL12M.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12M " "Found entity 1: PLL12M" {  } { { "PLL12M.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/PLL12M.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "picorv32_fast_serial " "Elaborating entity \"picorv32_fast_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582930036691 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_pll picorv32_fast_serial.v(8) " "Verilog HDL or VHDL warning at picorv32_fast_serial.v(8): object \"reset_pll\" assigned a value but never read" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582930036692 "|picorv32_fast_serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 picorv32_fast_serial.v(32) " "Verilog HDL assignment warning at picorv32_fast_serial.v(32): truncated value with size 32 to match size of target (16)" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582930036692 "|picorv32_fast_serial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12M PLL12M:PLL12M_inst " "Elaborating entity \"PLL12M\" for hierarchy \"PLL12M:PLL12M_inst\"" {  } { { "picorv32_fast_serial.v" "PLL12M_inst" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930036697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL12M:PLL12M_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL12M:PLL12M_inst\|altpll:altpll_component\"" {  } { { "PLL12M.v" "altpll_component" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/PLL12M.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930036725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL12M:PLL12M_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL12M:PLL12M_inst\|altpll:altpll_component\"" {  } { { "PLL12M.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/PLL12M.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930036726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL12M:PLL12M_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL12M:PLL12M_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 133 " "Parameter \"clk0_multiply_by\" = \"133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 133 " "Parameter \"clk1_multiply_by\" = \"133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 3759 " "Parameter \"clk1_phase_shift\" = \"3759\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL12M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL12M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930036726 ""}  } { { "PLL12M.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/PLL12M.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582930036726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL12M_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL12M_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12M_altpll " "Found entity 1: PLL12M_altpll" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/PLL12M_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930036755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12M_altpll PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated " "Elaborating entity \"PLL12M_altpll\" for hierarchy \"PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930036756 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "soc picorv32_soc " "Node instance \"soc\" instantiates undefined entity \"picorv32_soc\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "picorv32_fast_serial.v" "soc" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1582930036758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/output_files/picorv32_fast_serial.map.smsg " "Generated suppressed messages file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/output_files/picorv32_fast_serial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930036787 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "928 " "Peak virtual memory: 928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582930037515 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 28 16:47:17 2020 " "Processing ended: Fri Feb 28 16:47:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582930037515 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582930037515 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582930037515 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930037515 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 30 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 30 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930037587 ""}
