

================================================================
== Vitis HLS Report for 'PE_wrapper_3_1_x0'
================================================================
* Date:           Fri Sep 16 23:42:41 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  25170937|  25170937|  83.895 ms|  83.895 ms|  25170937|  25170937|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                                                                                        |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |                                                Loop Name                                               |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- PE_wrapper_3_1_x0_loop_1_PE_wrapper_3_1_x0_loop_2                                                     |  25170936|  25170936|   1048789|          -|          -|       24|        no|
        | + PE_wrapper_3_1_x0_loop_3                                                                             |       144|       144|        18|          -|          -|        8|        no|
        |  ++ PE_wrapper_3_1_x0_loop_4                                                                           |        16|        16|         1|          -|          -|       16|        no|
        | + PE_wrapper_3_1_x0_loop_5_PE_wrapper_3_1_x0_loop_7_PE_wrapper_3_1_x0_loop_8_PE_wrapper_3_1_x0_loop_9  |   1048641|   1048641|        67|          1|          1|  1048576|       yes|
        +--------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 67


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 1
  Pipeline-0 : II = 1, D = 67, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 4 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 72 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 5 
72 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_1_x0148, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_1_x0110, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_1_x0109, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_1_x070, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_1_x069, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_2_x054, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_1_x053, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_1_x0148, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_1_x0110, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_1_x0109, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_1_x070, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_1_x069, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_2_x054, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_1_x053, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%local_D = alloca i64 1" [./dut.cpp:7766]   --->   Operation 87 'alloca' 'local_D' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln7766 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_D, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:7766]   --->   Operation 88 'specmemcore' 'specmemcore_ln7766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln7769 = br void" [./dut.cpp:7769]   --->   Operation 89 'br' 'br_ln7769' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten87 = phi i5 0, void, i5 %add_ln890, void %.loopexit"   --->   Operation 90 'phi' 'indvar_flatten87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten87, i5 1"   --->   Operation 91 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten87, i5 24"   --->   Operation 92 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split51, void"   --->   Operation 93 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_1_x0_loop_1_PE_wrapper_3_1_x0_loop_2_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1031"   --->   Operation 96 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 97 'br' 'br_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln7867 = ret" [./dut.cpp:7867]   --->   Operation 98 'ret' 'ret_ln7867' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_80, void, i4 0, void %.split51"   --->   Operation 99 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln691_80 = add i4 %c6_V, i4 1"   --->   Operation 100 'add' 'add_ln691_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c6_V"   --->   Operation 101 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.65ns)   --->   "%icmp_ln890_94 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 102 'icmp' 'icmp_ln890_94' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln7775 = br i1 %icmp_ln890_94, void %.split30, void %.preheader.preheader.preheader" [./dut.cpp:7775]   --->   Operation 104 'br' 'br_ln7775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln7775 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1042" [./dut.cpp:7775]   --->   Operation 105 'specloopname' 'specloopname_ln7775' <Predicate = (!icmp_ln890_94)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln7777 = br void" [./dut.cpp:7777]   --->   Operation 106 'br' 'br_ln7777' <Predicate = (!icmp_ln890_94)> <Delay = 0.38>
ST_3 : Operation 107 [1/1] (0.38ns)   --->   "%br_ln7782 = br void %.preheader.preheader" [./dut.cpp:7782]   --->   Operation 107 'br' 'br_ln7782' <Predicate = (icmp_ln890_94)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.90>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_81, void %.split, i5 0, void %.split30"   --->   Operation 108 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln691_81 = add i5 %c7_V, i5 1"   --->   Operation 109 'add' 'add_ln691_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln7779 = trunc i5 %c7_V" [./dut.cpp:7779]   --->   Operation 110 'trunc' 'trunc_ln7779' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_89_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln7779, i3 0" [./dut.cpp:7779]   --->   Operation 111 'bitconcatenate' 'tmp_89_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln7779 = add i7 %tmp_89_cast, i7 %zext_ln890" [./dut.cpp:7779]   --->   Operation 112 'add' 'add_ln7779' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln7779 = zext i7 %add_ln7779" [./dut.cpp:7779]   --->   Operation 113 'zext' 'zext_ln7779' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%local_D_addr = getelementptr i32 %local_D, i64 0, i64 %zext_ln7779" [./dut.cpp:7779]   --->   Operation 114 'getelementptr' 'local_D_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.63ns)   --->   "%icmp_ln890_95 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 115 'icmp' 'icmp_ln890_95' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln7777 = br i1 %icmp_ln890_95, void %.split, void" [./dut.cpp:7777]   --->   Operation 117 'br' 'br_ln7777' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln7777 = specloopname void @_ssdm_op_SpecLoopName, void @empty_469" [./dut.cpp:7777]   --->   Operation 118 'specloopname' 'specloopname_ln7777' <Predicate = (!icmp_ln890_95)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.19ns)   --->   "%store_ln7779 = store i32 0, i7 %local_D_addr" [./dut.cpp:7779]   --->   Operation 119 'store' 'store_ln7779' <Predicate = (!icmp_ln890_95)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 120 'br' 'br_ln0' <Predicate = (!icmp_ln890_95)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 121 'br' 'br_ln0' <Predicate = (icmp_ln890_95)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.81>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%indvar_flatten79 = phi i21 %add_ln7782, void %._crit_edge, i21 0, void %.preheader.preheader.preheader" [./dut.cpp:7782]   --->   Operation 122 'phi' 'indvar_flatten79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.81ns)   --->   "%add_ln7782 = add i21 %indvar_flatten79, i21 1" [./dut.cpp:7782]   --->   Operation 123 'add' 'add_ln7782' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.73ns)   --->   "%icmp_ln7782 = icmp_eq  i21 %indvar_flatten79, i21 1048576" [./dut.cpp:7782]   --->   Operation 124 'icmp' 'icmp_ln7782' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln7782 = br i1 %icmp_ln7782, void %.preheader, void %.loopexit" [./dut.cpp:7782]   --->   Operation 125 'br' 'br_ln7782' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.43>
ST_6 : Operation 126 [1/1] (1.21ns)   --->   "%p_Result_20 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_1_x053" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'read' 'p_Result_20' <Predicate = (!icmp_ln7782)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%v2_V_201 = trunc i256 %p_Result_20"   --->   Operation 127 'trunc' 'v2_V_201' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%v2_V_202 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_20, i32 32, i32 63"   --->   Operation 128 'partselect' 'v2_V_202' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%v2_V_203 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_20, i32 64, i32 95"   --->   Operation 129 'partselect' 'v2_V_203' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%v2_V_204 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_20, i32 96, i32 127"   --->   Operation 130 'partselect' 'v2_V_204' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%v2_V_205 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_20, i32 128, i32 159"   --->   Operation 131 'partselect' 'v2_V_205' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%v2_V_206 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_20, i32 160, i32 191"   --->   Operation 132 'partselect' 'v2_V_206' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%v2_V_207 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_20, i32 192, i32 223"   --->   Operation 133 'partselect' 'v2_V_207' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%v1_V_14 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_20, i32 224, i32 255"   --->   Operation 134 'partselect' 'v1_V_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.21ns)   --->   "%fifo_B_PE_3_1_x069_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_3_1_x069" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'read' 'fifo_B_PE_3_1_x069_read' <Predicate = (!icmp_ln7782)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 136 [1/1] (1.21ns)   --->   "%p_Result_s = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_3_1_x0109" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'read' 'p_Result_s' <Predicate = (!icmp_ln7782)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%v2_V = trunc i256 %p_Result_s"   --->   Operation 137 'trunc' 'v2_V' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%v2_V_195 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 32, i32 63"   --->   Operation 138 'partselect' 'v2_V_195' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%v2_V_196 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 64, i32 95"   --->   Operation 139 'partselect' 'v2_V_196' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%v2_V_197 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 96, i32 127"   --->   Operation 140 'partselect' 'v2_V_197' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%v2_V_198 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 128, i32 159"   --->   Operation 141 'partselect' 'v2_V_198' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%v2_V_199 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 160, i32 191"   --->   Operation 142 'partselect' 'v2_V_199' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%v2_V_200 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 192, i32 223"   --->   Operation 143 'partselect' 'v2_V_200' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%v1_V = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 224, i32 255"   --->   Operation 144 'partselect' 'v1_V' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_4_1_x0110, i256 %p_Result_s" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'write' 'write_ln174' <Predicate = (!icmp_ln7782)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 146 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_4_1_x070, i32 %fifo_B_PE_3_1_x069_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = (!icmp_ln7782)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 147 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_2_x054, i256 %p_Result_20" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 147 'write' 'write_ln174' <Predicate = (!icmp_ln7782)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%u0_14 = bitcast i32 %v2_V_201" [./dut.cpp:7802]   --->   Operation 148 'bitcast' 'u0_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%u1_14 = bitcast i32 %v2_V_202" [./dut.cpp:7802]   --->   Operation 149 'bitcast' 'u1_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%u2_14 = bitcast i32 %v2_V_203" [./dut.cpp:7802]   --->   Operation 150 'bitcast' 'u2_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%u3_14 = bitcast i32 %v2_V_204" [./dut.cpp:7802]   --->   Operation 151 'bitcast' 'u3_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%u4_14 = bitcast i32 %v2_V_205" [./dut.cpp:7802]   --->   Operation 152 'bitcast' 'u4_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%u5_14 = bitcast i32 %v2_V_206" [./dut.cpp:7802]   --->   Operation 153 'bitcast' 'u5_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%u6_14 = bitcast i32 %v2_V_207" [./dut.cpp:7802]   --->   Operation 154 'bitcast' 'u6_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%u7_14 = bitcast i32 %v1_V_14" [./dut.cpp:7802]   --->   Operation 155 'bitcast' 'u7_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %fifo_B_PE_3_1_x069_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 156 'bitcast' 'tmp' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_7 : Operation 157 [4/4] (2.32ns)   --->   "%mul = fmul i32 %u0_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 157 'fmul' 'mul' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [4/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 158 'fmul' 'mul_1' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [4/4] (2.32ns)   --->   "%mul_2 = fmul i32 %u2_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 159 'fmul' 'mul_2' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [4/4] (2.32ns)   --->   "%mul_3 = fmul i32 %u3_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 160 'fmul' 'mul_3' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [4/4] (2.32ns)   --->   "%mul_4 = fmul i32 %u4_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 161 'fmul' 'mul_4' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [4/4] (2.32ns)   --->   "%mul_5 = fmul i32 %u5_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 162 'fmul' 'mul_5' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [4/4] (2.32ns)   --->   "%mul_6 = fmul i32 %u6_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 163 'fmul' 'mul_6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [4/4] (2.32ns)   --->   "%mul_7 = fmul i32 %u7_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 164 'fmul' 'mul_7' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 2.32>
ST_8 : Operation 165 [3/4] (2.32ns)   --->   "%mul = fmul i32 %u0_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 165 'fmul' 'mul' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [3/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 166 'fmul' 'mul_1' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [3/4] (2.32ns)   --->   "%mul_2 = fmul i32 %u2_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 167 'fmul' 'mul_2' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [3/4] (2.32ns)   --->   "%mul_3 = fmul i32 %u3_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 168 'fmul' 'mul_3' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [3/4] (2.32ns)   --->   "%mul_4 = fmul i32 %u4_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 169 'fmul' 'mul_4' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [3/4] (2.32ns)   --->   "%mul_5 = fmul i32 %u5_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 170 'fmul' 'mul_5' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [3/4] (2.32ns)   --->   "%mul_6 = fmul i32 %u6_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 171 'fmul' 'mul_6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [3/4] (2.32ns)   --->   "%mul_7 = fmul i32 %u7_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 172 'fmul' 'mul_7' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 2.32>
ST_9 : Operation 173 [2/4] (2.32ns)   --->   "%mul = fmul i32 %u0_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 173 'fmul' 'mul' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [2/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 174 'fmul' 'mul_1' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [2/4] (2.32ns)   --->   "%mul_2 = fmul i32 %u2_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 175 'fmul' 'mul_2' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [2/4] (2.32ns)   --->   "%mul_3 = fmul i32 %u3_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 176 'fmul' 'mul_3' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [2/4] (2.32ns)   --->   "%mul_4 = fmul i32 %u4_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 177 'fmul' 'mul_4' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [2/4] (2.32ns)   --->   "%mul_5 = fmul i32 %u5_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 178 'fmul' 'mul_5' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [2/4] (2.32ns)   --->   "%mul_6 = fmul i32 %u6_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 179 'fmul' 'mul_6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [2/4] (2.32ns)   --->   "%mul_7 = fmul i32 %u7_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 180 'fmul' 'mul_7' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 2.32>
ST_10 : Operation 181 [1/4] (2.32ns)   --->   "%mul = fmul i32 %u0_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 181 'fmul' 'mul' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 182 'fmul' 'mul_1' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/4] (2.32ns)   --->   "%mul_2 = fmul i32 %u2_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 183 'fmul' 'mul_2' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/4] (2.32ns)   --->   "%mul_3 = fmul i32 %u3_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 184 'fmul' 'mul_3' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/4] (2.32ns)   --->   "%mul_4 = fmul i32 %u4_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 185 'fmul' 'mul_4' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/4] (2.32ns)   --->   "%mul_5 = fmul i32 %u5_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 186 'fmul' 'mul_5' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/4] (2.32ns)   --->   "%mul_6 = fmul i32 %u6_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 187 'fmul' 'mul_6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/4] (2.32ns)   --->   "%mul_7 = fmul i32 %u7_14, i32 %tmp" [./dut.cpp:7822]   --->   Operation 188 'fmul' 'mul_7' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.32>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%indvar_flatten41 = phi i15 %select_ln890_84, void %._crit_edge, i15 0, void %.preheader.preheader.preheader"   --->   Operation 189 'phi' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i14 %select_ln890_83, void %._crit_edge, i14 0, void %.preheader.preheader.preheader"   --->   Operation 190 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.66ns)   --->   "%icmp_ln890_96 = icmp_eq  i15 %indvar_flatten41, i15 8192"   --->   Operation 191 'icmp' 'icmp_ln890_96' <Predicate = (!icmp_ln7782)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.12ns)   --->   "%xor_ln7782 = xor i1 %icmp_ln890_96, i1 1" [./dut.cpp:7782]   --->   Operation 192 'xor' 'xor_ln7782' <Predicate = (!icmp_ln7782)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.65ns)   --->   "%icmp_ln890_99 = icmp_eq  i14 %indvar_flatten13, i14 4096"   --->   Operation 193 'icmp' 'icmp_ln890_99' <Predicate = (!icmp_ln7782)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.12ns)   --->   "%and_ln7782_2 = and i1 %icmp_ln890_99, i1 %xor_ln7782" [./dut.cpp:7782]   --->   Operation 194 'and' 'and_ln7782_2' <Predicate = (!icmp_ln7782)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.12ns)   --->   "%or_ln7785 = or i1 %and_ln7782_2, i1 %icmp_ln890_96" [./dut.cpp:7785]   --->   Operation 195 'or' 'or_ln7785' <Predicate = (!icmp_ln7782)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%u0 = bitcast i32 %v2_V" [./dut.cpp:7816]   --->   Operation 196 'bitcast' 'u0' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%u1 = bitcast i32 %v2_V_195" [./dut.cpp:7816]   --->   Operation 197 'bitcast' 'u1' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%u2 = bitcast i32 %v2_V_196" [./dut.cpp:7816]   --->   Operation 198 'bitcast' 'u2' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%u3 = bitcast i32 %v2_V_197" [./dut.cpp:7816]   --->   Operation 199 'bitcast' 'u3' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%u4 = bitcast i32 %v2_V_198" [./dut.cpp:7816]   --->   Operation 200 'bitcast' 'u4' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%u5 = bitcast i32 %v2_V_199" [./dut.cpp:7816]   --->   Operation 201 'bitcast' 'u5' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%u6 = bitcast i32 %v2_V_200" [./dut.cpp:7816]   --->   Operation 202 'bitcast' 'u6' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%u7 = bitcast i32 %v1_V" [./dut.cpp:7816]   --->   Operation 203 'bitcast' 'u7' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_11 : Operation 204 [4/4] (2.32ns)   --->   "%mul6 = fmul i32 %mul, i32 %u0" [./dut.cpp:7822]   --->   Operation 204 'fmul' 'mul6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [4/4] (2.32ns)   --->   "%mul15_1 = fmul i32 %mul_1, i32 %u1" [./dut.cpp:7822]   --->   Operation 205 'fmul' 'mul15_1' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [4/4] (2.32ns)   --->   "%mul15_2 = fmul i32 %mul_2, i32 %u2" [./dut.cpp:7822]   --->   Operation 206 'fmul' 'mul15_2' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [4/4] (2.32ns)   --->   "%mul15_3 = fmul i32 %mul_3, i32 %u3" [./dut.cpp:7822]   --->   Operation 207 'fmul' 'mul15_3' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [4/4] (2.32ns)   --->   "%mul15_4 = fmul i32 %mul_4, i32 %u4" [./dut.cpp:7822]   --->   Operation 208 'fmul' 'mul15_4' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [4/4] (2.32ns)   --->   "%mul15_5 = fmul i32 %mul_5, i32 %u5" [./dut.cpp:7822]   --->   Operation 209 'fmul' 'mul15_5' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [4/4] (2.32ns)   --->   "%mul15_6 = fmul i32 %mul_6, i32 %u6" [./dut.cpp:7822]   --->   Operation 210 'fmul' 'mul15_6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [4/4] (2.32ns)   --->   "%mul15_7 = fmul i32 %mul_7, i32 %u7" [./dut.cpp:7822]   --->   Operation 211 'fmul' 'mul15_7' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.76ns)   --->   "%add_ln890_41 = add i14 %indvar_flatten13, i14 1"   --->   Operation 212 'add' 'add_ln890_41' <Predicate = (!icmp_ln7782)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/1] (0.34ns)   --->   "%select_ln890_83 = select i1 %or_ln7785, i14 1, i14 %add_ln890_41"   --->   Operation 213 'select' 'select_ln890_83' <Predicate = (!icmp_ln7782)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.77ns)   --->   "%add_ln890_42 = add i15 %indvar_flatten41, i15 1"   --->   Operation 214 'add' 'add_ln890_42' <Predicate = (!icmp_ln7782)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.29ns)   --->   "%select_ln890_84 = select i1 %icmp_ln890_96, i15 1, i15 %add_ln890_42"   --->   Operation 215 'select' 'select_ln890_84' <Predicate = (!icmp_ln7782)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 10> <Delay = 2.32>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%c2_V = phi i8 %select_ln7782_2, void %._crit_edge, i8 0, void %.preheader.preheader.preheader" [./dut.cpp:7782]   --->   Operation 216 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %select_ln890, void %._crit_edge, i2 0, void %.preheader.preheader.preheader"   --->   Operation 217 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%c6_V_14 = phi i6 %select_ln890_79, void %._crit_edge, i6 0, void %.preheader.preheader.preheader"   --->   Operation 218 'phi' 'c6_V_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 %select_ln890_82, void %._crit_edge, i9 0, void %.preheader.preheader.preheader"   --->   Operation 219 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%c7_V_14 = phi i4 %select_ln890_81, void %._crit_edge, i4 0, void %.preheader.preheader.preheader"   --->   Operation 220 'phi' 'c7_V_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_82, void %._crit_edge, i5 0, void %.preheader.preheader.preheader"   --->   Operation 221 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.58ns)   --->   "%cmp_i_i279_not = icmp_ne  i8 %c2_V, i8 127" [./dut.cpp:7782]   --->   Operation 222 'icmp' 'cmp_i_i279_not' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.34ns)   --->   "%cmp_i_i273_not = icmp_ne  i2 %c5_V, i2 1"   --->   Operation 223 'icmp' 'cmp_i_i273_not' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (0.61ns)   --->   "%cmp_i_i_not = icmp_ne  i6 %c6_V_14, i6 31"   --->   Operation 224 'icmp' 'cmp_i_i_not' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node brmerge906)   --->   "%tmp1 = or i1 %cmp_i_i273_not, i1 %cmp_i_i_not"   --->   Operation 225 'or' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [1/1] (0.12ns) (out node of the LUT)   --->   "%brmerge906 = or i1 %tmp1, i1 %cmp_i_i279_not"   --->   Operation 226 'or' 'brmerge906' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.70ns)   --->   "%c2_V_16 = add i8 %c2_V, i8 1"   --->   Operation 227 'add' 'c2_V_16' <Predicate = (!icmp_ln7782)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [1/1] (0.27ns)   --->   "%select_ln7782 = select i1 %icmp_ln890_96, i2 0, i2 %c5_V" [./dut.cpp:7782]   --->   Operation 228 'select' 'select_ln7782' <Predicate = (!icmp_ln7782)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.58ns)   --->   "%cmp_i_i279_not_mid1 = icmp_ne  i8 %c2_V_16, i8 127"   --->   Operation 229 'icmp' 'cmp_i_i279_not_mid1' <Predicate = (!icmp_ln7782 & icmp_ln890_96)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln7786_1)   --->   "%select_ln7782_1 = select i1 %icmp_ln890_96, i1 %cmp_i_i279_not_mid1, i1 %cmp_i_i279_not" [./dut.cpp:7782]   --->   Operation 230 'select' 'select_ln7782_1' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp1_mid1)   --->   "%or_ln7782 = or i1 %icmp_ln890_96, i1 %cmp_i_i273_not" [./dut.cpp:7782]   --->   Operation 231 'or' 'or_ln7782' <Predicate = (!icmp_ln7782 & !and_ln7782_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln7785_1)   --->   "%or_ln7782_1 = or i1 %icmp_ln890_96, i1 %brmerge906" [./dut.cpp:7782]   --->   Operation 232 'or' 'or_ln7782_1' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.63ns)   --->   "%icmp_ln890_97 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 233 'icmp' 'icmp_ln890_97' <Predicate = (!icmp_ln7782)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln7786)   --->   "%and_ln7782 = and i1 %icmp_ln890_97, i1 %xor_ln7782" [./dut.cpp:7782]   --->   Operation 234 'and' 'and_ln7782' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (0.59ns)   --->   "%icmp_ln890_98 = icmp_eq  i9 %indvar_flatten, i9 128"   --->   Operation 235 'icmp' 'icmp_ln890_98' <Predicate = (!icmp_ln7782)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln7785_1)   --->   "%and_ln7782_1 = and i1 %icmp_ln890_98, i1 %xor_ln7782" [./dut.cpp:7782]   --->   Operation 236 'and' 'and_ln7782_1' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (0.30ns)   --->   "%select_ln7782_2 = select i1 %icmp_ln890_96, i8 %c2_V_16, i8 %c2_V" [./dut.cpp:7782]   --->   Operation 237 'select' 'select_ln7782_2' <Predicate = (!icmp_ln7782)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %select_ln7782, i2 1"   --->   Operation 238 'add' 'add_ln691' <Predicate = (!icmp_ln7782 & and_ln7782_2)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [1/1] (0.29ns)   --->   "%select_ln7785 = select i1 %or_ln7785, i6 0, i6 %c6_V_14" [./dut.cpp:7785]   --->   Operation 239 'select' 'select_ln7785' <Predicate = (!icmp_ln7782)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 240 [1/1] (0.34ns)   --->   "%cmp_i_i273_not_mid1 = icmp_ne  i2 %select_ln7782, i2 0" [./dut.cpp:7782]   --->   Operation 240 'icmp' 'cmp_i_i273_not_mid1' <Predicate = (!icmp_ln7782 & and_ln7782_2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp1_mid1)   --->   "%select_ln7785_1 = select i1 %and_ln7782_2, i1 %cmp_i_i273_not_mid1, i1 %or_ln7782" [./dut.cpp:7785]   --->   Operation 241 'select' 'select_ln7785_1' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln7785_1 = or i1 %and_ln7782_2, i1 %or_ln7782_1" [./dut.cpp:7785]   --->   Operation 242 'or' 'or_ln7785_1' <Predicate = (!icmp_ln7782)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln7785_2)   --->   "%xor_ln7785 = xor i1 %icmp_ln890_99, i1 1" [./dut.cpp:7785]   --->   Operation 243 'xor' 'xor_ln7785' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln7785_2 = or i1 %icmp_ln890_96, i1 %xor_ln7785" [./dut.cpp:7785]   --->   Operation 244 'or' 'or_ln7785_2' <Predicate = (!icmp_ln7782)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln7786)   --->   "%and_ln7785 = and i1 %and_ln7782, i1 %or_ln7785_2" [./dut.cpp:7785]   --->   Operation 245 'and' 'and_ln7785' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln7785_1 = and i1 %and_ln7782_1, i1 %or_ln7785_2" [./dut.cpp:7785]   --->   Operation 246 'and' 'and_ln7785_1' <Predicate = (!icmp_ln7782)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %and_ln7782_2, i2 %add_ln691, i2 %select_ln7782"   --->   Operation 247 'select' 'select_ln890' <Predicate = (!icmp_ln7782)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 248 [1/1] (0.70ns)   --->   "%add_ln691_78 = add i6 %select_ln7785, i6 1"   --->   Operation 248 'add' 'add_ln691_78' <Predicate = (!icmp_ln7782)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln7786_1)   --->   "%or_ln7786 = or i1 %and_ln7785_1, i1 %and_ln7782_2" [./dut.cpp:7786]   --->   Operation 249 'or' 'or_ln7786' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln7786_1 = or i1 %or_ln7786, i1 %icmp_ln890_96" [./dut.cpp:7786]   --->   Operation 250 'or' 'or_ln7786_1' <Predicate = (!icmp_ln7782)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [1/1] (0.35ns)   --->   "%select_ln7786 = select i1 %or_ln7786_1, i4 0, i4 %c7_V_14" [./dut.cpp:7786]   --->   Operation 251 'select' 'select_ln7786' <Predicate = (!icmp_ln7782)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.61ns)   --->   "%cmp_i_i_not_mid1 = icmp_ne  i6 %add_ln691_78, i6 31"   --->   Operation 252 'icmp' 'cmp_i_i_not_mid1' <Predicate = (!icmp_ln7782)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (0.27ns) (out node of the LUT)   --->   "%tmp1_mid1 = or i1 %select_ln7785_1, i1 %cmp_i_i_not_mid1" [./dut.cpp:7785]   --->   Operation 253 'or' 'tmp1_mid1' <Predicate = (!icmp_ln7782)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln7786_1)   --->   "%brmerge906_mid1 = or i1 %tmp1_mid1, i1 %select_ln7782_1" [./dut.cpp:7785]   --->   Operation 254 'or' 'brmerge906_mid1' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 255 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln7786_1 = select i1 %and_ln7785_1, i1 %brmerge906_mid1, i1 %or_ln7785_1" [./dut.cpp:7786]   --->   Operation 255 'select' 'select_ln7786_1' <Predicate = (!icmp_ln7782)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln7786)   --->   "%xor_ln7786 = xor i1 %and_ln7785_1, i1 1" [./dut.cpp:7786]   --->   Operation 256 'xor' 'xor_ln7786' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln7786 = and i1 %and_ln7785, i1 %xor_ln7786" [./dut.cpp:7786]   --->   Operation 257 'and' 'and_ln7786' <Predicate = (!icmp_ln7782)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [1/1] (0.29ns)   --->   "%select_ln890_79 = select i1 %and_ln7785_1, i6 %add_ln691_78, i6 %select_ln7785"   --->   Operation 258 'select' 'select_ln890_79' <Predicate = (!icmp_ln7782)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 259 [1/1] (0.70ns)   --->   "%add_ln691_79 = add i4 %select_ln7786, i4 1"   --->   Operation 259 'add' 'add_ln691_79' <Predicate = (!icmp_ln7782)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_80)   --->   "%or_ln890 = or i1 %and_ln7786, i1 %and_ln7785_1"   --->   Operation 260 'or' 'or_ln890' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_80)   --->   "%or_ln890_14 = or i1 %or_ln890, i1 %or_ln7785"   --->   Operation 261 'or' 'or_ln890_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_80 = select i1 %or_ln890_14, i5 0, i5 %c8_V"   --->   Operation 262 'select' 'select_ln890_80' <Predicate = (!icmp_ln7782)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 263 [1/1] (0.35ns)   --->   "%select_ln890_81 = select i1 %and_ln7786, i4 %add_ln691_79, i4 %select_ln7786"   --->   Operation 263 'select' 'select_ln890_81' <Predicate = (!icmp_ln7782)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%empty = trunc i5 %select_ln890_80"   --->   Operation 264 'trunc' 'empty' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_12 : Operation 265 [3/4] (2.32ns)   --->   "%mul6 = fmul i32 %mul, i32 %u0" [./dut.cpp:7822]   --->   Operation 265 'fmul' 'mul6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [3/4] (2.32ns)   --->   "%mul15_1 = fmul i32 %mul_1, i32 %u1" [./dut.cpp:7822]   --->   Operation 266 'fmul' 'mul15_1' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [3/4] (2.32ns)   --->   "%mul15_2 = fmul i32 %mul_2, i32 %u2" [./dut.cpp:7822]   --->   Operation 267 'fmul' 'mul15_2' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 268 [3/4] (2.32ns)   --->   "%mul15_3 = fmul i32 %mul_3, i32 %u3" [./dut.cpp:7822]   --->   Operation 268 'fmul' 'mul15_3' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [3/4] (2.32ns)   --->   "%mul15_4 = fmul i32 %mul_4, i32 %u4" [./dut.cpp:7822]   --->   Operation 269 'fmul' 'mul15_4' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [3/4] (2.32ns)   --->   "%mul15_5 = fmul i32 %mul_5, i32 %u5" [./dut.cpp:7822]   --->   Operation 270 'fmul' 'mul15_5' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 271 [3/4] (2.32ns)   --->   "%mul15_6 = fmul i32 %mul_6, i32 %u6" [./dut.cpp:7822]   --->   Operation 271 'fmul' 'mul15_6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [3/4] (2.32ns)   --->   "%mul15_7 = fmul i32 %mul_7, i32 %u7" [./dut.cpp:7822]   --->   Operation 272 'fmul' 'mul15_7' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln7824 = br i1 %select_ln7786_1, void, void %._crit_edge" [./dut.cpp:7824]   --->   Operation 273 'br' 'br_ln7824' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.70ns)   --->   "%add_ln691_82 = add i5 %select_ln890_80, i5 1"   --->   Operation 274 'add' 'add_ln691_82' <Predicate = (!icmp_ln7782)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [1/1] (0.71ns)   --->   "%add_ln890_40 = add i9 %indvar_flatten, i9 1"   --->   Operation 275 'add' 'add_ln890_40' <Predicate = (!icmp_ln7782)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.30ns)   --->   "%select_ln890_82 = select i1 %or_ln7786_1, i9 1, i9 %add_ln890_40"   --->   Operation 276 'select' 'select_ln890_82' <Predicate = (!icmp_ln7782)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 277 'br' 'br_ln0' <Predicate = (!icmp_ln7782)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 2.32>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln890_14 = zext i4 %select_ln890_81"   --->   Operation 278 'zext' 'zext_ln890_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_90_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0"   --->   Operation 279 'bitconcatenate' 'tmp_90_cast' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.70ns)   --->   "%empty_2820 = add i7 %tmp_90_cast, i7 %zext_ln890_14"   --->   Operation 280 'add' 'empty_2820' <Predicate = (!icmp_ln7782)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_2820"   --->   Operation 281 'zext' 'p_cast' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%local_D_addr_14 = getelementptr i32 %local_D, i64 0, i64 %p_cast"   --->   Operation 282 'getelementptr' 'local_D_addr_14' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_13 : Operation 283 [2/2] (1.19ns)   --->   "%local_D_load = load i7 %local_D_addr_14" [./dut.cpp:7822]   --->   Operation 283 'load' 'local_D_load' <Predicate = (!icmp_ln7782)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 284 [2/4] (2.32ns)   --->   "%mul6 = fmul i32 %mul, i32 %u0" [./dut.cpp:7822]   --->   Operation 284 'fmul' 'mul6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [2/4] (2.32ns)   --->   "%mul15_1 = fmul i32 %mul_1, i32 %u1" [./dut.cpp:7822]   --->   Operation 285 'fmul' 'mul15_1' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 286 [2/4] (2.32ns)   --->   "%mul15_2 = fmul i32 %mul_2, i32 %u2" [./dut.cpp:7822]   --->   Operation 286 'fmul' 'mul15_2' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 287 [2/4] (2.32ns)   --->   "%mul15_3 = fmul i32 %mul_3, i32 %u3" [./dut.cpp:7822]   --->   Operation 287 'fmul' 'mul15_3' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 288 [2/4] (2.32ns)   --->   "%mul15_4 = fmul i32 %mul_4, i32 %u4" [./dut.cpp:7822]   --->   Operation 288 'fmul' 'mul15_4' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 289 [2/4] (2.32ns)   --->   "%mul15_5 = fmul i32 %mul_5, i32 %u5" [./dut.cpp:7822]   --->   Operation 289 'fmul' 'mul15_5' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [2/4] (2.32ns)   --->   "%mul15_6 = fmul i32 %mul_6, i32 %u6" [./dut.cpp:7822]   --->   Operation 290 'fmul' 'mul15_6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [2/4] (2.32ns)   --->   "%mul15_7 = fmul i32 %mul_7, i32 %u7" [./dut.cpp:7822]   --->   Operation 291 'fmul' 'mul15_7' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 2.32>
ST_14 : Operation 292 [1/2] (1.19ns)   --->   "%local_D_load = load i7 %local_D_addr_14" [./dut.cpp:7822]   --->   Operation 292 'load' 'local_D_load' <Predicate = (!icmp_ln7782)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 293 [1/4] (2.32ns)   --->   "%mul6 = fmul i32 %mul, i32 %u0" [./dut.cpp:7822]   --->   Operation 293 'fmul' 'mul6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [1/4] (2.32ns)   --->   "%mul15_1 = fmul i32 %mul_1, i32 %u1" [./dut.cpp:7822]   --->   Operation 294 'fmul' 'mul15_1' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [1/4] (2.32ns)   --->   "%mul15_2 = fmul i32 %mul_2, i32 %u2" [./dut.cpp:7822]   --->   Operation 295 'fmul' 'mul15_2' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [1/4] (2.32ns)   --->   "%mul15_3 = fmul i32 %mul_3, i32 %u3" [./dut.cpp:7822]   --->   Operation 296 'fmul' 'mul15_3' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [1/4] (2.32ns)   --->   "%mul15_4 = fmul i32 %mul_4, i32 %u4" [./dut.cpp:7822]   --->   Operation 297 'fmul' 'mul15_4' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [1/4] (2.32ns)   --->   "%mul15_5 = fmul i32 %mul_5, i32 %u5" [./dut.cpp:7822]   --->   Operation 298 'fmul' 'mul15_5' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [1/4] (2.32ns)   --->   "%mul15_6 = fmul i32 %mul_6, i32 %u6" [./dut.cpp:7822]   --->   Operation 299 'fmul' 'mul15_6' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [1/4] (2.32ns)   --->   "%mul15_7 = fmul i32 %mul_7, i32 %u7" [./dut.cpp:7822]   --->   Operation 300 'fmul' 'mul15_7' <Predicate = (!icmp_ln7782)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 2.34>
ST_15 : Operation 301 [7/7] (2.34ns)   --->   "%add = fadd i32 %local_D_load, i32 %mul6" [./dut.cpp:7822]   --->   Operation 301 'fadd' 'add' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 2.34>
ST_16 : Operation 302 [6/7] (2.34ns)   --->   "%add = fadd i32 %local_D_load, i32 %mul6" [./dut.cpp:7822]   --->   Operation 302 'fadd' 'add' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 2.34>
ST_17 : Operation 303 [5/7] (2.34ns)   --->   "%add = fadd i32 %local_D_load, i32 %mul6" [./dut.cpp:7822]   --->   Operation 303 'fadd' 'add' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 2.34>
ST_18 : Operation 304 [4/7] (2.34ns)   --->   "%add = fadd i32 %local_D_load, i32 %mul6" [./dut.cpp:7822]   --->   Operation 304 'fadd' 'add' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 2.34>
ST_19 : Operation 305 [3/7] (2.34ns)   --->   "%add = fadd i32 %local_D_load, i32 %mul6" [./dut.cpp:7822]   --->   Operation 305 'fadd' 'add' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 2.34>
ST_20 : Operation 306 [2/7] (2.34ns)   --->   "%add = fadd i32 %local_D_load, i32 %mul6" [./dut.cpp:7822]   --->   Operation 306 'fadd' 'add' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 2.34>
ST_21 : Operation 307 [1/7] (2.34ns)   --->   "%add = fadd i32 %local_D_load, i32 %mul6" [./dut.cpp:7822]   --->   Operation 307 'fadd' 'add' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 2.34>
ST_22 : Operation 308 [7/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul15_1" [./dut.cpp:7822]   --->   Operation 308 'fadd' 'add_1' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 2.34>
ST_23 : Operation 309 [6/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul15_1" [./dut.cpp:7822]   --->   Operation 309 'fadd' 'add_1' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 2.34>
ST_24 : Operation 310 [5/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul15_1" [./dut.cpp:7822]   --->   Operation 310 'fadd' 'add_1' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 2.34>
ST_25 : Operation 311 [4/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul15_1" [./dut.cpp:7822]   --->   Operation 311 'fadd' 'add_1' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 2.34>
ST_26 : Operation 312 [3/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul15_1" [./dut.cpp:7822]   --->   Operation 312 'fadd' 'add_1' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 2.34>
ST_27 : Operation 313 [2/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul15_1" [./dut.cpp:7822]   --->   Operation 313 'fadd' 'add_1' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 2.34>
ST_28 : Operation 314 [1/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %mul15_1" [./dut.cpp:7822]   --->   Operation 314 'fadd' 'add_1' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 2.34>
ST_29 : Operation 315 [7/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul15_2" [./dut.cpp:7822]   --->   Operation 315 'fadd' 'add_2' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 2.34>
ST_30 : Operation 316 [6/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul15_2" [./dut.cpp:7822]   --->   Operation 316 'fadd' 'add_2' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 2.34>
ST_31 : Operation 317 [5/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul15_2" [./dut.cpp:7822]   --->   Operation 317 'fadd' 'add_2' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 2.34>
ST_32 : Operation 318 [4/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul15_2" [./dut.cpp:7822]   --->   Operation 318 'fadd' 'add_2' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 2.34>
ST_33 : Operation 319 [3/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul15_2" [./dut.cpp:7822]   --->   Operation 319 'fadd' 'add_2' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 2.34>
ST_34 : Operation 320 [2/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul15_2" [./dut.cpp:7822]   --->   Operation 320 'fadd' 'add_2' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 2.34>
ST_35 : Operation 321 [1/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul15_2" [./dut.cpp:7822]   --->   Operation 321 'fadd' 'add_2' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 2.34>
ST_36 : Operation 322 [7/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul15_3" [./dut.cpp:7822]   --->   Operation 322 'fadd' 'add_3' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 2.34>
ST_37 : Operation 323 [6/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul15_3" [./dut.cpp:7822]   --->   Operation 323 'fadd' 'add_3' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 2.34>
ST_38 : Operation 324 [5/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul15_3" [./dut.cpp:7822]   --->   Operation 324 'fadd' 'add_3' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 2.34>
ST_39 : Operation 325 [4/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul15_3" [./dut.cpp:7822]   --->   Operation 325 'fadd' 'add_3' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 2.34>
ST_40 : Operation 326 [3/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul15_3" [./dut.cpp:7822]   --->   Operation 326 'fadd' 'add_3' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 2.34>
ST_41 : Operation 327 [2/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul15_3" [./dut.cpp:7822]   --->   Operation 327 'fadd' 'add_3' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 2.34>
ST_42 : Operation 328 [1/7] (2.34ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul15_3" [./dut.cpp:7822]   --->   Operation 328 'fadd' 'add_3' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 2.34>
ST_43 : Operation 329 [7/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul15_4" [./dut.cpp:7822]   --->   Operation 329 'fadd' 'add_4' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 2.34>
ST_44 : Operation 330 [6/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul15_4" [./dut.cpp:7822]   --->   Operation 330 'fadd' 'add_4' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 2.34>
ST_45 : Operation 331 [5/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul15_4" [./dut.cpp:7822]   --->   Operation 331 'fadd' 'add_4' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 2.34>
ST_46 : Operation 332 [4/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul15_4" [./dut.cpp:7822]   --->   Operation 332 'fadd' 'add_4' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 2.34>
ST_47 : Operation 333 [3/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul15_4" [./dut.cpp:7822]   --->   Operation 333 'fadd' 'add_4' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 2.34>
ST_48 : Operation 334 [2/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul15_4" [./dut.cpp:7822]   --->   Operation 334 'fadd' 'add_4' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 2.34>
ST_49 : Operation 335 [1/7] (2.34ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul15_4" [./dut.cpp:7822]   --->   Operation 335 'fadd' 'add_4' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 2.34>
ST_50 : Operation 336 [7/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul15_5" [./dut.cpp:7822]   --->   Operation 336 'fadd' 'add_5' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 2.34>
ST_51 : Operation 337 [6/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul15_5" [./dut.cpp:7822]   --->   Operation 337 'fadd' 'add_5' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 2.34>
ST_52 : Operation 338 [5/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul15_5" [./dut.cpp:7822]   --->   Operation 338 'fadd' 'add_5' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 2.34>
ST_53 : Operation 339 [4/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul15_5" [./dut.cpp:7822]   --->   Operation 339 'fadd' 'add_5' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 2.34>
ST_54 : Operation 340 [3/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul15_5" [./dut.cpp:7822]   --->   Operation 340 'fadd' 'add_5' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 53> <Delay = 2.34>
ST_55 : Operation 341 [2/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul15_5" [./dut.cpp:7822]   --->   Operation 341 'fadd' 'add_5' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 2.34>
ST_56 : Operation 342 [1/7] (2.34ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul15_5" [./dut.cpp:7822]   --->   Operation 342 'fadd' 'add_5' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 2.34>
ST_57 : Operation 343 [7/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul15_6" [./dut.cpp:7822]   --->   Operation 343 'fadd' 'add_6' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 2.34>
ST_58 : Operation 344 [6/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul15_6" [./dut.cpp:7822]   --->   Operation 344 'fadd' 'add_6' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 57> <Delay = 2.34>
ST_59 : Operation 345 [5/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul15_6" [./dut.cpp:7822]   --->   Operation 345 'fadd' 'add_6' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 2.34>
ST_60 : Operation 346 [4/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul15_6" [./dut.cpp:7822]   --->   Operation 346 'fadd' 'add_6' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 2.34>
ST_61 : Operation 347 [3/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul15_6" [./dut.cpp:7822]   --->   Operation 347 'fadd' 'add_6' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 2.34>
ST_62 : Operation 348 [2/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul15_6" [./dut.cpp:7822]   --->   Operation 348 'fadd' 'add_6' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 61> <Delay = 2.34>
ST_63 : Operation 349 [1/7] (2.34ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul15_6" [./dut.cpp:7822]   --->   Operation 349 'fadd' 'add_6' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 2.34>
ST_64 : Operation 350 [7/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul15_7" [./dut.cpp:7822]   --->   Operation 350 'fadd' 'add_7' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 2.34>
ST_65 : Operation 351 [6/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul15_7" [./dut.cpp:7822]   --->   Operation 351 'fadd' 'add_7' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 2.34>
ST_66 : Operation 352 [5/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul15_7" [./dut.cpp:7822]   --->   Operation 352 'fadd' 'add_7' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 65> <Delay = 2.34>
ST_67 : Operation 353 [4/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul15_7" [./dut.cpp:7822]   --->   Operation 353 'fadd' 'add_7' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 66> <Delay = 2.34>
ST_68 : Operation 354 [3/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul15_7" [./dut.cpp:7822]   --->   Operation 354 'fadd' 'add_7' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 67> <Delay = 2.34>
ST_69 : Operation 355 [2/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul15_7" [./dut.cpp:7822]   --->   Operation 355 'fadd' 'add_7' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 68> <Delay = 2.34>
ST_70 : Operation 356 [1/7] (2.34ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul15_7" [./dut.cpp:7822]   --->   Operation 356 'fadd' 'add_7' <Predicate = (!icmp_ln7782)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 69> <Delay = 1.21>
ST_71 : Operation 357 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_1_x0_loop_5_PE_wrapper_3_1_x0_loop_7_PE_wrapper_3_1_x0_loop_8_PE_wrapper_3_1_x0_loop_9_str"   --->   Operation 357 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_71 : Operation 358 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 358 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_71 : Operation 359 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_1_x0_loop_6_PE_wrapper_3_1_x0_loop_8_PE_wrapper_3_1_x0_loop_9_str"   --->   Operation 359 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_71 : Operation 360 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_1_x0_loop_7_PE_wrapper_3_1_x0_loop_8_PE_wrapper_3_1_x0_loop_9_str"   --->   Operation 360 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_71 : Operation 361 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_3_1_x0_loop_8_PE_wrapper_3_1_x0_loop_9_str"   --->   Operation 361 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_71 : Operation 362 [1/1] (0.00ns)   --->   "%specpipeline_ln7790 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1307" [./dut.cpp:7790]   --->   Operation 362 'specpipeline' 'specpipeline_ln7790' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_71 : Operation 363 [1/1] (0.00ns)   --->   "%specloopname_ln7790 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1048" [./dut.cpp:7790]   --->   Operation 363 'specloopname' 'specloopname_ln7790' <Predicate = (!icmp_ln7782)> <Delay = 0.00>
ST_71 : Operation 364 [1/1] (1.19ns)   --->   "%store_ln7822 = store i32 %add_7, i7 %local_D_addr_14" [./dut.cpp:7822]   --->   Operation 364 'store' 'store_ln7822' <Predicate = (!icmp_ln7782)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_71 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %add_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 365 'bitcast' 'bitcast_ln174' <Predicate = (!select_ln7786_1)> <Delay = 0.00>
ST_71 : Operation 366 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_1_x0148, i32 %bitcast_ln174" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 366 'write' 'write_ln174' <Predicate = (!select_ln7786_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_71 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln7825 = br void %._crit_edge" [./dut.cpp:7825]   --->   Operation 367 'br' 'br_ln7825' <Predicate = (!select_ln7786_1)> <Delay = 0.00>

State 72 <SV = 11> <Delay = 0.00>
ST_72 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 368 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten87') with incoming values : ('add_ln890') [26]  (0.387 ns)

 <State 2>: 0.707ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten87') with incoming values : ('add_ln890') [26]  (0 ns)
	'add' operation ('add_ln890') [27]  (0.707 ns)

 <State 3>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_80') [36]  (0 ns)
	'add' operation ('add_ln691_80') [37]  (0.708 ns)

 <State 4>: 1.9ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_81') [46]  (0 ns)
	'add' operation ('add_ln7779', ./dut.cpp:7779) [50]  (0.706 ns)
	'getelementptr' operation ('local_D_addr', ./dut.cpp:7779) [52]  (0 ns)
	'store' operation ('store_ln7779', ./dut.cpp:7779) of constant 0 on array 'local_D', ./dut.cpp:7766 [58]  (1.2 ns)

 <State 5>: 0.815ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten79', ./dut.cpp:7782) with incoming values : ('add_ln7782', ./dut.cpp:7782) [65]  (0 ns)
	'add' operation ('add_ln7782', ./dut.cpp:7782) [74]  (0.815 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_PE_3_1_x0109' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [156]  (1.22 ns)
	fifo write on port 'fifo_C_PE_4_1_x0110' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [206]  (1.22 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:7822) [175]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:7822) [175]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:7822) [175]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:7822) [175]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul6', ./dut.cpp:7822) [176]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul6', ./dut.cpp:7822) [176]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul6', ./dut.cpp:7822) [176]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul6', ./dut.cpp:7822) [176]  (2.32 ns)

 <State 15>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:7822) [177]  (2.34 ns)

 <State 16>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:7822) [177]  (2.34 ns)

 <State 17>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:7822) [177]  (2.34 ns)

 <State 18>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:7822) [177]  (2.34 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:7822) [177]  (2.34 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:7822) [177]  (2.34 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:7822) [177]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:7822) [180]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:7822) [180]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:7822) [180]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:7822) [180]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:7822) [180]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:7822) [180]  (2.34 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./dut.cpp:7822) [180]  (2.34 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:7822) [183]  (2.34 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:7822) [183]  (2.34 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:7822) [183]  (2.34 ns)

 <State 32>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:7822) [183]  (2.34 ns)

 <State 33>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:7822) [183]  (2.34 ns)

 <State 34>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:7822) [183]  (2.34 ns)

 <State 35>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./dut.cpp:7822) [183]  (2.34 ns)

 <State 36>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:7822) [186]  (2.34 ns)

 <State 37>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:7822) [186]  (2.34 ns)

 <State 38>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:7822) [186]  (2.34 ns)

 <State 39>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:7822) [186]  (2.34 ns)

 <State 40>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:7822) [186]  (2.34 ns)

 <State 41>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:7822) [186]  (2.34 ns)

 <State 42>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./dut.cpp:7822) [186]  (2.34 ns)

 <State 43>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:7822) [189]  (2.34 ns)

 <State 44>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:7822) [189]  (2.34 ns)

 <State 45>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:7822) [189]  (2.34 ns)

 <State 46>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:7822) [189]  (2.34 ns)

 <State 47>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:7822) [189]  (2.34 ns)

 <State 48>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:7822) [189]  (2.34 ns)

 <State 49>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./dut.cpp:7822) [189]  (2.34 ns)

 <State 50>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:7822) [192]  (2.34 ns)

 <State 51>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:7822) [192]  (2.34 ns)

 <State 52>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:7822) [192]  (2.34 ns)

 <State 53>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:7822) [192]  (2.34 ns)

 <State 54>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:7822) [192]  (2.34 ns)

 <State 55>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:7822) [192]  (2.34 ns)

 <State 56>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./dut.cpp:7822) [192]  (2.34 ns)

 <State 57>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:7822) [195]  (2.34 ns)

 <State 58>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:7822) [195]  (2.34 ns)

 <State 59>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:7822) [195]  (2.34 ns)

 <State 60>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:7822) [195]  (2.34 ns)

 <State 61>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:7822) [195]  (2.34 ns)

 <State 62>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:7822) [195]  (2.34 ns)

 <State 63>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./dut.cpp:7822) [195]  (2.34 ns)

 <State 64>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:7822) [198]  (2.34 ns)

 <State 65>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:7822) [198]  (2.34 ns)

 <State 66>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:7822) [198]  (2.34 ns)

 <State 67>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:7822) [198]  (2.34 ns)

 <State 68>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:7822) [198]  (2.34 ns)

 <State 69>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:7822) [198]  (2.34 ns)

 <State 70>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./dut.cpp:7822) [198]  (2.34 ns)

 <State 71>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_D_drain_PE_3_1_x0148' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [203]  (1.22 ns)

 <State 72>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
