/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [19:0] _05_;
  wire [44:0] _06_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_31z;
  wire [14:0] celloutsig_0_33z;
  wire [15:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_63z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z[5] & celloutsig_0_0z[7]);
  assign celloutsig_0_4z = ~(in_data[59] & celloutsig_0_0z[0]);
  assign celloutsig_0_41z = ~(celloutsig_0_33z[6] & celloutsig_0_18z);
  assign celloutsig_0_5z = ~(celloutsig_0_0z[8] & celloutsig_0_2z[0]);
  assign celloutsig_1_0z = ~(in_data[110] & in_data[137]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_1_9z = ~(celloutsig_1_7z[3] & celloutsig_1_3z);
  assign celloutsig_1_12z = ~(in_data[111] & celloutsig_1_4z);
  assign celloutsig_1_18z = ~(celloutsig_1_9z & celloutsig_1_8z[5]);
  assign celloutsig_1_19z = ~(celloutsig_1_12z & celloutsig_1_1z);
  assign celloutsig_0_10z = ~(celloutsig_0_1z[2] & _01_);
  assign celloutsig_0_11z = ~(celloutsig_0_10z & celloutsig_0_8z);
  assign celloutsig_0_12z = ~(_02_ & celloutsig_0_5z);
  assign celloutsig_0_17z = ~(in_data[92] & celloutsig_0_10z);
  assign celloutsig_0_25z = ~(celloutsig_0_22z & celloutsig_0_23z[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_19z & celloutsig_0_19z);
  assign celloutsig_0_28z = ~(celloutsig_0_20z[2] & _03_);
  assign celloutsig_0_54z = celloutsig_0_19z | celloutsig_0_41z;
  assign celloutsig_1_1z = in_data[115] | in_data[100];
  assign celloutsig_1_2z = celloutsig_1_0z | in_data[128];
  assign celloutsig_1_3z = in_data[180] | celloutsig_1_1z;
  assign celloutsig_1_5z = in_data[120] | celloutsig_1_4z;
  assign celloutsig_0_8z = celloutsig_0_0z[7] | celloutsig_0_5z;
  assign celloutsig_0_9z = celloutsig_0_4z | _00_;
  assign celloutsig_0_18z = celloutsig_0_17z | celloutsig_0_15z[0];
  assign celloutsig_0_19z = celloutsig_0_0z[3] | celloutsig_0_8z;
  assign celloutsig_0_22z = celloutsig_0_9z | celloutsig_0_11z;
  assign celloutsig_0_24z = celloutsig_0_3z | celloutsig_0_18z;
  reg [19:0] _35_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _35_ <= 20'h00000;
    else _35_ <= { 9'h1ff, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _05_[19], _01_, _05_[17:10], _00_, _05_[8], _02_, _05_[6:0] } = _35_;
  reg [44:0] _36_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _36_ <= 45'h000000000000;
    else _36_ <= { celloutsig_0_1z[3], celloutsig_0_15z, 10'h3ff, celloutsig_0_6z[0], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z, 1'h1, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z };
  assign { _06_[44:40], _04_, _06_[35:28], celloutsig_0_37z[15], _03_, _06_[25:23], celloutsig_0_37z[10:1], _06_[12:0] } = _36_;
  assign celloutsig_0_0z = in_data[68:60] ~^ in_data[90:82];
  assign celloutsig_0_31z = { celloutsig_0_2z[3:2], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_24z } ~^ { in_data[64:56], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_21z };
  assign celloutsig_0_63z = celloutsig_0_14z[4:1] ~^ { celloutsig_0_12z, celloutsig_0_54z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_0_1z = celloutsig_0_0z[6:2] ~^ in_data[67:63];
  assign celloutsig_0_15z = celloutsig_0_1z[3:0] ~^ { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_5z, celloutsig_0_15z } ~^ { celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[7:0] ~^ celloutsig_0_0z[7:0];
  assign celloutsig_0_6z[0] = celloutsig_0_3z ~^ celloutsig_0_5z;
  assign { celloutsig_1_7z[4:3], celloutsig_1_7z[5], celloutsig_1_7z[2], celloutsig_1_7z[0] } = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } ~^ { in_data[136], celloutsig_1_0z, in_data[137], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_14z[5:1] = celloutsig_0_2z[5:1] ~^ { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_10z };
  assign { celloutsig_0_23z[5:4], celloutsig_0_23z[10:9], celloutsig_0_23z[2], celloutsig_0_23z[8], celloutsig_0_23z[1], celloutsig_0_23z[7:6] } = { celloutsig_0_20z[4:3], celloutsig_0_20z[3:1], celloutsig_0_20z[1:0], celloutsig_0_20z[0], celloutsig_0_11z } ~^ { celloutsig_0_12z, celloutsig_0_17z, in_data[82:81], celloutsig_0_10z, in_data[80], celloutsig_0_9z, in_data[79:78] };
  assign { celloutsig_0_33z[14:12], celloutsig_0_33z[1], celloutsig_0_33z[2], celloutsig_0_33z[11], celloutsig_0_33z[9:3], celloutsig_0_33z[10] } = { celloutsig_0_31z[15:13], celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_2z[6], celloutsig_0_14z[5:1], celloutsig_0_5z, celloutsig_0_5z } ~^ { _06_[40], _04_[3:2], celloutsig_0_23z[1], celloutsig_0_23z[2], _04_[1], celloutsig_0_23z[9:4], celloutsig_0_20z[2], celloutsig_0_23z[10] };
  assign { celloutsig_1_8z[0], celloutsig_1_8z[2:1], celloutsig_1_8z[3], celloutsig_1_8z[12:9], celloutsig_1_8z[7:4] } = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, in_data[180:177], in_data[175:172] } ~^ { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z[5:2], celloutsig_1_7z[0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z };
  assign { _05_[18], _05_[9], _05_[7] } = { _01_, _00_, _02_ };
  assign { _06_[39:36], _06_[27:26], _06_[22:13] } = { _04_, celloutsig_0_37z[15], _03_, celloutsig_0_37z[10:1] };
  assign { celloutsig_0_14z[6], celloutsig_0_14z[0] } = { celloutsig_0_2z[6], celloutsig_0_5z };
  assign { celloutsig_0_23z[3], celloutsig_0_23z[0] } = { celloutsig_0_20z[2], 1'h1 };
  assign celloutsig_0_33z[0] = celloutsig_0_21z;
  assign celloutsig_0_6z[10:1] = 10'h3ff;
  assign celloutsig_1_7z[1] = 1'h1;
  assign celloutsig_1_8z[8] = in_data[176];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, 1'h1 };
endmodule
