============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 15 2025  06:06:28 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (89 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[31]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_9_s_reg[24]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_0_s_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2130            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2230          100     
                                              
             Setup:-     174                  
       Uncertainty:-      50                  
     Required Time:=    2006                  
      Launch Clock:-     100                  
         Data Path:-    1817                  
             Slack:=      89                  

#----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_9_s_reg[24]/CK                   -       -     R     (arrival)    333    -     0     0     100    (-,-) 
  DATA_PATH_SF_9_s_reg[24]/Q                    -       CK->Q R     DFFRX1         3  7.0   163   344     444    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g815/Y       -       A->Y  F     INVX2          2  6.6   118   143     587    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g765__6260/Y -       A1->Y R     AOI21X2        1  3.7   120   140     727    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g748__5115/Y -       A->Y  F     NAND2X2        1  4.3   159   165     892    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g727__1666/Y -       A->Y  R     NOR2X4         2  7.6   118   149    1040    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g713__1705/Y -       B0->Y F     OAI21X4        1  3.6   109   130    1171    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g711__1617/Y -       B->Y  R     NAND2X2        1  4.5    74    93    1264    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g708__5526/Y -       A->Y  F     NOR2X4         1  4.3    56    72    1336    (-,-) 
  g3331__4319/Y                                 -       B->Y  R     NOR2X4         1  9.3   134   102    1438    (-,-) 
  g3311/Y                                       -       A->Y  F     CLKINVX16     34 70.0   156   140    1578    (-,-) 
  g3313/Y                                       -       A->Y  R     CLKINVX16     31 58.2   112   122    1699    (-,-) 
  g3254__2346/Y                                 -       S1->Y R     MX3XL          1  3.2   133   218    1917    (-,-) 
  DATA_PATH_SF_0_s_reg[31]/D                    <<<     -     R     DFFRHQX1       1    -     -     0    1917    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

