INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/cx-203-debugging-exam-main/4-bit-counter/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/cx-203-debugging-exam-main/4-bit-counter/d_flipflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/cx-203-debugging-exam-main/4-bit-counter/d_latch_asyn_rstn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_asyn_rstn
INFO: [VRFC 10-2458] undeclared symbol Q1, assumed default net type wire [/home/it/Desktop/cx-203-debugging-exam-main/4-bit-counter/d_latch_asyn_rstn.sv:17]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/cx-203-debugging-exam-main/4-bit-counter/mux2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/cx-203-debugging-exam-main/project_1/project_1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
