// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
// Date        : Sat Sep 26 22:07:18 2015
// Host        : WenbinLi-PC running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim
//               s:/workspace/CXK7T360/XC7K325T-2/PCIe_DMA/ipcore_gen/gvi_k7x4gen2.srcs/sources_1/ip/pcie_k7_gen2x4/pcie_k7_gen2x4_funcsim.v
// Design      : pcie_k7_gen2x4
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "pcie_k7_gen2x4_pcie2_top,Vivado 2014.2" *) (* CHECK_LICENSE_TYPE = "pcie_k7_gen2x4,pcie_k7_gen2x4_pcie2_top,{}" *) 
(* core_generation_info = "pcie_k7_gen2x4,pcie_k7_gen2x4_pcie2_top,{x_ipProduct=Vivado 2014.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=pcie_7x,x_ipVersion=3.0,x_ipCoreRevision=2,x_ipLanguage=VHDL,c_component_name=pcie_k7_gen2x4,dev_port_type=0000,c_dev_port_type=0,c_header_type=00,c_upstream_facing=TRUE,max_lnk_wdt=000100,max_lnk_spd=2,c_gen1=true,pci_exp_int_freq=3,c_pcie_fast_config=0,bar_0=FFFFFC00,bar_1=00000000,bar_2=00000000,bar_3=00000000,bar_4=00000000,bar_5=00000000,xrom_bar=00000000,cost_table=1,ven_id=10EE,dev_id=7024,rev_id=00,subsys_ven_id=10EE,subsys_id=0007,class_code=058000,cardbus_cis_ptr=00000000,cap_ver=2,c_pcie_cap_slot_implemented=FALSE,mps=011,cmps=3,ext_tag_fld_sup=FALSE,c_dev_control_ext_tag_default=FALSE,phantm_func_sup=00,c_phantom_functions=0,ep_l0s_accpt_lat=000,c_ep_l0s_accpt_lat=0,ep_l1_accpt_lat=111,c_ep_l1_accpt_lat=7,c_cpl_timeout_disable_sup=FALSE,c_cpl_timeout_range=0010,c_cpl_timeout_ranges_sup=2,c_buf_opt_bma=TRUE,c_perf_level_high=TRUE,c_tx_last_tlp=30,c_rx_ram_limit=FFF,c_fc_ph=32,c_fc_pd=949,c_fc_nph=12,c_fc_npd=24,c_fc_cplh=36,c_fc_cpld=973,c_cpl_inf=TRUE,c_cpl_infinite=TRUE,c_dll_lnk_actv_cap=FALSE,c_trgt_lnk_spd=2,c_hw_auton_spd_disable=FALSE,c_de_emph=FALSE,slot_clk=TRUE,c_rcb=0,c_root_cap_crs=FALSE,c_slot_cap_attn_butn=FALSE,c_slot_cap_attn_ind=FALSE,c_slot_cap_pwr_ctrl=FALSE,c_slot_cap_pwr_ind=FALSE,c_slot_cap_hotplug_surprise=FALSE,c_slot_cap_hotplug_cap=FALSE,c_slot_cap_mrl=FALSE,c_slot_cap_elec_interlock=FALSE,c_slot_cap_no_cmd_comp_sup=FALSE,c_slot_cap_pwr_limit_value=0,c_slot_cap_pwr_limit_scale=0,c_slot_cap_physical_slot_num=0,intx=TRUE,int_pin=1,c_msi_cap_on=TRUE,c_pm_cap_next_ptr=48,c_msi_64b_addr=TRUE,c_msi=0,c_msi_mult_msg_extn=0,c_msi_per_vctr_mask_cap=FALSE,c_msix_cap_on=FALSE,c_msix_next_ptr=00,c_pcie_cap_next_ptr=00,c_msix_table_size=000,c_msix_table_offset=0,c_msix_table_bir=0,c_msix_pba_offset=0,c_msix_pba_bir=0,dsi=0,c_dsi_bool=FALSE,d1_sup=0,c_d1_support=FALSE,d2_sup=0,c_d2_support=FALSE,pme_sup=0F,c_pme_support=0F,no_soft_rst=TRUE,pwr_con_d0_state=00,con_scl_fctr_d0_state=0,pwr_con_d1_state=00,con_scl_fctr_d1_state=0,pwr_con_d2_state=00,con_scl_fctr_d2_state=0,pwr_con_d3_state=00,con_scl_fctr_d3_state=0,pwr_dis_d0_state=00,dis_scl_fctr_d0_state=0,pwr_dis_d1_state=00,dis_scl_fctr_d1_state=0,pwr_dis_d2_state=00,dis_scl_fctr_d2_state=0,pwr_dis_d3_state=00,dis_scl_fctr_d3_state=0,c_dsn_cap_enabled=TRUE,c_dsn_base_ptr=100,c_vc_cap_enabled=FALSE,c_vc_base_ptr=000,c_vc_cap_reject_snoop=FALSE,c_vsec_cap_enabled=FALSE,c_vsec_base_ptr=000,c_vsec_next_ptr=000,c_dsn_next_ptr=000,c_vc_next_ptr=000,c_pci_cfg_space_addr=3F,c_ext_pci_cfg_space_addr=3FF,c_last_cfg_dw=10C,c_enable_msg_route=00000000000,bram_lat=0,c_rx_raddr_lat=0,c_rx_rdata_lat=2,c_rx_write_lat=0,c_tx_raddr_lat=0,c_tx_rdata_lat=2,c_tx_write_lat=0,c_ll_ack_timeout_enable=FALSE,c_ll_ack_timeout_function=0,c_ll_ack_timeout=0000,c_ll_replay_timeout_enable=FALSE,c_ll_replay_timeout_func=1,c_ll_replay_timeout=0000,c_dis_lane_reverse=TRUE,c_upconfig_capable=TRUE,c_disable_scrambling=FALSE,c_disable_tx_aspm_l0s=FALSE,c_pcie_dbg_ports=TRUE,pci_exp_ref_freq=0,c_xlnx_ref_board=NONE,c_pcie_blk_locn=0,c_ur_atomic=FALSE,c_dev_cap2_atomicop32_completer_supported=FALSE,c_dev_cap2_atomicop64_completer_supported=FALSE,c_dev_cap2_cas128_completer_supported=FALSE,c_dev_cap2_tph_completer_supported=00,c_dev_cap2_ari_forwarding_supported=FALSE,c_dev_cap2_atomicop_routing_supported=FALSE,c_link_cap_aspm_optionality=FALSE,c_aer_cap_on=FALSE,c_aer_base_ptr=000,c_aer_cap_nextptr=000,c_aer_cap_ecrc_check_capable=FALSE,c_aer_cap_ecrc_gen_capable=FALSE,c_aer_cap_multiheader=FALSE,c_aer_cap_permit_rooterr_update=FALSE,c_rbar_cap_on=FALSE,c_rbar_base_ptr=000,c_rbar_cap_nextptr=000,c_rbar_num=0,c_rbar_cap_sup0=00001,c_rbar_cap_index0=0,c_rbar_cap_control_encodedbar0=00,c_rbar_cap_sup1=00001,c_rbar_cap_index1=0,c_rbar_cap_control_encodedbar1=00,c_rbar_cap_sup2=00001,c_rbar_cap_index2=0,c_rbar_cap_control_encodedbar2=00,c_rbar_cap_sup3=00001,c_rbar_cap_index3=0,c_rbar_cap_control_encodedbar3=00,c_rbar_cap_sup4=00001,c_rbar_cap_index4=0,c_rbar_cap_control_encodedbar4=00,c_rbar_cap_sup5=00001,c_rbar_cap_index5=0,c_rbar_cap_control_encodedbar5=00,c_recrc_check=0,c_recrc_check_trim=FALSE,c_disable_rx_poisoned_resp=FALSE,c_trn_np_fc=TRUE,c_ur_inv_req=TRUE,c_ur_prs_response=TRUE,c_silicon_rev=2,c_aer_cap_optional_err_support=000000,LINK_CAP_MAX_LINK_WIDTH=4,C_DATA_WIDTH=64,PIPE_SIM=FALSE,PCIE_EXT_CLK=TRUE,PCIE_EXT_GT_COMMON=FALSE,EXT_CH_GT_DRP=FALSE,TRANSCEIVER_CTRL_STATUS_PORTS=FALSE,SHARED_LOGIC_IN_CORE=FALSE,ERR_REPORTING_IF=TRUE,PL_INTERFACE=TRUE,CFG_MGMT_IF=TRUE,CFG_CTL_IF=TRUE,CFG_STATUS_IF=TRUE,RCV_MSG_IF=TRUE,CFG_FC_IF=TRUE,EXT_PIPE_INTERFACE=FALSE,EXT_STARTUP_PRIMITIVE=FALSE,KEEP_WIDTH=8}" *) 
(* NotValidForBitStream *)
module pcie_k7_gen2x4
   (pci_exp_txp,
    pci_exp_txn,
    pci_exp_rxp,
    pci_exp_rxn,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_rxoutclk_in,
    pipe_dclk_in,
    pipe_userclk1_in,
    pipe_userclk2_in,
    pipe_oobclk_in,
    pipe_mmcm_lock_in,
    pipe_txoutclk_out,
    pipe_rxoutclk_out,
    pipe_pclk_sel_out,
    pipe_gen3_out,
    user_clk_out,
    user_reset_out,
    user_lnk_up,
    user_app_rdy,
    tx_buf_av,
    tx_cfg_req,
    tx_err_drop,
    s_axis_tx_tready,
    s_axis_tx_tdata,
    s_axis_tx_tkeep,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    s_axis_tx_tuser,
    tx_cfg_gnt,
    m_axis_rx_tdata,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    m_axis_rx_tvalid,
    m_axis_rx_tready,
    m_axis_rx_tuser,
    rx_np_ok,
    rx_np_req,
    fc_cpld,
    fc_cplh,
    fc_npd,
    fc_nph,
    fc_pd,
    fc_ph,
    fc_sel,
    cfg_mgmt_do,
    cfg_mgmt_rd_wr_done,
    cfg_status,
    cfg_command,
    cfg_dstatus,
    cfg_dcommand,
    cfg_lstatus,
    cfg_lcommand,
    cfg_dcommand2,
    cfg_pcie_link_state,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_powerstate,
    cfg_pmcsr_pme_status,
    cfg_received_func_lvl_rst,
    cfg_mgmt_di,
    cfg_mgmt_byte_en,
    cfg_mgmt_dwaddr,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_mgmt_wr_readonly,
    cfg_err_ecrc,
    cfg_err_ur,
    cfg_err_cpl_timeout,
    cfg_err_cpl_unexpect,
    cfg_err_cpl_abort,
    cfg_err_posted,
    cfg_err_cor,
    cfg_err_atomic_egress_blocked,
    cfg_err_internal_cor,
    cfg_err_malformed,
    cfg_err_mc_blocked,
    cfg_err_poisoned,
    cfg_err_norecovery,
    cfg_err_tlp_cpl_header,
    cfg_err_cpl_rdy,
    cfg_err_locked,
    cfg_err_acs,
    cfg_err_internal_uncor,
    cfg_trn_pending,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_force_state,
    cfg_dsn,
    cfg_interrupt,
    cfg_interrupt_rdy,
    cfg_interrupt_assert,
    cfg_interrupt_di,
    cfg_interrupt_do,
    cfg_interrupt_mmenable,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_interrupt_stat,
    cfg_pciecap_interrupt_msgnum,
    cfg_to_turnoff,
    cfg_turnoff_ok,
    cfg_bus_number,
    cfg_device_number,
    cfg_function_number,
    cfg_pm_wake,
    cfg_pm_send_pme_to,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_msg_received,
    cfg_msg_data,
    cfg_bridge_serr_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_pme_int_en,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_fatal_err_received,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_err_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_msg_received_pm_pme,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_setslotpowerlimit,
    pl_directed_link_change,
    pl_directed_link_width,
    pl_directed_link_speed,
    pl_directed_link_auton,
    pl_upstream_prefer_deemph,
    pl_sel_lnk_rate,
    pl_sel_lnk_width,
    pl_ltssm_state,
    pl_lane_reversal_mode,
    pl_phy_lnk_up,
    pl_tx_pm_state,
    pl_rx_pm_state,
    pl_link_upcfg_cap,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_initial_link_width,
    pl_directed_change_done,
    pl_received_hot_rst,
    pl_transmit_hot_rst,
    pl_downstream_deemph_source,
    cfg_err_aer_headerlog,
    cfg_aer_interrupt_msgnum,
    cfg_err_aer_headerlog_set,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_vc_tcvc_map,
    sys_clk,
    sys_rst_n,
    pipe_mmcm_rst_n,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_drp_addr,
    pcie_drp_di,
    pcie_drp_do,
    pcie_drp_rdy);
  output [3:0]pci_exp_txp;
  output [3:0]pci_exp_txn;
  input [3:0]pci_exp_rxp;
  input [3:0]pci_exp_rxn;
  (* x_interface_info = "xilinx.com:interface:pipe_clock:1.0 pipe_clock pclk_in" *) input pipe_pclk_in;
  (* x_interface_info = "xilinx.com:interface:pipe_clock:1.0 pipe_clock rxusrclk_in" *) input pipe_rxusrclk_in;
  input [3:0]pipe_rxoutclk_in;
  (* x_interface_info = "xilinx.com:interface:pipe_clock:1.0 pipe_clock dclk_in" *) input pipe_dclk_in;
  (* x_interface_info = "xilinx.com:interface:pipe_clock:1.0 pipe_clock userclk1_in" *) input pipe_userclk1_in;
  (* x_interface_info = "xilinx.com:interface:pipe_clock:1.0 pipe_clock userclk2_in" *) input pipe_userclk2_in;
  (* x_interface_info = "xilinx.com:interface:pipe_clock:1.0 pipe_clock oobclk_in" *) input pipe_oobclk_in;
  (* x_interface_info = "xilinx.com:interface:pipe_clock:1.0 pipe_clock mmcm_lock_in" *) input pipe_mmcm_lock_in;
  (* x_interface_info = "xilinx.com:interface:pipe_clock:1.0 pipe_clock txoutclk_out" *) output pipe_txoutclk_out;
  output [3:0]pipe_rxoutclk_out;
  output [3:0]pipe_pclk_sel_out;
  (* x_interface_info = "xilinx.com:interface:pipe_clock:1.0 pipe_clock gen3_out" *) output pipe_gen3_out;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK.user_clk_out CLK" *) output user_clk_out;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST.user_reset_out RST" *) output user_reset_out;
  output user_lnk_up;
  output user_app_rdy;
  output [5:0]tx_buf_av;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status tx_cfg_req" *) output tx_cfg_req;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status tx_err_drop" *) output tx_err_drop;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s_axis_tx TREADY" *) output s_axis_tx_tready;
  input [63:0]s_axis_tx_tdata;
  input [7:0]s_axis_tx_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s_axis_tx TLAST" *) input s_axis_tx_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s_axis_tx TVALID" *) input s_axis_tx_tvalid;
  input [3:0]s_axis_tx_tuser;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control tx_cfg_gnt" *) input tx_cfg_gnt;
  output [63:0]m_axis_rx_tdata;
  output [7:0]m_axis_rx_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 m_axis_rx TLAST" *) output m_axis_rx_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 m_axis_rx TVALID" *) output m_axis_rx_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 m_axis_rx TREADY" *) input m_axis_rx_tready;
  output [21:0]m_axis_rx_tuser;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control rx_np_ok" *) input rx_np_ok;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control rx_np_req" *) input rx_np_req;
  output [11:0]fc_cpld;
  output [7:0]fc_cplh;
  output [11:0]fc_npd;
  output [7:0]fc_nph;
  output [11:0]fc_pd;
  output [7:0]fc_ph;
  input [2:0]fc_sel;
  output [31:0]cfg_mgmt_do;
  (* x_interface_info = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_WRITE_DONE" *) output cfg_mgmt_rd_wr_done;
  output [15:0]cfg_status;
  output [15:0]cfg_command;
  output [15:0]cfg_dstatus;
  output [15:0]cfg_dcommand;
  output [15:0]cfg_lstatus;
  output [15:0]cfg_lcommand;
  output [15:0]cfg_dcommand2;
  output [2:0]cfg_pcie_link_state;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status pmcsr_pme_en" *) output cfg_pmcsr_pme_en;
  output [1:0]cfg_pmcsr_powerstate;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status pmcsr_pme_status" *) output cfg_pmcsr_pme_status;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status received_func_lvl_rst" *) output cfg_received_func_lvl_rst;
  input [31:0]cfg_mgmt_di;
  input [3:0]cfg_mgmt_byte_en;
  input [9:0]cfg_mgmt_dwaddr;
  (* x_interface_info = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt WRITE_EN" *) input cfg_mgmt_wr_en;
  (* x_interface_info = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_EN" *) input cfg_mgmt_rd_en;
  (* x_interface_info = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READONLY" *) input cfg_mgmt_wr_readonly;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err ecrc" *) input cfg_err_ecrc;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err ur" *) input cfg_err_ur;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err cpl_timeout" *) input cfg_err_cpl_timeout;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err cpl_unexpect" *) input cfg_err_cpl_unexpect;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err cpl_abort" *) input cfg_err_cpl_abort;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err posted" *) input cfg_err_posted;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err cor" *) input cfg_err_cor;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err atomic_egress_blocked" *) input cfg_err_atomic_egress_blocked;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err internal_cor" *) input cfg_err_internal_cor;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err malformed" *) input cfg_err_malformed;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err mc_blocked" *) input cfg_err_mc_blocked;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err poisoned" *) input cfg_err_poisoned;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err norecovery" *) input cfg_err_norecovery;
  input [47:0]cfg_err_tlp_cpl_header;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err cpl_rdy" *) output cfg_err_cpl_rdy;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err locked" *) input cfg_err_locked;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err acs" *) input cfg_err_acs;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err internal_uncor" *) input cfg_err_internal_uncor;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control trn_pending" *) input cfg_trn_pending;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control pm_halt_aspm_l0s" *) input cfg_pm_halt_aspm_l0s;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control pm_halt_aspm_l1" *) input cfg_pm_halt_aspm_l1;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control pm_force_state_en" *) input cfg_pm_force_state_en;
  input [1:0]cfg_pm_force_state;
  input [63:0]cfg_dsn;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt interrupt" *) input cfg_interrupt;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt rdy" *) output cfg_interrupt_rdy;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt assert" *) input cfg_interrupt_assert;
  input [7:0]cfg_interrupt_di;
  output [7:0]cfg_interrupt_do;
  output [2:0]cfg_interrupt_mmenable;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msienable" *) output cfg_interrupt_msienable;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msixenable" *) output cfg_interrupt_msixenable;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msixfm" *) output cfg_interrupt_msixfm;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt stat" *) input cfg_interrupt_stat;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status turnoff" *) output cfg_to_turnoff;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control turnoff_ok" *) input cfg_turnoff_ok;
  output [7:0]cfg_bus_number;
  output [4:0]cfg_device_number;
  output [2:0]cfg_function_number;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control pm_wake" *) input cfg_pm_wake;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_control:1.0 pcie2_cfg_control pm_send_pme_to" *) input cfg_pm_send_pme_to;
  input [7:0]cfg_ds_bus_number;
  input [4:0]cfg_ds_device_number;
  input [2:0]cfg_ds_function_number;
  (* x_interface_info = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt TYPE1_CFG_REG_ACCESS" *) input cfg_mgmt_wr_rw1c_as_rw;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd received" *) output cfg_msg_received;
  output [15:0]cfg_msg_data;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status bridge_serr_en" *) output cfg_bridge_serr_en;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status slot_control_electromech_il_ctl_pulse" *) output cfg_slot_control_electromech_il_ctl_pulse;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status root_control_syserr_corr_err_en" *) output cfg_root_control_syserr_corr_err_en;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status root_control_syserr_non_fatal_err_en" *) output cfg_root_control_syserr_non_fatal_err_en;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status root_control_syserr_fatal_err_en" *) output cfg_root_control_syserr_fatal_err_en;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status root_control_pme_int_en" *) output cfg_root_control_pme_int_en;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_corr_err_reporting_en" *) output cfg_aer_rooterr_corr_err_reporting_en;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_non_fatal_err_reporting_en" *) output cfg_aer_rooterr_non_fatal_err_reporting_en;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_fatal_err_reporting_en" *) output cfg_aer_rooterr_fatal_err_reporting_en;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_corr_err_received" *) output cfg_aer_rooterr_corr_err_received;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_non_fatal_err_received" *) output cfg_aer_rooterr_non_fatal_err_received;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_status:1.0 pcie2_cfg_status aer_rooterr_fatal_err_received" *) output cfg_aer_rooterr_fatal_err_received;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd err_cor" *) output cfg_msg_received_err_cor;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd err_non_fatal" *) output cfg_msg_received_err_non_fatal;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd err_fatal" *) output cfg_msg_received_err_fatal;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd received_pm_as_nak" *) output cfg_msg_received_pm_as_nak;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd pm_pme" *) output cfg_msg_received_pm_pme;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd pme_to_ack" *) output cfg_msg_received_pme_to_ack;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd assert_int_a" *) output cfg_msg_received_assert_int_a;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd assert_int_b" *) output cfg_msg_received_assert_int_b;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd assert_int_c" *) output cfg_msg_received_assert_int_c;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd assert_int_d" *) output cfg_msg_received_assert_int_d;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd deassert_int_a" *) output cfg_msg_received_deassert_int_a;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd deassert_int_b" *) output cfg_msg_received_deassert_int_b;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd deassert_int_c" *) output cfg_msg_received_deassert_int_c;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd deassert_int_d" *) output cfg_msg_received_deassert_int_d;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_msg_rcvd:1.0 pcie2_cfg_msg_rcvd received_setslotpowerlimit" *) output cfg_msg_received_setslotpowerlimit;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl directed_link_speed" *) input pl_directed_link_speed;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl directed_link_auton" *) input pl_directed_link_auton;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl upstream_prefer_deemph" *) input pl_upstream_prefer_deemph;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl sel_lnk_rate" *) output pl_sel_lnk_rate;
  output [1:0]pl_sel_lnk_width;
  output [5:0]pl_ltssm_state;
  output [1:0]pl_lane_reversal_mode;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl phy_lnk_up" *) output pl_phy_lnk_up;
  output [2:0]pl_tx_pm_state;
  output [1:0]pl_rx_pm_state;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl link_upcfg_cap" *) output pl_link_upcfg_cap;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl link_gen2_cap" *) output pl_link_gen2_cap;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl link_partner_gen2_supported" *) output pl_link_partner_gen2_supported;
  output [2:0]pl_initial_link_width;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl directed_change_done" *) output pl_directed_change_done;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl received_hot_rst" *) output pl_received_hot_rst;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl transmit_hot_rst" *) input pl_transmit_hot_rst;
  (* x_interface_info = "xilinx.com:interface:pcie2_pl:1.0 pcie2_pl downstream_deemph_source" *) input pl_downstream_deemph_source;
  input [127:0]cfg_err_aer_headerlog;
  input [4:0]cfg_aer_interrupt_msgnum;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err err_aer_headerlog_set" *) output cfg_err_aer_headerlog_set;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err aer_ecrc_check_en" *) output cfg_aer_ecrc_check_en;
  (* x_interface_info = "xilinx.com:interface:pcie2_cfg_err:1.0 pcie2_cfg_err aer_ecrc_gen_en" *) output cfg_aer_ecrc_gen_en;
  output [6:0]cfg_vc_tcvc_map;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK.sys_clk CLK" *) input sys_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST.sys_rst_n RST" *) input sys_rst_n;
  (* x_interface_info = "xilinx.com:interface:pipe_clock:1.0 pipe_clock mmcm_rst_n" *) input pipe_mmcm_rst_n;
  input pcie_drp_clk;
  (* x_interface_info = "xilinx.com:interface:drp:1.0 drp DEN" *) input pcie_drp_en;
  (* x_interface_info = "xilinx.com:interface:drp:1.0 drp DWE" *) input pcie_drp_we;
  input [8:0]pcie_drp_addr;
  input [15:0]pcie_drp_di;
  output [15:0]pcie_drp_do;
  (* x_interface_info = "xilinx.com:interface:drp:1.0 drp DRDY" *) output pcie_drp_rdy;

  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [7:0]cfg_bus_number;
  wire [15:0]cfg_command;
  wire [15:0]cfg_dcommand;
  wire [15:0]cfg_dcommand2;
  wire [4:0]cfg_device_number;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [15:0]cfg_dstatus;
  wire cfg_err_acs;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire [2:0]cfg_function_number;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [15:0]cfg_lcommand;
  wire [15:0]cfg_lstatus;
  wire [3:0]cfg_mgmt_byte_en;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_send_pme_to;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire [15:0]cfg_status;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok;
  wire [6:0]cfg_vc_tcvc_map;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire [63:0]m_axis_rx_tdata;
  wire [7:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [21:0]m_axis_rx_tuser;
  wire m_axis_rx_tvalid;
  wire [3:0]pci_exp_rxn;
  wire [3:0]pci_exp_rxp;
  wire [3:0]pci_exp_txn;
  wire [3:0]pci_exp_txp;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire pipe_dclk_in;
  wire pipe_gen3_out;
  wire pipe_mmcm_lock_in;
  wire pipe_mmcm_rst_n;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [3:0]pipe_pclk_sel_out;
  wire [3:0]pipe_rxoutclk_in;
  wire [3:0]pipe_rxoutclk_out;
  wire pipe_rxusrclk_in;
  wire pipe_txoutclk_out;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_received_hot_rst;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire rx_np_ok;
  wire rx_np_req;
  wire [63:0]s_axis_tx_tdata;
  wire [7:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire s_axis_tx_tready;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire sys_clk;
  wire sys_rst_n;
  wire [5:0]tx_buf_av;
  wire tx_cfg_gnt;
  wire tx_cfg_req;
  wire tx_err_drop;
  wire user_app_rdy;
  wire user_clk_out;
  wire user_lnk_up;
  wire user_reset_out;
  wire NLW_U0_ext_ch_gt_drpclk_UNCONNECTED;
  wire NLW_U0_int_dclk_out_UNCONNECTED;
  wire NLW_U0_int_mmcm_lock_out_UNCONNECTED;
  wire NLW_U0_int_oobclk_out_UNCONNECTED;
  wire NLW_U0_int_pclk_out_slave_UNCONNECTED;
  wire NLW_U0_int_pipe_rxusrclk_out_UNCONNECTED;
  wire NLW_U0_int_userclk1_out_UNCONNECTED;
  wire NLW_U0_int_userclk2_out_UNCONNECTED;
  wire NLW_U0_pipe_qrst_idle_UNCONNECTED;
  wire NLW_U0_pipe_rate_idle_UNCONNECTED;
  wire NLW_U0_pipe_rst_idle_UNCONNECTED;
  wire NLW_U0_qpll_drp_clk_UNCONNECTED;
  wire NLW_U0_qpll_drp_gen3_UNCONNECTED;
  wire NLW_U0_qpll_drp_ovrd_UNCONNECTED;
  wire NLW_U0_qpll_drp_rst_n_UNCONNECTED;
  wire NLW_U0_qpll_drp_start_UNCONNECTED;
  wire NLW_U0_qpll_qplld_UNCONNECTED;
  wire NLW_U0_startup_cfgclk_UNCONNECTED;
  wire NLW_U0_startup_cfgmclk_UNCONNECTED;
  wire NLW_U0_startup_eos_UNCONNECTED;
  wire NLW_U0_startup_preq_UNCONNECTED;
  wire [11:0]NLW_U0_common_commands_out_UNCONNECTED;
  wire [63:0]NLW_U0_ext_ch_gt_drpdo_UNCONNECTED;
  wire [3:0]NLW_U0_ext_ch_gt_drprdy_UNCONNECTED;
  wire [3:0]NLW_U0_gt_ch_drp_rdy_UNCONNECTED;
  wire [31:0]NLW_U0_icap_o_UNCONNECTED;
  wire [1:0]NLW_U0_int_qplllock_out_UNCONNECTED;
  wire [1:0]NLW_U0_int_qplloutclk_out_UNCONNECTED;
  wire [1:0]NLW_U0_int_qplloutrefclk_out_UNCONNECTED;
  wire [3:0]NLW_U0_int_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_cpll_lock_UNCONNECTED;
  wire [31:0]NLW_U0_pipe_debug_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_debug_0_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_debug_1_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_debug_2_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_debug_3_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_debug_4_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_debug_5_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_debug_6_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_debug_7_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_debug_8_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_debug_9_UNCONNECTED;
  wire [59:0]NLW_U0_pipe_dmonitorout_UNCONNECTED;
  wire [27:0]NLW_U0_pipe_drp_fsm_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_eyescandataerror_UNCONNECTED;
  wire [0:0]NLW_U0_pipe_qpll_lock_UNCONNECTED;
  wire [11:0]NLW_U0_pipe_qrst_fsm_UNCONNECTED;
  wire [19:0]NLW_U0_pipe_rate_fsm_UNCONNECTED;
  wire [4:0]NLW_U0_pipe_rst_fsm_UNCONNECTED;
  wire [11:0]NLW_U0_pipe_rxbufstatus_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_rxcommadet_UNCONNECTED;
  wire [31:0]NLW_U0_pipe_rxdisperr_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_rxdlysresetdone_UNCONNECTED;
  wire [31:0]NLW_U0_pipe_rxnotintable_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_rxphaligndone_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_rxpmaresetdone_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_rxprbserr_UNCONNECTED;
  wire [11:0]NLW_U0_pipe_rxstatus_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_rxsyncdone_UNCONNECTED;
  wire [27:0]NLW_U0_pipe_sync_fsm_rx_UNCONNECTED;
  wire [23:0]NLW_U0_pipe_sync_fsm_tx_UNCONNECTED;
  wire [22:0]NLW_U0_pipe_tx_0_sigs_UNCONNECTED;
  wire [22:0]NLW_U0_pipe_tx_1_sigs_UNCONNECTED;
  wire [22:0]NLW_U0_pipe_tx_2_sigs_UNCONNECTED;
  wire [22:0]NLW_U0_pipe_tx_3_sigs_UNCONNECTED;
  wire [22:0]NLW_U0_pipe_tx_4_sigs_UNCONNECTED;
  wire [22:0]NLW_U0_pipe_tx_5_sigs_UNCONNECTED;
  wire [22:0]NLW_U0_pipe_tx_6_sigs_UNCONNECTED;
  wire [22:0]NLW_U0_pipe_tx_7_sigs_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_txdlysresetdone_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_txphaligndone_UNCONNECTED;
  wire [3:0]NLW_U0_pipe_txphinitdone_UNCONNECTED;
  wire [1:0]NLW_U0_qpll_qpllreset_UNCONNECTED;

(* CFG_CTL_IF = "true" *) 
   (* CFG_FC_IF = "true" *) 
   (* CFG_MGMT_IF = "true" *) 
   (* CFG_STATUS_IF = "true" *) 
   (* CLASS_CODE = "058000" *) 
   (* C_DATA_WIDTH = "64" *) 
   (* ERR_REPORTING_IF = "true" *) 
   (* EXT_CH_GT_DRP = "FALSE" *) 
   (* EXT_PIPE_INTERFACE = "FALSE" *) 
   (* EXT_STARTUP_PRIMITIVE = "FALSE" *) 
   (* KEEP_WIDTH = "8" *) 
   (* LINK_CAP_MAX_LINK_WIDTH = "4" *) 
   (* PCIE_EXT_CLK = "true" *) 
   (* PCIE_EXT_GT_COMMON = "FALSE" *) 
   (* PIPE_SIM = "FALSE" *) 
   (* PL_INTERFACE = "true" *) 
   (* RCV_MSG_IF = "true" *) 
   (* SHARED_LOGIC_IN_CORE = "FALSE" *) 
   (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) 
   (* bar_0 = "FFFFFC00" *) 
   (* bar_1 = "00000000" *) 
   (* bar_2 = "00000000" *) 
   (* bar_3 = "00000000" *) 
   (* bar_4 = "00000000" *) 
   (* bar_5 = "00000000" *) 
   (* bram_lat = "0" *) 
   (* c_aer_base_ptr = "000" *) 
   (* c_aer_cap_ecrc_check_capable = "FALSE" *) 
   (* c_aer_cap_ecrc_gen_capable = "FALSE" *) 
   (* c_aer_cap_multiheader = "FALSE" *) 
   (* c_aer_cap_nextptr = "000" *) 
   (* c_aer_cap_on = "FALSE" *) 
   (* c_aer_cap_optional_err_support = "000000" *) 
   (* c_aer_cap_permit_rooterr_update = "FALSE" *) 
   (* c_buf_opt_bma = "true" *) 
   (* c_component_name = "pcie_k7_gen2x4" *) 
   (* c_cpl_inf = "true" *) 
   (* c_cpl_infinite = "true" *) 
   (* c_cpl_timeout_disable_sup = "FALSE" *) 
   (* c_cpl_timeout_range = "0010" *) 
   (* c_cpl_timeout_ranges_sup = "2" *) 
   (* c_d1_support = "FALSE" *) 
   (* c_d2_support = "FALSE" *) 
   (* c_de_emph = "FALSE" *) 
   (* c_dev_cap2_ari_forwarding_supported = "FALSE" *) 
   (* c_dev_cap2_atomicop32_completer_supported = "FALSE" *) 
   (* c_dev_cap2_atomicop64_completer_supported = "FALSE" *) 
   (* c_dev_cap2_atomicop_routing_supported = "FALSE" *) 
   (* c_dev_cap2_cas128_completer_supported = "FALSE" *) 
   (* c_dev_cap2_tph_completer_supported = "00" *) 
   (* c_dev_control_ext_tag_default = "FALSE" *) 
   (* c_dev_port_type = "0" *) 
   (* c_dis_lane_reverse = "true" *) 
   (* c_disable_rx_poisoned_resp = "FALSE" *) 
   (* c_disable_scrambling = "FALSE" *) 
   (* c_disable_tx_aspm_l0s = "FALSE" *) 
   (* c_dll_lnk_actv_cap = "FALSE" *) 
   (* c_dsi_bool = "FALSE" *) 
   (* c_dsn_base_ptr = "100" *) 
   (* c_dsn_cap_enabled = "true" *) 
   (* c_dsn_next_ptr = "000" *) 
   (* c_enable_msg_route = "00000000000" *) 
   (* c_ep_l0s_accpt_lat = "0" *) 
   (* c_ep_l1_accpt_lat = "7" *) 
   (* c_ext_pci_cfg_space_addr = "3FF" *) 
   (* c_external_clocking = "true" *) 
   (* c_fc_cpld = "973" *) 
   (* c_fc_cplh = "36" *) 
   (* c_fc_npd = "24" *) 
   (* c_fc_nph = "12" *) 
   (* c_fc_pd = "949" *) 
   (* c_fc_ph = "32" *) 
   (* c_gen1 = "TRUE" *) 
   (* c_header_type = "00" *) 
   (* c_hw_auton_spd_disable = "FALSE" *) 
   (* c_int_width = "64" *) 
   (* c_last_cfg_dw = "10C" *) 
   (* c_link_cap_aspm_optionality = "FALSE" *) 
   (* c_ll_ack_timeout = "0000" *) 
   (* c_ll_ack_timeout_enable = "FALSE" *) 
   (* c_ll_ack_timeout_function = "0" *) 
   (* c_ll_replay_timeout = "0000" *) 
   (* c_ll_replay_timeout_enable = "FALSE" *) 
   (* c_ll_replay_timeout_func = "1" *) 
   (* c_lnk_bndwdt_notif = "FALSE" *) 
   (* c_msi = "0" *) 
   (* c_msi_64b_addr = "true" *) 
   (* c_msi_cap_on = "true" *) 
   (* c_msi_mult_msg_extn = "0" *) 
   (* c_msi_per_vctr_mask_cap = "FALSE" *) 
   (* c_msix_cap_on = "FALSE" *) 
   (* c_msix_next_ptr = "00" *) 
   (* c_msix_pba_bir = "0" *) 
   (* c_msix_pba_offset = "0" *) 
   (* c_msix_table_bir = "0" *) 
   (* c_msix_table_offset = "0" *) 
   (* c_msix_table_size = "000" *) 
   (* c_pci_cfg_space_addr = "3F" *) 
   (* c_pcie_blk_locn = "0" *) 
   (* c_pcie_cap_next_ptr = "00" *) 
   (* c_pcie_cap_slot_implemented = "FALSE" *) 
   (* c_pcie_dbg_ports = "true" *) 
   (* c_pcie_fast_config = "0" *) 
   (* c_perf_level_high = "true" *) 
   (* c_phantom_functions = "0" *) 
   (* c_pm_cap_next_ptr = "48" *) 
   (* c_pme_support = "0F" *) 
   (* c_rbar_base_ptr = "000" *) 
   (* c_rbar_cap_control_encodedbar0 = "00" *) 
   (* c_rbar_cap_control_encodedbar1 = "00" *) 
   (* c_rbar_cap_control_encodedbar2 = "00" *) 
   (* c_rbar_cap_control_encodedbar3 = "00" *) 
   (* c_rbar_cap_control_encodedbar4 = "00" *) 
   (* c_rbar_cap_control_encodedbar5 = "00" *) 
   (* c_rbar_cap_index0 = "0" *) 
   (* c_rbar_cap_index1 = "0" *) 
   (* c_rbar_cap_index2 = "0" *) 
   (* c_rbar_cap_index3 = "0" *) 
   (* c_rbar_cap_index4 = "0" *) 
   (* c_rbar_cap_index5 = "0" *) 
   (* c_rbar_cap_nextptr = "000" *) 
   (* c_rbar_cap_on = "FALSE" *) 
   (* c_rbar_cap_sup0 = "00001" *) 
   (* c_rbar_cap_sup1 = "00001" *) 
   (* c_rbar_cap_sup2 = "00001" *) 
   (* c_rbar_cap_sup3 = "00001" *) 
   (* c_rbar_cap_sup4 = "00001" *) 
   (* c_rbar_cap_sup5 = "00001" *) 
   (* c_rbar_num = "0" *) 
   (* c_rcb = "0" *) 
   (* c_recrc_check = "0" *) 
   (* c_recrc_check_trim = "FALSE" *) 
   (* c_rev_gt_order = "FALSE" *) 
   (* c_root_cap_crs = "FALSE" *) 
   (* c_rx_raddr_lat = "0" *) 
   (* c_rx_ram_limit = "FFF" *) 
   (* c_rx_rdata_lat = "2" *) 
   (* c_rx_write_lat = "0" *) 
   (* c_silicon_rev = "2" *) 
   (* c_slot_cap_attn_butn = "FALSE" *) 
   (* c_slot_cap_attn_ind = "FALSE" *) 
   (* c_slot_cap_elec_interlock = "FALSE" *) 
   (* c_slot_cap_hotplug_cap = "FALSE" *) 
   (* c_slot_cap_hotplug_surprise = "FALSE" *) 
   (* c_slot_cap_mrl = "FALSE" *) 
   (* c_slot_cap_no_cmd_comp_sup = "FALSE" *) 
   (* c_slot_cap_physical_slot_num = "0" *) 
   (* c_slot_cap_pwr_ctrl = "FALSE" *) 
   (* c_slot_cap_pwr_ind = "FALSE" *) 
   (* c_slot_cap_pwr_limit_scale = "0" *) 
   (* c_slot_cap_pwr_limit_value = "0" *) 
   (* c_surprise_dn_err_cap = "FALSE" *) 
   (* c_trgt_lnk_spd = "2" *) 
   (* c_trn_np_fc = "true" *) 
   (* c_tx_last_tlp = "30" *) 
   (* c_tx_raddr_lat = "0" *) 
   (* c_tx_rdata_lat = "2" *) 
   (* c_tx_write_lat = "0" *) 
   (* c_upconfig_capable = "true" *) 
   (* c_upstream_facing = "true" *) 
   (* c_ur_atomic = "FALSE" *) 
   (* c_ur_inv_req = "true" *) 
   (* c_ur_prs_response = "true" *) 
   (* c_vc_base_ptr = "000" *) 
   (* c_vc_cap_enabled = "FALSE" *) 
   (* c_vc_cap_reject_snoop = "FALSE" *) 
   (* c_vc_next_ptr = "000" *) 
   (* c_vsec_base_ptr = "000" *) 
   (* c_vsec_cap_enabled = "FALSE" *) 
   (* c_vsec_next_ptr = "000" *) 
   (* c_xlnx_ref_board = "NONE" *) 
   (* cap_ver = "2" *) 
   (* cardbus_cis_ptr = "00000000" *) 
   (* cmps = "3" *) 
   (* con_scl_fctr_d0_state = "0" *) 
   (* con_scl_fctr_d1_state = "0" *) 
   (* con_scl_fctr_d2_state = "0" *) 
   (* con_scl_fctr_d3_state = "0" *) 
   (* cost_table = "1" *) 
   (* d1_sup = "0" *) 
   (* d2_sup = "0" *) 
   (* dev_id = "7024" *) 
   (* dev_port_type = "0000" *) 
   (* dis_scl_fctr_d0_state = "0" *) 
   (* dis_scl_fctr_d1_state = "0" *) 
   (* dis_scl_fctr_d2_state = "0" *) 
   (* dis_scl_fctr_d3_state = "0" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* dsi = "0" *) 
   (* ep_l0s_accpt_lat = "000" *) 
   (* ep_l1_accpt_lat = "111" *) 
   (* ext_tag_fld_sup = "FALSE" *) 
   (* int_pin = "1" *) 
   (* intx = "true" *) 
   (* max_lnk_spd = "2" *) 
   (* max_lnk_wdt = "000100" *) 
   (* mps = "011" *) 
   (* no_soft_rst = "true" *) 
   (* pci_exp_int_freq = "3" *) 
   (* pci_exp_ref_freq = "0" *) 
   (* phantm_func_sup = "00" *) 
   (* pme_sup = "0F" *) 
   (* pwr_con_d0_state = "00" *) 
   (* pwr_con_d1_state = "00" *) 
   (* pwr_con_d2_state = "00" *) 
   (* pwr_con_d3_state = "00" *) 
   (* pwr_dis_d0_state = "00" *) 
   (* pwr_dis_d1_state = "00" *) 
   (* pwr_dis_d2_state = "00" *) 
   (* pwr_dis_d3_state = "00" *) 
   (* rev_id = "00" *) 
   (* slot_clk = "true" *) 
   (* subsys_id = "0007" *) 
   (* subsys_ven_id = "10EE" *) 
   (* ven_id = "10EE" *) 
   (* xrom_bar = "00000000" *) 
   pcie_k7_gen2x4_pcie_k7_gen2x4_pcie2_top__parameterized0 U0
       (.cfg_aer_ecrc_check_en(cfg_aer_ecrc_check_en),
        .cfg_aer_ecrc_gen_en(cfg_aer_ecrc_gen_en),
        .cfg_aer_interrupt_msgnum(cfg_aer_interrupt_msgnum),
        .cfg_aer_rooterr_corr_err_received(cfg_aer_rooterr_corr_err_received),
        .cfg_aer_rooterr_corr_err_reporting_en(cfg_aer_rooterr_corr_err_reporting_en),
        .cfg_aer_rooterr_fatal_err_received(cfg_aer_rooterr_fatal_err_received),
        .cfg_aer_rooterr_fatal_err_reporting_en(cfg_aer_rooterr_fatal_err_reporting_en),
        .cfg_aer_rooterr_non_fatal_err_received(cfg_aer_rooterr_non_fatal_err_received),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .cfg_bridge_serr_en(cfg_bridge_serr_en),
        .cfg_bus_number(cfg_bus_number),
        .cfg_command(cfg_command),
        .cfg_dcommand(cfg_dcommand),
        .cfg_dcommand2(cfg_dcommand2),
        .cfg_device_number(cfg_device_number),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_dsn(cfg_dsn),
        .cfg_dstatus(cfg_dstatus),
        .cfg_err_acs(cfg_err_acs),
        .cfg_err_aer_headerlog(cfg_err_aer_headerlog),
        .cfg_err_aer_headerlog_set(cfg_err_aer_headerlog_set),
        .cfg_err_atomic_egress_blocked(cfg_err_atomic_egress_blocked),
        .cfg_err_cor(cfg_err_cor),
        .cfg_err_cpl_abort(cfg_err_cpl_abort),
        .cfg_err_cpl_rdy(cfg_err_cpl_rdy),
        .cfg_err_cpl_timeout(cfg_err_cpl_timeout),
        .cfg_err_cpl_unexpect(cfg_err_cpl_unexpect),
        .cfg_err_ecrc(cfg_err_ecrc),
        .cfg_err_internal_cor(cfg_err_internal_cor),
        .cfg_err_internal_uncor(cfg_err_internal_uncor),
        .cfg_err_locked(cfg_err_locked),
        .cfg_err_malformed(cfg_err_malformed),
        .cfg_err_mc_blocked(cfg_err_mc_blocked),
        .cfg_err_norecovery(cfg_err_norecovery),
        .cfg_err_poisoned(cfg_err_poisoned),
        .cfg_err_posted(cfg_err_posted),
        .cfg_err_tlp_cpl_header(cfg_err_tlp_cpl_header),
        .cfg_err_ur(cfg_err_ur),
        .cfg_function_number(cfg_function_number),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand(cfg_lcommand),
        .cfg_lstatus(cfg_lstatus),
        .cfg_mgmt_byte_en(cfg_mgmt_byte_en),
        .cfg_mgmt_di(cfg_mgmt_di),
        .cfg_mgmt_do(cfg_mgmt_do),
        .cfg_mgmt_dwaddr(cfg_mgmt_dwaddr),
        .cfg_mgmt_rd_en(cfg_mgmt_rd_en),
        .cfg_mgmt_rd_wr_done(cfg_mgmt_rd_wr_done),
        .cfg_mgmt_wr_en(cfg_mgmt_wr_en),
        .cfg_mgmt_wr_readonly(cfg_mgmt_wr_readonly),
        .cfg_mgmt_wr_rw1c_as_rw(cfg_mgmt_wr_rw1c_as_rw),
        .cfg_msg_data(cfg_msg_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_assert_int_a(cfg_msg_received_assert_int_a),
        .cfg_msg_received_assert_int_b(cfg_msg_received_assert_int_b),
        .cfg_msg_received_assert_int_c(cfg_msg_received_assert_int_c),
        .cfg_msg_received_assert_int_d(cfg_msg_received_assert_int_d),
        .cfg_msg_received_deassert_int_a(cfg_msg_received_deassert_int_a),
        .cfg_msg_received_deassert_int_b(cfg_msg_received_deassert_int_b),
        .cfg_msg_received_deassert_int_c(cfg_msg_received_deassert_int_c),
        .cfg_msg_received_deassert_int_d(cfg_msg_received_deassert_int_d),
        .cfg_msg_received_err_cor(cfg_msg_received_err_cor),
        .cfg_msg_received_err_fatal(cfg_msg_received_err_fatal),
        .cfg_msg_received_err_non_fatal(cfg_msg_received_err_non_fatal),
        .cfg_msg_received_pm_as_nak(cfg_msg_received_pm_as_nak),
        .cfg_msg_received_pm_pme(cfg_msg_received_pm_pme),
        .cfg_msg_received_pme_to_ack(cfg_msg_received_pme_to_ack),
        .cfg_msg_received_setslotpowerlimit(cfg_msg_received_setslotpowerlimit),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state(cfg_pm_force_state),
        .cfg_pm_force_state_en(cfg_pm_force_state_en),
        .cfg_pm_halt_aspm_l0s(cfg_pm_halt_aspm_l0s),
        .cfg_pm_halt_aspm_l1(cfg_pm_halt_aspm_l1),
        .cfg_pm_send_pme_to(cfg_pm_send_pme_to),
        .cfg_pm_wake(cfg_pm_wake),
        .cfg_pmcsr_pme_en(cfg_pmcsr_pme_en),
        .cfg_pmcsr_pme_status(cfg_pmcsr_pme_status),
        .cfg_pmcsr_powerstate(cfg_pmcsr_powerstate),
        .cfg_received_func_lvl_rst(cfg_received_func_lvl_rst),
        .cfg_root_control_pme_int_en(cfg_root_control_pme_int_en),
        .cfg_root_control_syserr_corr_err_en(cfg_root_control_syserr_corr_err_en),
        .cfg_root_control_syserr_fatal_err_en(cfg_root_control_syserr_fatal_err_en),
        .cfg_root_control_syserr_non_fatal_err_en(cfg_root_control_syserr_non_fatal_err_en),
        .cfg_slot_control_electromech_il_ctl_pulse(cfg_slot_control_electromech_il_ctl_pulse),
        .cfg_status(cfg_status),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_trn_pending(cfg_trn_pending),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .cfg_vc_tcvc_map(cfg_vc_tcvc_map),
        .common_commands_in({1'b0,1'b0,1'b0,1'b0}),
        .common_commands_out(NLW_U0_common_commands_out_UNCONNECTED[11:0]),
        .ext_ch_gt_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpclk(NLW_U0_ext_ch_gt_drpclk_UNCONNECTED),
        .ext_ch_gt_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpdo(NLW_U0_ext_ch_gt_drpdo_UNCONNECTED[63:0]),
        .ext_ch_gt_drpen({1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drprdy(NLW_U0_ext_ch_gt_drprdy_UNCONNECTED[3:0]),
        .ext_ch_gt_drpwe({1'b0,1'b0,1'b0,1'b0}),
        .fc_cpld(fc_cpld),
        .fc_cplh(fc_cplh),
        .fc_npd(fc_npd),
        .fc_nph(fc_nph),
        .fc_pd(fc_pd),
        .fc_ph(fc_ph),
        .fc_sel(fc_sel),
        .gt_ch_drp_rdy(NLW_U0_gt_ch_drp_rdy_UNCONNECTED[3:0]),
        .icap_clk(1'b0),
        .icap_csib(1'b0),
        .icap_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .icap_o(NLW_U0_icap_o_UNCONNECTED[31:0]),
        .icap_rdwrb(1'b0),
        .int_dclk_out(NLW_U0_int_dclk_out_UNCONNECTED),
        .int_mmcm_lock_out(NLW_U0_int_mmcm_lock_out_UNCONNECTED),
        .int_oobclk_out(NLW_U0_int_oobclk_out_UNCONNECTED),
        .int_pclk_out_slave(NLW_U0_int_pclk_out_slave_UNCONNECTED),
        .int_pclk_sel_slave({1'b0,1'b0,1'b0,1'b0}),
        .int_pipe_rxusrclk_out(NLW_U0_int_pipe_rxusrclk_out_UNCONNECTED),
        .int_qplllock_out(NLW_U0_int_qplllock_out_UNCONNECTED[1:0]),
        .int_qplloutclk_out(NLW_U0_int_qplloutclk_out_UNCONNECTED[1:0]),
        .int_qplloutrefclk_out(NLW_U0_int_qplloutrefclk_out_UNCONNECTED[1:0]),
        .int_rxoutclk_out(NLW_U0_int_rxoutclk_out_UNCONNECTED[3:0]),
        .int_userclk1_out(NLW_U0_int_userclk1_out_UNCONNECTED),
        .int_userclk2_out(NLW_U0_int_userclk2_out_UNCONNECTED),
        .m_axis_rx_tdata(m_axis_rx_tdata),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .m_axis_rx_tvalid(m_axis_rx_tvalid),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pipe_cpll_lock(NLW_U0_pipe_cpll_lock_UNCONNECTED[3:0]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_debug(NLW_U0_pipe_debug_UNCONNECTED[31:0]),
        .pipe_debug_0(NLW_U0_pipe_debug_0_UNCONNECTED[3:0]),
        .pipe_debug_1(NLW_U0_pipe_debug_1_UNCONNECTED[3:0]),
        .pipe_debug_2(NLW_U0_pipe_debug_2_UNCONNECTED[3:0]),
        .pipe_debug_3(NLW_U0_pipe_debug_3_UNCONNECTED[3:0]),
        .pipe_debug_4(NLW_U0_pipe_debug_4_UNCONNECTED[3:0]),
        .pipe_debug_5(NLW_U0_pipe_debug_5_UNCONNECTED[3:0]),
        .pipe_debug_6(NLW_U0_pipe_debug_6_UNCONNECTED[3:0]),
        .pipe_debug_7(NLW_U0_pipe_debug_7_UNCONNECTED[3:0]),
        .pipe_debug_8(NLW_U0_pipe_debug_8_UNCONNECTED[3:0]),
        .pipe_debug_9(NLW_U0_pipe_debug_9_UNCONNECTED[3:0]),
        .pipe_dmonitorout(NLW_U0_pipe_dmonitorout_UNCONNECTED[59:0]),
        .pipe_drp_fsm(NLW_U0_pipe_drp_fsm_UNCONNECTED[27:0]),
        .pipe_eyescandataerror(NLW_U0_pipe_eyescandataerror_UNCONNECTED[3:0]),
        .pipe_gen3_out(pipe_gen3_out),
        .pipe_loopback({1'b0,1'b0,1'b0}),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qpll_lock(NLW_U0_pipe_qpll_lock_UNCONNECTED[0]),
        .pipe_qrst_fsm(NLW_U0_pipe_qrst_fsm_UNCONNECTED[11:0]),
        .pipe_qrst_idle(NLW_U0_pipe_qrst_idle_UNCONNECTED),
        .pipe_rate_fsm(NLW_U0_pipe_rate_fsm_UNCONNECTED[19:0]),
        .pipe_rate_idle(NLW_U0_pipe_rate_idle_UNCONNECTED),
        .pipe_rst_fsm(NLW_U0_pipe_rst_fsm_UNCONNECTED[4:0]),
        .pipe_rst_idle(NLW_U0_pipe_rst_idle_UNCONNECTED),
        .pipe_rx_0_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_1_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_2_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_3_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_4_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_5_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_6_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_7_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rxbufstatus(NLW_U0_pipe_rxbufstatus_UNCONNECTED[11:0]),
        .pipe_rxcommadet(NLW_U0_pipe_rxcommadet_UNCONNECTED[3:0]),
        .pipe_rxdisperr(NLW_U0_pipe_rxdisperr_UNCONNECTED[31:0]),
        .pipe_rxdlysresetdone(NLW_U0_pipe_rxdlysresetdone_UNCONNECTED[3:0]),
        .pipe_rxnotintable(NLW_U0_pipe_rxnotintable_UNCONNECTED[31:0]),
        .pipe_rxoutclk_in(pipe_rxoutclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(NLW_U0_pipe_rxphaligndone_UNCONNECTED[3:0]),
        .pipe_rxpmaresetdone(NLW_U0_pipe_rxpmaresetdone_UNCONNECTED[3:0]),
        .pipe_rxprbscntreset(1'b0),
        .pipe_rxprbserr(NLW_U0_pipe_rxprbserr_UNCONNECTED[3:0]),
        .pipe_rxprbssel({1'b0,1'b0,1'b0}),
        .pipe_rxstatus(NLW_U0_pipe_rxstatus_UNCONNECTED[11:0]),
        .pipe_rxsyncdone(NLW_U0_pipe_rxsyncdone_UNCONNECTED[3:0]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_sync_fsm_rx(NLW_U0_pipe_sync_fsm_rx_UNCONNECTED[27:0]),
        .pipe_sync_fsm_tx(NLW_U0_pipe_sync_fsm_tx_UNCONNECTED[23:0]),
        .pipe_tx_0_sigs(NLW_U0_pipe_tx_0_sigs_UNCONNECTED[22:0]),
        .pipe_tx_1_sigs(NLW_U0_pipe_tx_1_sigs_UNCONNECTED[22:0]),
        .pipe_tx_2_sigs(NLW_U0_pipe_tx_2_sigs_UNCONNECTED[22:0]),
        .pipe_tx_3_sigs(NLW_U0_pipe_tx_3_sigs_UNCONNECTED[22:0]),
        .pipe_tx_4_sigs(NLW_U0_pipe_tx_4_sigs_UNCONNECTED[22:0]),
        .pipe_tx_5_sigs(NLW_U0_pipe_tx_5_sigs_UNCONNECTED[22:0]),
        .pipe_tx_6_sigs(NLW_U0_pipe_tx_6_sigs_UNCONNECTED[22:0]),
        .pipe_tx_7_sigs(NLW_U0_pipe_tx_7_sigs_UNCONNECTED[22:0]),
        .pipe_txdlysresetdone(NLW_U0_pipe_txdlysresetdone_UNCONNECTED[3:0]),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(NLW_U0_pipe_txphaligndone_UNCONNECTED[3:0]),
        .pipe_txphinitdone(NLW_U0_pipe_txphinitdone_UNCONNECTED[3:0]),
        .pipe_txprbsforceerr(1'b0),
        .pipe_txprbssel({1'b0,1'b0,1'b0}),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .pl_directed_change_done(pl_directed_change_done),
        .pl_directed_link_auton(pl_directed_link_auton),
        .pl_directed_link_change(pl_directed_link_change),
        .pl_directed_link_speed(pl_directed_link_speed),
        .pl_directed_link_width(pl_directed_link_width),
        .pl_downstream_deemph_source(pl_downstream_deemph_source),
        .pl_initial_link_width(pl_initial_link_width),
        .pl_lane_reversal_mode(pl_lane_reversal_mode),
        .pl_link_gen2_cap(pl_link_gen2_cap),
        .pl_link_partner_gen2_supported(pl_link_partner_gen2_supported),
        .pl_link_upcfg_cap(pl_link_upcfg_cap),
        .pl_ltssm_state(pl_ltssm_state),
        .pl_phy_lnk_up(pl_phy_lnk_up),
        .pl_received_hot_rst(pl_received_hot_rst),
        .pl_rx_pm_state(pl_rx_pm_state),
        .pl_sel_lnk_rate(pl_sel_lnk_rate),
        .pl_sel_lnk_width(pl_sel_lnk_width),
        .pl_transmit_hot_rst(pl_transmit_hot_rst),
        .pl_tx_pm_state(pl_tx_pm_state),
        .pl_upstream_prefer_deemph(pl_upstream_prefer_deemph),
        .qpll_drp_clk(NLW_U0_qpll_drp_clk_UNCONNECTED),
        .qpll_drp_crscode({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll_drp_done({1'b0,1'b0}),
        .qpll_drp_fsm({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll_drp_gen3(NLW_U0_qpll_drp_gen3_UNCONNECTED),
        .qpll_drp_ovrd(NLW_U0_qpll_drp_ovrd_UNCONNECTED),
        .qpll_drp_reset({1'b0,1'b0}),
        .qpll_drp_rst_n(NLW_U0_qpll_drp_rst_n_UNCONNECTED),
        .qpll_drp_start(NLW_U0_qpll_drp_start_UNCONNECTED),
        .qpll_qplld(NLW_U0_qpll_qplld_UNCONNECTED),
        .qpll_qplllock({1'b0,1'b0}),
        .qpll_qplloutclk({1'b0,1'b0}),
        .qpll_qplloutrefclk({1'b0,1'b0}),
        .qpll_qpllreset(NLW_U0_qpll_qpllreset_UNCONNECTED[1:0]),
        .rx_np_ok(rx_np_ok),
        .rx_np_req(rx_np_req),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tready(s_axis_tx_tready),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .startup_cfgclk(NLW_U0_startup_cfgclk_UNCONNECTED),
        .startup_cfgmclk(NLW_U0_startup_cfgmclk_UNCONNECTED),
        .startup_clk(1'b0),
        .startup_eos(NLW_U0_startup_eos_UNCONNECTED),
        .startup_eos_in(1'b0),
        .startup_gsr(1'b0),
        .startup_gts(1'b0),
        .startup_keyclearb(1'b1),
        .startup_pack(1'b0),
        .startup_preq(NLW_U0_startup_preq_UNCONNECTED),
        .startup_usrcclko(1'b1),
        .startup_usrcclkts(1'b0),
        .startup_usrdoneo(1'b0),
        .startup_usrdonets(1'b1),
        .sys_clk(sys_clk),
        .sys_rst_n(sys_rst_n),
        .tx_buf_av(tx_buf_av),
        .tx_cfg_gnt(tx_cfg_gnt),
        .tx_cfg_req(tx_cfg_req),
        .tx_err_drop(tx_err_drop),
        .user_app_rdy(user_app_rdy),
        .user_clk_out(user_clk_out),
        .user_lnk_up(user_lnk_up),
        .user_reset_out(user_reset_out));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_axi_basic_rx" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_rx__parameterized0
   (trn_rsrc_dsc_d,
    E,
    O1,
    m_axis_rx_tlast,
    O3,
    m_axis_rx_tuser,
    m_axis_rx_tdata,
    m_axis_rx_tkeep,
    SR,
    trn_rsrc_dsc,
    pipe_userclk2_in,
    rsrc_rdy_filtered10_out,
    trn_rrem,
    trn_reof,
    trn_rsof,
    trn_recrc_err,
    trn_rerrfwd,
    I1,
    m_axis_rx_tready,
    I3,
    trn_rbar_hit,
    trn_rd);
  output trn_rsrc_dsc_d;
  output [0:0]E;
  output O1;
  output m_axis_rx_tlast;
  output O3;
  output [13:0]m_axis_rx_tuser;
  output [63:0]m_axis_rx_tdata;
  output [7:0]m_axis_rx_tkeep;
  input [0:0]SR;
  input trn_rsrc_dsc;
  input pipe_userclk2_in;
  input rsrc_rdy_filtered10_out;
  input [0:0]trn_rrem;
  input trn_reof;
  input trn_rsof;
  input trn_recrc_err;
  input trn_rerrfwd;
  input I1;
  input m_axis_rx_tready;
  input I3;
  input [6:0]trn_rbar_hit;
  input [63:0]trn_rd;

  wire [0:0]E;
  wire I1;
  wire I3;
  wire O1;
  wire O3;
  wire [0:0]SR;
  wire data_hold;
  wire [63:0]m_axis_rx_tdata;
  wire [7:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [13:0]m_axis_rx_tuser;
  wire n_0_rx_null_gen_inst;
  wire n_1_rx_null_gen_inst;
  wire n_22_rx_pipeline_inst;
  wire n_23_rx_pipeline_inst;
  wire n_24_rx_pipeline_inst;
  wire n_2_rx_null_gen_inst;
  wire n_3_rx_null_gen_inst;
  wire n_4_rx_null_gen_inst;
  wire n_7_rx_null_gen_inst;
  wire n_7_rx_pipeline_inst;
  wire n_8_rx_null_gen_inst;
  wire n_9_rx_null_gen_inst;
  wire null_mux_sel;
  wire [9:5]payload_len;
  wire pipe_userclk2_in;
  wire [1:0]pkt_len_counter;
  wire [4:0]plusOp;
  wire rsrc_rdy_filtered10_out;
  wire [6:0]trn_rbar_hit;
  wire [63:0]trn_rd;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire [0:0]trn_rrem;
  wire trn_rsof;
  wire trn_rsrc_dsc;
  wire trn_rsrc_dsc_d;

pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_rx_null_gen__parameterized0 rx_null_gen_inst
       (.D({n_1_rx_null_gen_inst,n_2_rx_null_gen_inst,n_3_rx_null_gen_inst,n_4_rx_null_gen_inst}),
        .I1(payload_len),
        .I2(n_7_rx_pipeline_inst),
        .I3(n_24_rx_pipeline_inst),
        .I4(n_22_rx_pipeline_inst),
        .I5(n_23_rx_pipeline_inst),
        .I6(O1),
        .O1(n_0_rx_null_gen_inst),
        .O2(n_7_rx_null_gen_inst),
        .O3(n_8_rx_null_gen_inst),
        .O4(n_9_rx_null_gen_inst),
        .SR(SR),
        .data_hold(data_hold),
        .in0(plusOp),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser[13]),
        .null_mux_sel(null_mux_sel),
        .pipe_userclk2_in(pipe_userclk2_in),
        .pkt_len_counter(pkt_len_counter));
pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_rx_pipeline__parameterized0 rx_pipeline_inst
       (.D({n_1_rx_null_gen_inst,n_2_rx_null_gen_inst,n_3_rx_null_gen_inst,n_4_rx_null_gen_inst}),
        .I1(n_0_rx_null_gen_inst),
        .I2(n_9_rx_null_gen_inst),
        .I3(I1),
        .I4(I3),
        .I5(n_8_rx_null_gen_inst),
        .I6(n_7_rx_null_gen_inst),
        .O1(E),
        .O2(O1),
        .O3(O3),
        .O4(n_7_rx_pipeline_inst),
        .O5(n_22_rx_pipeline_inst),
        .O6(n_23_rx_pipeline_inst),
        .O7(n_24_rx_pipeline_inst),
        .O8(payload_len),
        .SR(SR),
        .data_hold(data_hold),
        .in0(plusOp),
        .m_axis_rx_tdata(m_axis_rx_tdata),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .null_mux_sel(null_mux_sel),
        .pipe_userclk2_in(pipe_userclk2_in),
        .pkt_len_counter(pkt_len_counter),
        .rsrc_rdy_filtered10_out(rsrc_rdy_filtered10_out),
        .trn_rbar_hit(trn_rbar_hit),
        .trn_rd(trn_rd),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rrem(trn_rrem),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc),
        .trn_rsrc_dsc_d(trn_rsrc_dsc_d));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_axi_basic_rx_null_gen" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_rx_null_gen__parameterized0
   (O1,
    D,
    pkt_len_counter,
    O2,
    O3,
    O4,
    in0,
    I1,
    SR,
    pipe_userclk2_in,
    I2,
    null_mux_sel,
    I3,
    m_axis_rx_tready,
    I4,
    data_hold,
    I5,
    I6,
    m_axis_rx_tuser);
  output O1;
  output [3:0]D;
  output [1:0]pkt_len_counter;
  output O2;
  output O3;
  output O4;
  input [4:0]in0;
  input [4:0]I1;
  input [0:0]SR;
  input pipe_userclk2_in;
  input I2;
  input null_mux_sel;
  input I3;
  input m_axis_rx_tready;
  input I4;
  input data_hold;
  input I5;
  input I6;
  input [0:0]m_axis_rx_tuser;

  wire [3:0]D;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]SR;
  wire cur_state;
  wire data_hold;
  wire m_axis_rx_tready;
  wire [0:0]m_axis_rx_tuser;
  wire n_0_null_mux_sel_i_2;
  wire \n_0_reg_pkt_len_counter[10]_i_2 ;
  wire \n_0_reg_pkt_len_counter[10]_i_3 ;
  wire \n_0_reg_pkt_len_counter[10]_i_4 ;
  wire \n_0_reg_pkt_len_counter[10]_i_5 ;
  wire \n_0_reg_pkt_len_counter[11]_i_10 ;
  wire \n_0_reg_pkt_len_counter[11]_i_11 ;
  wire \n_0_reg_pkt_len_counter[11]_i_12 ;
  wire \n_0_reg_pkt_len_counter[11]_i_13 ;
  wire \n_0_reg_pkt_len_counter[11]_i_3 ;
  wire \n_0_reg_pkt_len_counter[11]_i_4 ;
  wire \n_0_reg_pkt_len_counter[11]_i_5 ;
  wire \n_0_reg_pkt_len_counter[11]_i_6 ;
  wire \n_0_reg_pkt_len_counter[11]_i_7 ;
  wire \n_0_reg_pkt_len_counter[11]_i_8 ;
  wire \n_0_reg_pkt_len_counter[11]_i_9 ;
  wire \n_0_reg_pkt_len_counter[1]_i_2 ;
  wire \n_0_reg_pkt_len_counter[2]_i_2 ;
  wire \n_0_reg_pkt_len_counter[2]_i_3 ;
  wire \n_0_reg_pkt_len_counter[2]_i_4 ;
  wire \n_0_reg_pkt_len_counter[2]_i_5 ;
  wire \n_0_reg_pkt_len_counter[3]_i_10 ;
  wire \n_0_reg_pkt_len_counter[3]_i_3 ;
  wire \n_0_reg_pkt_len_counter[3]_i_4 ;
  wire \n_0_reg_pkt_len_counter[3]_i_5 ;
  wire \n_0_reg_pkt_len_counter[3]_i_6 ;
  wire \n_0_reg_pkt_len_counter[3]_i_7 ;
  wire \n_0_reg_pkt_len_counter[3]_i_8 ;
  wire \n_0_reg_pkt_len_counter[3]_i_9 ;
  wire \n_0_reg_pkt_len_counter[4]_i_2 ;
  wire \n_0_reg_pkt_len_counter[4]_i_3 ;
  wire \n_0_reg_pkt_len_counter[4]_i_4 ;
  wire \n_0_reg_pkt_len_counter[4]_i_5 ;
  wire \n_0_reg_pkt_len_counter[5]_i_2 ;
  wire \n_0_reg_pkt_len_counter[5]_i_3 ;
  wire \n_0_reg_pkt_len_counter[5]_i_4 ;
  wire \n_0_reg_pkt_len_counter[5]_i_5 ;
  wire \n_0_reg_pkt_len_counter[6]_i_2 ;
  wire \n_0_reg_pkt_len_counter[6]_i_3 ;
  wire \n_0_reg_pkt_len_counter[6]_i_4 ;
  wire \n_0_reg_pkt_len_counter[6]_i_5 ;
  wire \n_0_reg_pkt_len_counter[7]_i_10 ;
  wire \n_0_reg_pkt_len_counter[7]_i_3 ;
  wire \n_0_reg_pkt_len_counter[7]_i_4 ;
  wire \n_0_reg_pkt_len_counter[7]_i_5 ;
  wire \n_0_reg_pkt_len_counter[7]_i_6 ;
  wire \n_0_reg_pkt_len_counter[7]_i_7 ;
  wire \n_0_reg_pkt_len_counter[7]_i_8 ;
  wire \n_0_reg_pkt_len_counter[7]_i_9 ;
  wire \n_0_reg_pkt_len_counter[8]_i_2 ;
  wire \n_0_reg_pkt_len_counter[8]_i_3 ;
  wire \n_0_reg_pkt_len_counter[8]_i_4 ;
  wire \n_0_reg_pkt_len_counter[8]_i_5 ;
  wire \n_0_reg_pkt_len_counter[9]_i_2 ;
  wire \n_0_reg_pkt_len_counter[9]_i_3 ;
  wire \n_0_reg_pkt_len_counter[9]_i_4 ;
  wire \n_0_reg_pkt_len_counter[9]_i_5 ;
  wire \n_0_reg_pkt_len_counter_reg[10]_i_1 ;
  wire \n_0_reg_pkt_len_counter_reg[11]_i_1 ;
  wire \n_0_reg_pkt_len_counter_reg[2]_i_1 ;
  wire \n_0_reg_pkt_len_counter_reg[3]_i_1 ;
  wire \n_0_reg_pkt_len_counter_reg[3]_i_2 ;
  wire \n_0_reg_pkt_len_counter_reg[4]_i_1 ;
  wire \n_0_reg_pkt_len_counter_reg[5]_i_1 ;
  wire \n_0_reg_pkt_len_counter_reg[6]_i_1 ;
  wire \n_0_reg_pkt_len_counter_reg[7]_i_1 ;
  wire \n_0_reg_pkt_len_counter_reg[7]_i_2 ;
  wire \n_0_reg_pkt_len_counter_reg[8]_i_1 ;
  wire \n_0_reg_pkt_len_counter_reg[9]_i_1 ;
  wire \n_0_reg_tkeep[7]_i_3 ;
  wire \n_0_reg_tkeep[7]_i_4 ;
  wire \n_0_reg_tkeep[7]_i_5 ;
  wire \n_1_reg_pkt_len_counter_reg[11]_i_2 ;
  wire \n_1_reg_pkt_len_counter_reg[3]_i_2 ;
  wire \n_1_reg_pkt_len_counter_reg[7]_i_2 ;
  wire \n_2_reg_pkt_len_counter_reg[11]_i_2 ;
  wire \n_2_reg_pkt_len_counter_reg[3]_i_2 ;
  wire \n_2_reg_pkt_len_counter_reg[7]_i_2 ;
  wire \n_3_reg_pkt_len_counter_reg[11]_i_2 ;
  wire \n_3_reg_pkt_len_counter_reg[3]_i_2 ;
  wire \n_3_reg_pkt_len_counter_reg[7]_i_2 ;
(* RTL_KEEP = "true" *)   wire [11:0]new_pkt_len;
  wire next_state;
  wire null_mux_sel;
  wire pipe_userclk2_in;
  wire [1:0]pkt_len_counter;
  wire [11:0]pkt_len_counter_dec;
  wire [11:0]reg_pkt_len_counter;
  wire [3:3]\NLW_reg_pkt_len_counter_reg[11]_i_2_CO_UNCONNECTED ;

  assign new_pkt_len[9:5] = I1[4:0];
  assign new_pkt_len[4:0] = in0[4:0];
LUT5 #(
    .INIT(32'h555D5555)) 
     cur_state_i_1
       (.I0(\n_0_reg_pkt_len_counter[1]_i_2 ),
        .I1(I6),
        .I2(cur_state),
        .I3(m_axis_rx_tuser),
        .I4(m_axis_rx_tready),
        .O(next_state));
FDRE #(
    .INIT(1'b0)) 
     cur_state_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(next_state),
        .Q(cur_state),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(new_pkt_len[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(new_pkt_len[10]));
LUT5 #(
    .INIT(32'h00000004)) 
     \m_axis_rx_tuser_xhdl1[19]_i_2 
       (.I0(\n_0_reg_tkeep[7]_i_3 ),
        .I1(pkt_len_counter[1]),
        .I2(pkt_len_counter[0]),
        .I3(\n_0_reg_tkeep[7]_i_5 ),
        .I4(\n_0_reg_tkeep[7]_i_4 ),
        .O(O2));
LUT6 #(
    .INIT(64'h00000000FDFDFD00)) 
     null_mux_sel_i_1
       (.I0(n_0_null_mux_sel_i_2),
        .I1(\n_0_reg_tkeep[7]_i_4 ),
        .I2(\n_0_reg_tkeep[7]_i_5 ),
        .I3(I2),
        .I4(null_mux_sel),
        .I5(SR),
        .O(O1));
LUT5 #(
    .INIT(32'h00007000)) 
     null_mux_sel_i_2
       (.I0(pkt_len_counter[0]),
        .I1(pkt_len_counter[1]),
        .I2(null_mux_sel),
        .I3(m_axis_rx_tready),
        .I4(\n_0_reg_tkeep[7]_i_3 ),
        .O(n_0_null_mux_sel_i_2));
LUT5 #(
    .INIT(32'hCACACFC0)) 
     \reg_pkt_len_counter[0]_i_1 
       (.I0(pkt_len_counter_dec[0]),
        .I1(new_pkt_len[0]),
        .I2(\n_0_reg_pkt_len_counter[1]_i_2 ),
        .I3(reg_pkt_len_counter[0]),
        .I4(m_axis_rx_tready),
        .O(pkt_len_counter[0]));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[10]_i_2 
       (.I0(new_pkt_len[10]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[10]_i_4 ),
        .O(\n_0_reg_pkt_len_counter[10]_i_2 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[10]_i_3 
       (.I0(new_pkt_len[10]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[10]_i_5 ),
        .O(\n_0_reg_pkt_len_counter[10]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \reg_pkt_len_counter[10]_i_4 
       (.I0(reg_pkt_len_counter[10]),
        .I1(m_axis_rx_tready),
        .O(\n_0_reg_pkt_len_counter[10]_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \reg_pkt_len_counter[10]_i_5 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[10]),
        .O(\n_0_reg_pkt_len_counter[10]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \reg_pkt_len_counter[11]_i_10 
       (.I0(reg_pkt_len_counter[6]),
        .I1(reg_pkt_len_counter[5]),
        .I2(m_axis_rx_tready),
        .I3(reg_pkt_len_counter[3]),
        .I4(reg_pkt_len_counter[7]),
        .I5(reg_pkt_len_counter[2]),
        .O(\n_0_reg_pkt_len_counter[11]_i_10 ));
LUT2 #(
    .INIT(4'h7)) 
     \reg_pkt_len_counter[11]_i_11 
       (.I0(reg_pkt_len_counter[1]),
        .I1(reg_pkt_len_counter[0]),
        .O(\n_0_reg_pkt_len_counter[11]_i_11 ));
LUT2 #(
    .INIT(4'h2)) 
     \reg_pkt_len_counter[11]_i_12 
       (.I0(reg_pkt_len_counter[11]),
        .I1(m_axis_rx_tready),
        .O(\n_0_reg_pkt_len_counter[11]_i_12 ));
LUT2 #(
    .INIT(4'hE)) 
     \reg_pkt_len_counter[11]_i_13 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[11]),
        .O(\n_0_reg_pkt_len_counter[11]_i_13 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[11]_i_3 
       (.I0(new_pkt_len[11]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[11]_i_12 ),
        .O(\n_0_reg_pkt_len_counter[11]_i_3 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[11]_i_4 
       (.I0(new_pkt_len[11]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[11]_i_13 ),
        .O(\n_0_reg_pkt_len_counter[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_pkt_len_counter[11]_i_5 
       (.I0(reg_pkt_len_counter[11]),
        .O(\n_0_reg_pkt_len_counter[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_pkt_len_counter[11]_i_6 
       (.I0(reg_pkt_len_counter[10]),
        .O(\n_0_reg_pkt_len_counter[11]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_pkt_len_counter[11]_i_7 
       (.I0(reg_pkt_len_counter[9]),
        .O(\n_0_reg_pkt_len_counter[11]_i_7 ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_pkt_len_counter[11]_i_8 
       (.I0(reg_pkt_len_counter[8]),
        .O(\n_0_reg_pkt_len_counter[11]_i_8 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \reg_pkt_len_counter[11]_i_9 
       (.I0(reg_pkt_len_counter[8]),
        .I1(reg_pkt_len_counter[4]),
        .I2(reg_pkt_len_counter[9]),
        .I3(reg_pkt_len_counter[10]),
        .I4(reg_pkt_len_counter[11]),
        .O(\n_0_reg_pkt_len_counter[11]_i_9 ));
LUT5 #(
    .INIT(32'hCACACFC0)) 
     \reg_pkt_len_counter[1]_i_1 
       (.I0(pkt_len_counter_dec[1]),
        .I1(new_pkt_len[1]),
        .I2(\n_0_reg_pkt_len_counter[1]_i_2 ),
        .I3(reg_pkt_len_counter[1]),
        .I4(m_axis_rx_tready),
        .O(pkt_len_counter[1]));
LUT5 #(
    .INIT(32'h0888FFFF)) 
     \reg_pkt_len_counter[1]_i_2 
       (.I0(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I1(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I2(reg_pkt_len_counter[1]),
        .I3(reg_pkt_len_counter[0]),
        .I4(cur_state),
        .O(\n_0_reg_pkt_len_counter[1]_i_2 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[2]_i_2 
       (.I0(new_pkt_len[2]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[2]_i_4 ),
        .O(\n_0_reg_pkt_len_counter[2]_i_2 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[2]_i_3 
       (.I0(new_pkt_len[2]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[2]_i_5 ),
        .O(\n_0_reg_pkt_len_counter[2]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \reg_pkt_len_counter[2]_i_4 
       (.I0(reg_pkt_len_counter[2]),
        .I1(m_axis_rx_tready),
        .O(\n_0_reg_pkt_len_counter[2]_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \reg_pkt_len_counter[2]_i_5 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[2]),
        .O(\n_0_reg_pkt_len_counter[2]_i_5 ));
LUT2 #(
    .INIT(4'hE)) 
     \reg_pkt_len_counter[3]_i_10 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[3]),
        .O(\n_0_reg_pkt_len_counter[3]_i_10 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[3]_i_3 
       (.I0(new_pkt_len[3]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[3]_i_9 ),
        .O(\n_0_reg_pkt_len_counter[3]_i_3 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[3]_i_4 
       (.I0(new_pkt_len[3]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[3]_i_10 ),
        .O(\n_0_reg_pkt_len_counter[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_pkt_len_counter[3]_i_5 
       (.I0(reg_pkt_len_counter[3]),
        .O(\n_0_reg_pkt_len_counter[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_pkt_len_counter[3]_i_6 
       (.I0(reg_pkt_len_counter[2]),
        .O(\n_0_reg_pkt_len_counter[3]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_pkt_len_counter[3]_i_7 
       (.I0(reg_pkt_len_counter[1]),
        .O(\n_0_reg_pkt_len_counter[3]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \reg_pkt_len_counter[3]_i_8 
       (.I0(reg_pkt_len_counter[0]),
        .O(\n_0_reg_pkt_len_counter[3]_i_8 ));
LUT2 #(
    .INIT(4'h2)) 
     \reg_pkt_len_counter[3]_i_9 
       (.I0(reg_pkt_len_counter[3]),
        .I1(m_axis_rx_tready),
        .O(\n_0_reg_pkt_len_counter[3]_i_9 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[4]_i_2 
       (.I0(new_pkt_len[4]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[4]_i_4 ),
        .O(\n_0_reg_pkt_len_counter[4]_i_2 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[4]_i_3 
       (.I0(new_pkt_len[4]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[4]_i_5 ),
        .O(\n_0_reg_pkt_len_counter[4]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \reg_pkt_len_counter[4]_i_4 
       (.I0(reg_pkt_len_counter[4]),
        .I1(m_axis_rx_tready),
        .O(\n_0_reg_pkt_len_counter[4]_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \reg_pkt_len_counter[4]_i_5 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[4]),
        .O(\n_0_reg_pkt_len_counter[4]_i_5 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[5]_i_2 
       (.I0(new_pkt_len[5]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[5]_i_4 ),
        .O(\n_0_reg_pkt_len_counter[5]_i_2 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[5]_i_3 
       (.I0(new_pkt_len[5]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[5]_i_5 ),
        .O(\n_0_reg_pkt_len_counter[5]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \reg_pkt_len_counter[5]_i_4 
       (.I0(reg_pkt_len_counter[5]),
        .I1(m_axis_rx_tready),
        .O(\n_0_reg_pkt_len_counter[5]_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \reg_pkt_len_counter[5]_i_5 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[5]),
        .O(\n_0_reg_pkt_len_counter[5]_i_5 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[6]_i_2 
       (.I0(new_pkt_len[6]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[6]_i_4 ),
        .O(\n_0_reg_pkt_len_counter[6]_i_2 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[6]_i_3 
       (.I0(new_pkt_len[6]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[6]_i_5 ),
        .O(\n_0_reg_pkt_len_counter[6]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \reg_pkt_len_counter[6]_i_4 
       (.I0(reg_pkt_len_counter[6]),
        .I1(m_axis_rx_tready),
        .O(\n_0_reg_pkt_len_counter[6]_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \reg_pkt_len_counter[6]_i_5 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[6]),
        .O(\n_0_reg_pkt_len_counter[6]_i_5 ));
LUT2 #(
    .INIT(4'hE)) 
     \reg_pkt_len_counter[7]_i_10 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[7]),
        .O(\n_0_reg_pkt_len_counter[7]_i_10 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[7]_i_3 
       (.I0(new_pkt_len[7]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[7]_i_9 ),
        .O(\n_0_reg_pkt_len_counter[7]_i_3 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[7]_i_4 
       (.I0(new_pkt_len[7]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[7]_i_10 ),
        .O(\n_0_reg_pkt_len_counter[7]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_pkt_len_counter[7]_i_5 
       (.I0(reg_pkt_len_counter[7]),
        .O(\n_0_reg_pkt_len_counter[7]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_pkt_len_counter[7]_i_6 
       (.I0(reg_pkt_len_counter[6]),
        .O(\n_0_reg_pkt_len_counter[7]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_pkt_len_counter[7]_i_7 
       (.I0(reg_pkt_len_counter[5]),
        .O(\n_0_reg_pkt_len_counter[7]_i_7 ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_pkt_len_counter[7]_i_8 
       (.I0(reg_pkt_len_counter[4]),
        .O(\n_0_reg_pkt_len_counter[7]_i_8 ));
LUT2 #(
    .INIT(4'h2)) 
     \reg_pkt_len_counter[7]_i_9 
       (.I0(reg_pkt_len_counter[7]),
        .I1(m_axis_rx_tready),
        .O(\n_0_reg_pkt_len_counter[7]_i_9 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[8]_i_2 
       (.I0(new_pkt_len[8]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[8]_i_4 ),
        .O(\n_0_reg_pkt_len_counter[8]_i_2 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[8]_i_3 
       (.I0(new_pkt_len[8]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[8]_i_5 ),
        .O(\n_0_reg_pkt_len_counter[8]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \reg_pkt_len_counter[8]_i_4 
       (.I0(reg_pkt_len_counter[8]),
        .I1(m_axis_rx_tready),
        .O(\n_0_reg_pkt_len_counter[8]_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \reg_pkt_len_counter[8]_i_5 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[8]),
        .O(\n_0_reg_pkt_len_counter[8]_i_5 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[9]_i_2 
       (.I0(new_pkt_len[9]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[9]_i_4 ),
        .O(\n_0_reg_pkt_len_counter[9]_i_2 ));
LUT6 #(
    .INIT(64'hBFFFAAAA8000AAAA)) 
     \reg_pkt_len_counter[9]_i_3 
       (.I0(new_pkt_len[9]),
        .I1(\n_0_reg_pkt_len_counter[11]_i_9 ),
        .I2(\n_0_reg_pkt_len_counter[11]_i_10 ),
        .I3(\n_0_reg_pkt_len_counter[11]_i_11 ),
        .I4(cur_state),
        .I5(\n_0_reg_pkt_len_counter[9]_i_5 ),
        .O(\n_0_reg_pkt_len_counter[9]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \reg_pkt_len_counter[9]_i_4 
       (.I0(reg_pkt_len_counter[9]),
        .I1(m_axis_rx_tready),
        .O(\n_0_reg_pkt_len_counter[9]_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \reg_pkt_len_counter[9]_i_5 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[9]),
        .O(\n_0_reg_pkt_len_counter[9]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(pkt_len_counter[0]),
        .Q(reg_pkt_len_counter[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[10] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_reg_pkt_len_counter_reg[10]_i_1 ),
        .Q(reg_pkt_len_counter[10]),
        .R(SR));
MUXF7 \reg_pkt_len_counter_reg[10]_i_1 
       (.I0(\n_0_reg_pkt_len_counter[10]_i_2 ),
        .I1(\n_0_reg_pkt_len_counter[10]_i_3 ),
        .O(\n_0_reg_pkt_len_counter_reg[10]_i_1 ),
        .S(pkt_len_counter_dec[10]));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[11] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_reg_pkt_len_counter_reg[11]_i_1 ),
        .Q(reg_pkt_len_counter[11]),
        .R(SR));
MUXF7 \reg_pkt_len_counter_reg[11]_i_1 
       (.I0(\n_0_reg_pkt_len_counter[11]_i_3 ),
        .I1(\n_0_reg_pkt_len_counter[11]_i_4 ),
        .O(\n_0_reg_pkt_len_counter_reg[11]_i_1 ),
        .S(pkt_len_counter_dec[11]));
CARRY4 \reg_pkt_len_counter_reg[11]_i_2 
       (.CI(\n_0_reg_pkt_len_counter_reg[7]_i_2 ),
        .CO({\NLW_reg_pkt_len_counter_reg[11]_i_2_CO_UNCONNECTED [3],\n_1_reg_pkt_len_counter_reg[11]_i_2 ,\n_2_reg_pkt_len_counter_reg[11]_i_2 ,\n_3_reg_pkt_len_counter_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_pkt_len_counter[10:8]}),
        .O(pkt_len_counter_dec[11:8]),
        .S({\n_0_reg_pkt_len_counter[11]_i_5 ,\n_0_reg_pkt_len_counter[11]_i_6 ,\n_0_reg_pkt_len_counter[11]_i_7 ,\n_0_reg_pkt_len_counter[11]_i_8 }));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(pkt_len_counter[1]),
        .Q(reg_pkt_len_counter[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_reg_pkt_len_counter_reg[2]_i_1 ),
        .Q(reg_pkt_len_counter[2]),
        .R(SR));
MUXF7 \reg_pkt_len_counter_reg[2]_i_1 
       (.I0(\n_0_reg_pkt_len_counter[2]_i_2 ),
        .I1(\n_0_reg_pkt_len_counter[2]_i_3 ),
        .O(\n_0_reg_pkt_len_counter_reg[2]_i_1 ),
        .S(pkt_len_counter_dec[2]));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_reg_pkt_len_counter_reg[3]_i_1 ),
        .Q(reg_pkt_len_counter[3]),
        .R(SR));
MUXF7 \reg_pkt_len_counter_reg[3]_i_1 
       (.I0(\n_0_reg_pkt_len_counter[3]_i_3 ),
        .I1(\n_0_reg_pkt_len_counter[3]_i_4 ),
        .O(\n_0_reg_pkt_len_counter_reg[3]_i_1 ),
        .S(pkt_len_counter_dec[3]));
CARRY4 \reg_pkt_len_counter_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_reg_pkt_len_counter_reg[3]_i_2 ,\n_1_reg_pkt_len_counter_reg[3]_i_2 ,\n_2_reg_pkt_len_counter_reg[3]_i_2 ,\n_3_reg_pkt_len_counter_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({reg_pkt_len_counter[3:1],1'b0}),
        .O(pkt_len_counter_dec[3:0]),
        .S({\n_0_reg_pkt_len_counter[3]_i_5 ,\n_0_reg_pkt_len_counter[3]_i_6 ,\n_0_reg_pkt_len_counter[3]_i_7 ,\n_0_reg_pkt_len_counter[3]_i_8 }));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_reg_pkt_len_counter_reg[4]_i_1 ),
        .Q(reg_pkt_len_counter[4]),
        .R(SR));
MUXF7 \reg_pkt_len_counter_reg[4]_i_1 
       (.I0(\n_0_reg_pkt_len_counter[4]_i_2 ),
        .I1(\n_0_reg_pkt_len_counter[4]_i_3 ),
        .O(\n_0_reg_pkt_len_counter_reg[4]_i_1 ),
        .S(pkt_len_counter_dec[4]));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_reg_pkt_len_counter_reg[5]_i_1 ),
        .Q(reg_pkt_len_counter[5]),
        .R(SR));
MUXF7 \reg_pkt_len_counter_reg[5]_i_1 
       (.I0(\n_0_reg_pkt_len_counter[5]_i_2 ),
        .I1(\n_0_reg_pkt_len_counter[5]_i_3 ),
        .O(\n_0_reg_pkt_len_counter_reg[5]_i_1 ),
        .S(pkt_len_counter_dec[5]));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_reg_pkt_len_counter_reg[6]_i_1 ),
        .Q(reg_pkt_len_counter[6]),
        .R(SR));
MUXF7 \reg_pkt_len_counter_reg[6]_i_1 
       (.I0(\n_0_reg_pkt_len_counter[6]_i_2 ),
        .I1(\n_0_reg_pkt_len_counter[6]_i_3 ),
        .O(\n_0_reg_pkt_len_counter_reg[6]_i_1 ),
        .S(pkt_len_counter_dec[6]));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_reg_pkt_len_counter_reg[7]_i_1 ),
        .Q(reg_pkt_len_counter[7]),
        .R(SR));
MUXF7 \reg_pkt_len_counter_reg[7]_i_1 
       (.I0(\n_0_reg_pkt_len_counter[7]_i_3 ),
        .I1(\n_0_reg_pkt_len_counter[7]_i_4 ),
        .O(\n_0_reg_pkt_len_counter_reg[7]_i_1 ),
        .S(pkt_len_counter_dec[7]));
CARRY4 \reg_pkt_len_counter_reg[7]_i_2 
       (.CI(\n_0_reg_pkt_len_counter_reg[3]_i_2 ),
        .CO({\n_0_reg_pkt_len_counter_reg[7]_i_2 ,\n_1_reg_pkt_len_counter_reg[7]_i_2 ,\n_2_reg_pkt_len_counter_reg[7]_i_2 ,\n_3_reg_pkt_len_counter_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI(reg_pkt_len_counter[7:4]),
        .O(pkt_len_counter_dec[7:4]),
        .S({\n_0_reg_pkt_len_counter[7]_i_5 ,\n_0_reg_pkt_len_counter[7]_i_6 ,\n_0_reg_pkt_len_counter[7]_i_7 ,\n_0_reg_pkt_len_counter[7]_i_8 }));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[8] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_reg_pkt_len_counter_reg[8]_i_1 ),
        .Q(reg_pkt_len_counter[8]),
        .R(SR));
MUXF7 \reg_pkt_len_counter_reg[8]_i_1 
       (.I0(\n_0_reg_pkt_len_counter[8]_i_2 ),
        .I1(\n_0_reg_pkt_len_counter[8]_i_3 ),
        .O(\n_0_reg_pkt_len_counter_reg[8]_i_1 ),
        .S(pkt_len_counter_dec[8]));
FDRE #(
    .INIT(1'b0)) 
     \reg_pkt_len_counter_reg[9] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_reg_pkt_len_counter_reg[9]_i_1 ),
        .Q(reg_pkt_len_counter[9]),
        .R(SR));
MUXF7 \reg_pkt_len_counter_reg[9]_i_1 
       (.I0(\n_0_reg_pkt_len_counter[9]_i_2 ),
        .I1(\n_0_reg_pkt_len_counter[9]_i_3 ),
        .O(\n_0_reg_pkt_len_counter_reg[9]_i_1 ),
        .S(pkt_len_counter_dec[9]));
LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFCAA)) 
     \reg_tkeep[4]_i_1 
       (.I0(I3),
        .I1(\n_0_reg_tkeep[7]_i_3 ),
        .I2(\n_0_reg_tkeep[7]_i_4 ),
        .I3(null_mux_sel),
        .I4(pkt_len_counter[1]),
        .I5(\n_0_reg_tkeep[7]_i_5 ),
        .O(D[0]));
LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFCAA)) 
     \reg_tkeep[5]_i_1 
       (.I0(I3),
        .I1(\n_0_reg_tkeep[7]_i_3 ),
        .I2(\n_0_reg_tkeep[7]_i_4 ),
        .I3(null_mux_sel),
        .I4(pkt_len_counter[1]),
        .I5(\n_0_reg_tkeep[7]_i_5 ),
        .O(D[1]));
LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFCAA)) 
     \reg_tkeep[6]_i_1 
       (.I0(I3),
        .I1(\n_0_reg_tkeep[7]_i_3 ),
        .I2(\n_0_reg_tkeep[7]_i_4 ),
        .I3(null_mux_sel),
        .I4(pkt_len_counter[1]),
        .I5(\n_0_reg_tkeep[7]_i_5 ),
        .O(D[2]));
LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFCAA)) 
     \reg_tkeep[7]_i_1 
       (.I0(I3),
        .I1(\n_0_reg_tkeep[7]_i_3 ),
        .I2(\n_0_reg_tkeep[7]_i_4 ),
        .I3(null_mux_sel),
        .I4(pkt_len_counter[1]),
        .I5(\n_0_reg_tkeep[7]_i_5 ),
        .O(D[3]));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \reg_tkeep[7]_i_3 
       (.I0(\n_0_reg_pkt_len_counter_reg[3]_i_1 ),
        .I1(\n_0_reg_pkt_len_counter_reg[2]_i_1 ),
        .I2(\n_0_reg_pkt_len_counter_reg[4]_i_1 ),
        .I3(\n_0_reg_pkt_len_counter_reg[6]_i_1 ),
        .I4(\n_0_reg_pkt_len_counter_reg[5]_i_1 ),
        .O(\n_0_reg_tkeep[7]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFE0EF404)) 
     \reg_tkeep[7]_i_4 
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[10]),
        .I2(\n_0_reg_pkt_len_counter[1]_i_2 ),
        .I3(new_pkt_len[10]),
        .I4(pkt_len_counter_dec[10]),
        .I5(\n_0_reg_pkt_len_counter_reg[8]_i_1 ),
        .O(\n_0_reg_tkeep[7]_i_4 ));
LUT3 #(
    .INIT(8'hFE)) 
     \reg_tkeep[7]_i_5 
       (.I0(\n_0_reg_pkt_len_counter_reg[11]_i_1 ),
        .I1(\n_0_reg_pkt_len_counter_reg[9]_i_1 ),
        .I2(\n_0_reg_pkt_len_counter_reg[7]_i_1 ),
        .O(\n_0_reg_tkeep[7]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFEEEFFFF)) 
     reg_tlast_i_2
       (.I0(\n_0_reg_tkeep[7]_i_5 ),
        .I1(\n_0_reg_tkeep[7]_i_4 ),
        .I2(pkt_len_counter[1]),
        .I3(pkt_len_counter[0]),
        .I4(null_mux_sel),
        .I5(\n_0_reg_tkeep[7]_i_3 ),
        .O(O3));
LUT6 #(
    .INIT(64'h101010FF10101010)) 
     trn_rdst_rdy_xhdl4_i_1
       (.I0(\n_0_reg_tkeep[7]_i_4 ),
        .I1(\n_0_reg_tkeep[7]_i_5 ),
        .I2(n_0_null_mux_sel_i_2),
        .I3(I4),
        .I4(data_hold),
        .I5(I5),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_axi_basic_rx_pipeline" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_rx_pipeline__parameterized0
   (trn_rsrc_dsc_d,
    null_mux_sel,
    O1,
    data_hold,
    O2,
    m_axis_rx_tlast,
    O3,
    O4,
    m_axis_rx_tuser,
    O5,
    O6,
    O7,
    m_axis_rx_tdata,
    m_axis_rx_tkeep,
    O8,
    in0,
    SR,
    trn_rsrc_dsc,
    pipe_userclk2_in,
    I1,
    I2,
    rsrc_rdy_filtered10_out,
    trn_rrem,
    trn_reof,
    trn_rsof,
    trn_recrc_err,
    trn_rerrfwd,
    I3,
    m_axis_rx_tready,
    I4,
    I5,
    pkt_len_counter,
    trn_rbar_hit,
    trn_rd,
    D,
    I6);
  output trn_rsrc_dsc_d;
  output null_mux_sel;
  output O1;
  output data_hold;
  output O2;
  output m_axis_rx_tlast;
  output O3;
  output O4;
  output [13:0]m_axis_rx_tuser;
  output O5;
  output O6;
  output O7;
  output [63:0]m_axis_rx_tdata;
  output [7:0]m_axis_rx_tkeep;
  output [4:0]O8;
  output [4:0]in0;
  input [0:0]SR;
  input trn_rsrc_dsc;
  input pipe_userclk2_in;
  input I1;
  input I2;
  input rsrc_rdy_filtered10_out;
  input [0:0]trn_rrem;
  input trn_reof;
  input trn_rsof;
  input trn_recrc_err;
  input trn_rerrfwd;
  input I3;
  input m_axis_rx_tready;
  input I4;
  input I5;
  input [1:0]pkt_len_counter;
  input [6:0]trn_rbar_hit;
  input [63:0]trn_rd;
  input [3:0]D;
  input I6;

  wire [3:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [4:0]O8;
  wire [0:0]SR;
  wire data_hold;
  wire data_prev;
  wire [4:0]in0;
  wire [63:0]m_axis_rx_tdata;
  wire [7:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [13:0]m_axis_rx_tuser;
  wire \n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[0]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[14]_i_3 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[17]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[18]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[19]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[1]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[21]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[21]_i_2 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[21]_i_3 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[2]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[3]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[4]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[5]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[6]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[7]_i_1 ;
  wire \n_0_m_axis_rx_tuser_xhdl1[8]_i_1 ;
  wire n_0_m_axis_rx_tvalid_xhdl2_i_1;
  wire n_0_new_pkt_len_1_inferred_i_6;
  wire n_0_reg_dsc_detect_i_1;
  wire n_0_reg_dsc_detect_reg;
  wire n_0_reg_tlast_i_1;
  wire null_mux_sel;
  wire [63:0]p_1_in;
  wire pipe_userclk2_in;
  wire [1:0]pkt_len_counter;
  wire rsrc_rdy_filtered10_out;
  wire [6:0]trn_rbar_hit;
  wire [6:0]trn_rbar_hit_prev;
  wire [63:0]trn_rd;
  wire [63:0]trn_rd_prev;
  wire trn_recrc_err;
  wire trn_recrc_err_prev;
  wire trn_reof;
  wire trn_reof_prev;
  wire trn_rerrfwd;
  wire trn_rerrfwd_prev;
  wire [0:0]trn_rrem;
  wire trn_rrem_prev;
  wire trn_rsof;
  wire trn_rsof_prev;
  wire trn_rsrc_dsc;
  wire trn_rsrc_dsc_d;
  wire trn_rsrc_dsc_prev;
  wire trn_rsrc_dsc_prev0;
  wire trn_rsrc_rdy_prev;

(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT2 #(
    .INIT(4'h2)) 
     data_prev_i_1
       (.I0(O2),
        .I1(m_axis_rx_tready),
        .O(data_hold));
FDRE #(
    .INIT(1'b0)) 
     data_prev_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(data_hold),
        .Q(data_prev),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[0]_i_1 
       (.I0(trn_rd_prev[0]),
        .I1(data_prev),
        .I2(trn_rd[32]),
        .O(p_1_in[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[10]_i_1 
       (.I0(trn_rd_prev[10]),
        .I1(data_prev),
        .I2(trn_rd[42]),
        .O(p_1_in[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[11]_i_1 
       (.I0(trn_rd_prev[11]),
        .I1(data_prev),
        .I2(trn_rd[43]),
        .O(p_1_in[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[12]_i_1 
       (.I0(trn_rd_prev[12]),
        .I1(data_prev),
        .I2(trn_rd[44]),
        .O(p_1_in[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[13]_i_1 
       (.I0(trn_rd_prev[13]),
        .I1(data_prev),
        .I2(trn_rd[45]),
        .O(p_1_in[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[14]_i_1 
       (.I0(trn_rd_prev[14]),
        .I1(data_prev),
        .I2(trn_rd[46]),
        .O(p_1_in[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[15]_i_1 
       (.I0(trn_rd_prev[15]),
        .I1(data_prev),
        .I2(trn_rd[47]),
        .O(p_1_in[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[16]_i_1 
       (.I0(trn_rd_prev[16]),
        .I1(data_prev),
        .I2(trn_rd[48]),
        .O(p_1_in[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[17]_i_1 
       (.I0(trn_rd_prev[17]),
        .I1(data_prev),
        .I2(trn_rd[49]),
        .O(p_1_in[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[18]_i_1 
       (.I0(trn_rd_prev[18]),
        .I1(data_prev),
        .I2(trn_rd[50]),
        .O(p_1_in[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[19]_i_1 
       (.I0(trn_rd_prev[19]),
        .I1(data_prev),
        .I2(trn_rd[51]),
        .O(p_1_in[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[1]_i_1 
       (.I0(trn_rd_prev[1]),
        .I1(data_prev),
        .I2(trn_rd[33]),
        .O(p_1_in[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[20]_i_1 
       (.I0(trn_rd_prev[20]),
        .I1(data_prev),
        .I2(trn_rd[52]),
        .O(p_1_in[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[21]_i_1 
       (.I0(trn_rd_prev[21]),
        .I1(data_prev),
        .I2(trn_rd[53]),
        .O(p_1_in[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[22]_i_1 
       (.I0(trn_rd_prev[22]),
        .I1(data_prev),
        .I2(trn_rd[54]),
        .O(p_1_in[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[23]_i_1 
       (.I0(trn_rd_prev[23]),
        .I1(data_prev),
        .I2(trn_rd[55]),
        .O(p_1_in[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[24]_i_1 
       (.I0(trn_rd_prev[24]),
        .I1(data_prev),
        .I2(trn_rd[56]),
        .O(p_1_in[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[25]_i_1 
       (.I0(trn_rd_prev[25]),
        .I1(data_prev),
        .I2(trn_rd[57]),
        .O(p_1_in[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[26]_i_1 
       (.I0(trn_rd_prev[26]),
        .I1(data_prev),
        .I2(trn_rd[58]),
        .O(p_1_in[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[27]_i_1 
       (.I0(trn_rd_prev[27]),
        .I1(data_prev),
        .I2(trn_rd[59]),
        .O(p_1_in[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[28]_i_1 
       (.I0(trn_rd_prev[28]),
        .I1(data_prev),
        .I2(trn_rd[60]),
        .O(p_1_in[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[29]_i_1 
       (.I0(trn_rd_prev[29]),
        .I1(data_prev),
        .I2(trn_rd[61]),
        .O(p_1_in[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[2]_i_1 
       (.I0(trn_rd_prev[2]),
        .I1(data_prev),
        .I2(trn_rd[34]),
        .O(p_1_in[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[30]_i_1 
       (.I0(trn_rd_prev[30]),
        .I1(data_prev),
        .I2(trn_rd[62]),
        .O(p_1_in[30]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[31]_i_1 
       (.I0(trn_rd_prev[31]),
        .I1(data_prev),
        .I2(trn_rd[63]),
        .O(p_1_in[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[32]_i_1 
       (.I0(trn_rd_prev[32]),
        .I1(data_prev),
        .I2(trn_rd[0]),
        .O(p_1_in[32]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[33]_i_1 
       (.I0(trn_rd_prev[33]),
        .I1(data_prev),
        .I2(trn_rd[1]),
        .O(p_1_in[33]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[34]_i_1 
       (.I0(trn_rd_prev[34]),
        .I1(data_prev),
        .I2(trn_rd[2]),
        .O(p_1_in[34]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[35]_i_1 
       (.I0(trn_rd_prev[35]),
        .I1(data_prev),
        .I2(trn_rd[3]),
        .O(p_1_in[35]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[36]_i_1 
       (.I0(trn_rd_prev[36]),
        .I1(data_prev),
        .I2(trn_rd[4]),
        .O(p_1_in[36]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[37]_i_1 
       (.I0(trn_rd_prev[37]),
        .I1(data_prev),
        .I2(trn_rd[5]),
        .O(p_1_in[37]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[38]_i_1 
       (.I0(trn_rd_prev[38]),
        .I1(data_prev),
        .I2(trn_rd[6]),
        .O(p_1_in[38]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[39]_i_1 
       (.I0(trn_rd_prev[39]),
        .I1(data_prev),
        .I2(trn_rd[7]),
        .O(p_1_in[39]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[3]_i_1 
       (.I0(trn_rd_prev[3]),
        .I1(data_prev),
        .I2(trn_rd[35]),
        .O(p_1_in[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[40]_i_1 
       (.I0(trn_rd_prev[40]),
        .I1(data_prev),
        .I2(trn_rd[8]),
        .O(p_1_in[40]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[41]_i_1 
       (.I0(trn_rd_prev[41]),
        .I1(data_prev),
        .I2(trn_rd[9]),
        .O(p_1_in[41]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[42]_i_1 
       (.I0(trn_rd_prev[42]),
        .I1(data_prev),
        .I2(trn_rd[10]),
        .O(p_1_in[42]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[43]_i_1 
       (.I0(trn_rd_prev[43]),
        .I1(data_prev),
        .I2(trn_rd[11]),
        .O(p_1_in[43]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[44]_i_1 
       (.I0(trn_rd_prev[44]),
        .I1(data_prev),
        .I2(trn_rd[12]),
        .O(p_1_in[44]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[45]_i_1 
       (.I0(trn_rd_prev[45]),
        .I1(data_prev),
        .I2(trn_rd[13]),
        .O(p_1_in[45]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[46]_i_1 
       (.I0(trn_rd_prev[46]),
        .I1(data_prev),
        .I2(trn_rd[14]),
        .O(p_1_in[46]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[47]_i_1 
       (.I0(trn_rd_prev[47]),
        .I1(data_prev),
        .I2(trn_rd[15]),
        .O(p_1_in[47]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[48]_i_1 
       (.I0(trn_rd_prev[48]),
        .I1(data_prev),
        .I2(trn_rd[16]),
        .O(p_1_in[48]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[49]_i_1 
       (.I0(trn_rd_prev[49]),
        .I1(data_prev),
        .I2(trn_rd[17]),
        .O(p_1_in[49]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[4]_i_1 
       (.I0(trn_rd_prev[4]),
        .I1(data_prev),
        .I2(trn_rd[36]),
        .O(p_1_in[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[50]_i_1 
       (.I0(trn_rd_prev[50]),
        .I1(data_prev),
        .I2(trn_rd[18]),
        .O(p_1_in[50]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[51]_i_1 
       (.I0(trn_rd_prev[51]),
        .I1(data_prev),
        .I2(trn_rd[19]),
        .O(p_1_in[51]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[52]_i_1 
       (.I0(trn_rd_prev[52]),
        .I1(data_prev),
        .I2(trn_rd[20]),
        .O(p_1_in[52]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[53]_i_1 
       (.I0(trn_rd_prev[53]),
        .I1(data_prev),
        .I2(trn_rd[21]),
        .O(p_1_in[53]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[54]_i_1 
       (.I0(trn_rd_prev[54]),
        .I1(data_prev),
        .I2(trn_rd[22]),
        .O(p_1_in[54]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[55]_i_1 
       (.I0(trn_rd_prev[55]),
        .I1(data_prev),
        .I2(trn_rd[23]),
        .O(p_1_in[55]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[56]_i_1 
       (.I0(trn_rd_prev[56]),
        .I1(data_prev),
        .I2(trn_rd[24]),
        .O(p_1_in[56]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[57]_i_1 
       (.I0(trn_rd_prev[57]),
        .I1(data_prev),
        .I2(trn_rd[25]),
        .O(p_1_in[57]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[58]_i_1 
       (.I0(trn_rd_prev[58]),
        .I1(data_prev),
        .I2(trn_rd[26]),
        .O(p_1_in[58]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[59]_i_1 
       (.I0(trn_rd_prev[59]),
        .I1(data_prev),
        .I2(trn_rd[27]),
        .O(p_1_in[59]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[5]_i_1 
       (.I0(trn_rd_prev[5]),
        .I1(data_prev),
        .I2(trn_rd[37]),
        .O(p_1_in[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[60]_i_1 
       (.I0(trn_rd_prev[60]),
        .I1(data_prev),
        .I2(trn_rd[28]),
        .O(p_1_in[60]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[61]_i_1 
       (.I0(trn_rd_prev[61]),
        .I1(data_prev),
        .I2(trn_rd[29]),
        .O(p_1_in[61]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[62]_i_1 
       (.I0(trn_rd_prev[62]),
        .I1(data_prev),
        .I2(trn_rd[30]),
        .O(p_1_in[62]));
LUT2 #(
    .INIT(4'hB)) 
     \m_axis_rx_tdata_xhdl0[63]_i_1 
       (.I0(m_axis_rx_tready),
        .I1(O2),
        .O(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[63]_i_2 
       (.I0(trn_rd_prev[63]),
        .I1(data_prev),
        .I2(trn_rd[31]),
        .O(p_1_in[63]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[6]_i_1 
       (.I0(trn_rd_prev[6]),
        .I1(data_prev),
        .I2(trn_rd[38]),
        .O(p_1_in[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[7]_i_1 
       (.I0(trn_rd_prev[7]),
        .I1(data_prev),
        .I2(trn_rd[39]),
        .O(p_1_in[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[8]_i_1 
       (.I0(trn_rd_prev[8]),
        .I1(data_prev),
        .I2(trn_rd[40]),
        .O(p_1_in[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tdata_xhdl0[9]_i_1 
       (.I0(trn_rd_prev[9]),
        .I1(data_prev),
        .I2(trn_rd[41]),
        .O(p_1_in[9]));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[0]),
        .Q(m_axis_rx_tdata[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[10] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[10]),
        .Q(m_axis_rx_tdata[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[11] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[11]),
        .Q(m_axis_rx_tdata[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[12] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[12]),
        .Q(m_axis_rx_tdata[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[13] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[13]),
        .Q(m_axis_rx_tdata[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[14] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[14]),
        .Q(m_axis_rx_tdata[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[15] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[15]),
        .Q(m_axis_rx_tdata[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[16] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[16]),
        .Q(m_axis_rx_tdata[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[17] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[17]),
        .Q(m_axis_rx_tdata[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[18] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[18]),
        .Q(m_axis_rx_tdata[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[19] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[19]),
        .Q(m_axis_rx_tdata[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[1]),
        .Q(m_axis_rx_tdata[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[20] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[20]),
        .Q(m_axis_rx_tdata[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[21] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[21]),
        .Q(m_axis_rx_tdata[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[22] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[22]),
        .Q(m_axis_rx_tdata[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[23] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[23]),
        .Q(m_axis_rx_tdata[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[24] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[24]),
        .Q(m_axis_rx_tdata[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[25] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[25]),
        .Q(m_axis_rx_tdata[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[26] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[26]),
        .Q(m_axis_rx_tdata[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[27] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[27]),
        .Q(m_axis_rx_tdata[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[28] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[28]),
        .Q(m_axis_rx_tdata[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[29] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[29]),
        .Q(m_axis_rx_tdata[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[2]),
        .Q(m_axis_rx_tdata[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[30] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[30]),
        .Q(m_axis_rx_tdata[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[31] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[31]),
        .Q(m_axis_rx_tdata[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[32] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[32]),
        .Q(m_axis_rx_tdata[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[33] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[33]),
        .Q(m_axis_rx_tdata[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[34] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[34]),
        .Q(m_axis_rx_tdata[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[35] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[35]),
        .Q(m_axis_rx_tdata[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[36] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[36]),
        .Q(m_axis_rx_tdata[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[37] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[37]),
        .Q(m_axis_rx_tdata[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[38] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[38]),
        .Q(m_axis_rx_tdata[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[39] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[39]),
        .Q(m_axis_rx_tdata[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[3]),
        .Q(m_axis_rx_tdata[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[40] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[40]),
        .Q(m_axis_rx_tdata[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[41] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[41]),
        .Q(m_axis_rx_tdata[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[42] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[42]),
        .Q(m_axis_rx_tdata[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[43] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[43]),
        .Q(m_axis_rx_tdata[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[44] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[44]),
        .Q(m_axis_rx_tdata[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[45] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[45]),
        .Q(m_axis_rx_tdata[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[46] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[46]),
        .Q(m_axis_rx_tdata[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[47] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[47]),
        .Q(m_axis_rx_tdata[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[48] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[48]),
        .Q(m_axis_rx_tdata[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[49] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[49]),
        .Q(m_axis_rx_tdata[49]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[4]),
        .Q(m_axis_rx_tdata[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[50] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[50]),
        .Q(m_axis_rx_tdata[50]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[51] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[51]),
        .Q(m_axis_rx_tdata[51]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[52] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[52]),
        .Q(m_axis_rx_tdata[52]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[53] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[53]),
        .Q(m_axis_rx_tdata[53]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[54] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[54]),
        .Q(m_axis_rx_tdata[54]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[55] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[55]),
        .Q(m_axis_rx_tdata[55]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[56] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[56]),
        .Q(m_axis_rx_tdata[56]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[57] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[57]),
        .Q(m_axis_rx_tdata[57]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[58] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[58]),
        .Q(m_axis_rx_tdata[58]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[59] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[59]),
        .Q(m_axis_rx_tdata[59]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[5]),
        .Q(m_axis_rx_tdata[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[60] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[60]),
        .Q(m_axis_rx_tdata[60]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[61] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[61]),
        .Q(m_axis_rx_tdata[61]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[62] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[62]),
        .Q(m_axis_rx_tdata[62]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[63] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[63]),
        .Q(m_axis_rx_tdata[63]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[6]),
        .Q(m_axis_rx_tdata[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[7]),
        .Q(m_axis_rx_tdata[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[8] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[8]),
        .Q(m_axis_rx_tdata[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tdata_xhdl0_reg[9] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(p_1_in[9]),
        .Q(m_axis_rx_tdata[9]),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser_xhdl1[0]_i_1 
       (.I0(trn_recrc_err_prev),
        .I1(data_prev),
        .I2(trn_recrc_err),
        .O(\n_0_m_axis_rx_tuser_xhdl1[0]_i_1 ));
LUT4 #(
    .INIT(16'hFFD0)) 
     \m_axis_rx_tuser_xhdl1[14]_i_1 
       (.I0(O2),
        .I1(m_axis_rx_tready),
        .I2(null_mux_sel),
        .I3(SR),
        .O(\n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ));
LUT3 #(
    .INIT(8'hEF)) 
     \m_axis_rx_tuser_xhdl1[14]_i_2 
       (.I0(SR),
        .I1(m_axis_rx_tready),
        .I2(O2),
        .O(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ));
LUT5 #(
    .INIT(32'h0F002222)) 
     \m_axis_rx_tuser_xhdl1[14]_i_3 
       (.I0(trn_rsof),
        .I1(trn_rsrc_dsc),
        .I2(trn_rsrc_dsc_prev),
        .I3(trn_rsof_prev),
        .I4(data_prev),
        .O(\n_0_m_axis_rx_tuser_xhdl1[14]_i_3 ));
LUT3 #(
    .INIT(8'h0E)) 
     \m_axis_rx_tuser_xhdl1[17]_i_1 
       (.I0(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .I1(m_axis_rx_tuser[10]),
        .I2(SR),
        .O(\n_0_m_axis_rx_tuser_xhdl1[17]_i_1 ));
LUT3 #(
    .INIT(8'h0E)) 
     \m_axis_rx_tuser_xhdl1[18]_i_1 
       (.I0(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .I1(m_axis_rx_tuser[11]),
        .I2(SR),
        .O(\n_0_m_axis_rx_tuser_xhdl1[18]_i_1 ));
LUT6 #(
    .INIT(64'h0000AAAAFC0CAAAA)) 
     \m_axis_rx_tuser_xhdl1[19]_i_1 
       (.I0(m_axis_rx_tuser[12]),
        .I1(O7),
        .I2(null_mux_sel),
        .I3(I6),
        .I4(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .I5(SR),
        .O(\n_0_m_axis_rx_tuser_xhdl1[19]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser_xhdl1[1]_i_1 
       (.I0(trn_rerrfwd_prev),
        .I1(data_prev),
        .I2(trn_rerrfwd),
        .O(\n_0_m_axis_rx_tuser_xhdl1[1]_i_1 ));
LUT6 #(
    .INIT(64'h0007FFFF00070000)) 
     \m_axis_rx_tuser_xhdl1[21]_i_1 
       (.I0(\n_0_m_axis_rx_tuser_xhdl1[21]_i_2 ),
        .I1(I5),
        .I2(\n_0_m_axis_rx_tuser_xhdl1[21]_i_3 ),
        .I3(SR),
        .I4(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .I5(m_axis_rx_tuser[13]),
        .O(\n_0_m_axis_rx_tuser_xhdl1[21]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT4 #(
    .INIT(16'hABFB)) 
     \m_axis_rx_tuser_xhdl1[21]_i_2 
       (.I0(null_mux_sel),
        .I1(trn_reof),
        .I2(data_prev),
        .I3(trn_reof_prev),
        .O(\n_0_m_axis_rx_tuser_xhdl1[21]_i_2 ));
LUT6 #(
    .INIT(64'h0000000044455545)) 
     \m_axis_rx_tuser_xhdl1[21]_i_3 
       (.I0(pkt_len_counter[0]),
        .I1(null_mux_sel),
        .I2(trn_reof),
        .I3(data_prev),
        .I4(trn_reof_prev),
        .I5(pkt_len_counter[1]),
        .O(\n_0_m_axis_rx_tuser_xhdl1[21]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser_xhdl1[2]_i_1 
       (.I0(trn_rbar_hit_prev[0]),
        .I1(data_prev),
        .I2(trn_rbar_hit[0]),
        .O(\n_0_m_axis_rx_tuser_xhdl1[2]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser_xhdl1[3]_i_1 
       (.I0(trn_rbar_hit_prev[1]),
        .I1(data_prev),
        .I2(trn_rbar_hit[1]),
        .O(\n_0_m_axis_rx_tuser_xhdl1[3]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser_xhdl1[4]_i_1 
       (.I0(trn_rbar_hit_prev[2]),
        .I1(data_prev),
        .I2(trn_rbar_hit[2]),
        .O(\n_0_m_axis_rx_tuser_xhdl1[4]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser_xhdl1[5]_i_1 
       (.I0(trn_rbar_hit_prev[3]),
        .I1(data_prev),
        .I2(trn_rbar_hit[3]),
        .O(\n_0_m_axis_rx_tuser_xhdl1[5]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser_xhdl1[6]_i_1 
       (.I0(trn_rbar_hit_prev[4]),
        .I1(data_prev),
        .I2(trn_rbar_hit[4]),
        .O(\n_0_m_axis_rx_tuser_xhdl1[6]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser_xhdl1[7]_i_1 
       (.I0(trn_rbar_hit_prev[5]),
        .I1(data_prev),
        .I2(trn_rbar_hit[5]),
        .O(\n_0_m_axis_rx_tuser_xhdl1[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axis_rx_tuser_xhdl1[8]_i_1 
       (.I0(trn_rbar_hit_prev[6]),
        .I1(data_prev),
        .I2(trn_rbar_hit[6]),
        .O(\n_0_m_axis_rx_tuser_xhdl1[8]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .D(\n_0_m_axis_rx_tuser_xhdl1[0]_i_1 ),
        .Q(m_axis_rx_tuser[0]),
        .R(\n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[14] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .D(\n_0_m_axis_rx_tuser_xhdl1[14]_i_3 ),
        .Q(m_axis_rx_tuser[9]),
        .R(\n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[17] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_m_axis_rx_tuser_xhdl1[17]_i_1 ),
        .Q(m_axis_rx_tuser[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[18] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_m_axis_rx_tuser_xhdl1[18]_i_1 ),
        .Q(m_axis_rx_tuser[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[19] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_m_axis_rx_tuser_xhdl1[19]_i_1 ),
        .Q(m_axis_rx_tuser[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .D(\n_0_m_axis_rx_tuser_xhdl1[1]_i_1 ),
        .Q(m_axis_rx_tuser[1]),
        .R(\n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[21] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_m_axis_rx_tuser_xhdl1[21]_i_1 ),
        .Q(m_axis_rx_tuser[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .D(\n_0_m_axis_rx_tuser_xhdl1[2]_i_1 ),
        .Q(m_axis_rx_tuser[2]),
        .R(\n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .D(\n_0_m_axis_rx_tuser_xhdl1[3]_i_1 ),
        .Q(m_axis_rx_tuser[3]),
        .R(\n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .D(\n_0_m_axis_rx_tuser_xhdl1[4]_i_1 ),
        .Q(m_axis_rx_tuser[4]),
        .R(\n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .D(\n_0_m_axis_rx_tuser_xhdl1[5]_i_1 ),
        .Q(m_axis_rx_tuser[5]),
        .R(\n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .D(\n_0_m_axis_rx_tuser_xhdl1[6]_i_1 ),
        .Q(m_axis_rx_tuser[6]),
        .R(\n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .D(\n_0_m_axis_rx_tuser_xhdl1[7]_i_1 ),
        .Q(m_axis_rx_tuser[7]),
        .R(\n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axis_rx_tuser_xhdl1_reg[8] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tuser_xhdl1[14]_i_2 ),
        .D(\n_0_m_axis_rx_tuser_xhdl1[8]_i_1 ),
        .Q(m_axis_rx_tuser[8]),
        .R(\n_0_m_axis_rx_tuser_xhdl1[14]_i_1 ));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFEFE)) 
     m_axis_rx_tvalid_xhdl2_i_1
       (.I0(null_mux_sel),
        .I1(n_0_reg_dsc_detect_reg),
        .I2(I4),
        .I3(trn_rsrc_rdy_prev),
        .I4(data_prev),
        .I5(rsrc_rdy_filtered10_out),
        .O(n_0_m_axis_rx_tvalid_xhdl2_i_1));
FDRE #(
    .INIT(1'b0)) 
     m_axis_rx_tvalid_xhdl2_reg
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(n_0_m_axis_rx_tvalid_xhdl2_i_1),
        .Q(O2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT4 #(
    .INIT(16'h7888)) 
     new_pkt_len_1_inferred_i_1
       (.I0(m_axis_rx_tdata[4]),
        .I1(m_axis_rx_tdata[30]),
        .I2(n_0_new_pkt_len_1_inferred_i_6),
        .I3(m_axis_rx_tdata[3]),
        .O(in0[4]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     new_pkt_len_1_inferred_i_2
       (.I0(n_0_new_pkt_len_1_inferred_i_6),
        .I1(m_axis_rx_tdata[3]),
        .I2(m_axis_rx_tdata[30]),
        .O(in0[3]));
LUT6 #(
    .INIT(64'h0444444CC8888880)) 
     new_pkt_len_1_inferred_i_3
       (.I0(m_axis_rx_tdata[1]),
        .I1(m_axis_rx_tdata[30]),
        .I2(m_axis_rx_tdata[0]),
        .I3(m_axis_rx_tdata[15]),
        .I4(m_axis_rx_tdata[29]),
        .I5(m_axis_rx_tdata[2]),
        .O(in0[2]));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT5 #(
    .INIT(32'hB73F3F48)) 
     new_pkt_len_1_inferred_i_4
       (.I0(m_axis_rx_tdata[0]),
        .I1(m_axis_rx_tdata[30]),
        .I2(m_axis_rx_tdata[1]),
        .I3(m_axis_rx_tdata[29]),
        .I4(m_axis_rx_tdata[15]),
        .O(in0[1]));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT4 #(
    .INIT(16'h7887)) 
     new_pkt_len_1_inferred_i_5
       (.I0(m_axis_rx_tdata[30]),
        .I1(m_axis_rx_tdata[0]),
        .I2(m_axis_rx_tdata[15]),
        .I3(m_axis_rx_tdata[29]),
        .O(in0[0]));
LUT6 #(
    .INIT(64'hFE80000000000000)) 
     new_pkt_len_1_inferred_i_6
       (.I0(m_axis_rx_tdata[29]),
        .I1(m_axis_rx_tdata[15]),
        .I2(m_axis_rx_tdata[0]),
        .I3(m_axis_rx_tdata[1]),
        .I4(m_axis_rx_tdata[2]),
        .I5(m_axis_rx_tdata[30]),
        .O(n_0_new_pkt_len_1_inferred_i_6));
LUT2 #(
    .INIT(4'h8)) 
     new_pkt_len_inferred_i_1
       (.I0(m_axis_rx_tdata[30]),
        .I1(m_axis_rx_tdata[9]),
        .O(O8[4]));
LUT2 #(
    .INIT(4'h8)) 
     new_pkt_len_inferred_i_2
       (.I0(m_axis_rx_tdata[30]),
        .I1(m_axis_rx_tdata[8]),
        .O(O8[3]));
LUT2 #(
    .INIT(4'h8)) 
     new_pkt_len_inferred_i_3
       (.I0(m_axis_rx_tdata[30]),
        .I1(m_axis_rx_tdata[7]),
        .O(O8[2]));
LUT2 #(
    .INIT(4'h8)) 
     new_pkt_len_inferred_i_4
       (.I0(m_axis_rx_tdata[30]),
        .I1(m_axis_rx_tdata[6]),
        .O(O8[1]));
LUT2 #(
    .INIT(4'h8)) 
     new_pkt_len_inferred_i_5
       (.I0(m_axis_rx_tdata[30]),
        .I1(m_axis_rx_tdata[5]),
        .O(O8[0]));
LUT4 #(
    .INIT(16'hBBB0)) 
     null_mux_sel_i_3
       (.I0(m_axis_rx_tready),
        .I1(O2),
        .I2(I4),
        .I3(n_0_reg_dsc_detect_reg),
        .O(O4));
FDRE #(
    .INIT(1'b0)) 
     null_mux_sel_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(I1),
        .Q(null_mux_sel),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0B0A)) 
     reg_dsc_detect_i_1
       (.I0(I4),
        .I1(null_mux_sel),
        .I2(SR),
        .I3(n_0_reg_dsc_detect_reg),
        .O(n_0_reg_dsc_detect_i_1));
FDRE #(
    .INIT(1'b0)) 
     reg_dsc_detect_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_0_reg_dsc_detect_i_1),
        .Q(n_0_reg_dsc_detect_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     \reg_tkeep[7]_i_2 
       (.I0(trn_rrem_prev),
        .I1(data_prev),
        .I2(trn_rrem),
        .O(O7));
FDSE #(
    .INIT(1'b0)) 
     \reg_tkeep_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(1'b1),
        .Q(m_axis_rx_tkeep[0]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     \reg_tkeep_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(1'b1),
        .Q(m_axis_rx_tkeep[1]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     \reg_tkeep_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(1'b1),
        .Q(m_axis_rx_tkeep[2]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     \reg_tkeep_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(1'b1),
        .Q(m_axis_rx_tkeep[3]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     \reg_tkeep_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(D[0]),
        .Q(m_axis_rx_tkeep[4]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     \reg_tkeep_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(D[1]),
        .Q(m_axis_rx_tkeep[5]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     \reg_tkeep_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(D[2]),
        .Q(m_axis_rx_tkeep[6]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     \reg_tkeep_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(D[3]),
        .Q(m_axis_rx_tkeep[7]),
        .S(SR));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT5 #(
    .INIT(32'h5555DFD5)) 
     reg_tlast_i_1
       (.I0(I5),
        .I1(trn_reof_prev),
        .I2(data_prev),
        .I3(trn_reof),
        .I4(null_mux_sel),
        .O(n_0_reg_tlast_i_1));
FDRE #(
    .INIT(1'b0)) 
     reg_tlast_reg
       (.C(pipe_userclk2_in),
        .CE(\n_0_m_axis_rx_tdata_xhdl0[63]_i_1 ),
        .D(n_0_reg_tlast_i_1),
        .Q(m_axis_rx_tlast),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     trn_in_packet_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(I3),
        .Q(O3),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \trn_rbar_hit_prev_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rbar_hit[0]),
        .Q(trn_rbar_hit_prev[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rbar_hit_prev_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rbar_hit[1]),
        .Q(trn_rbar_hit_prev[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rbar_hit_prev_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rbar_hit[2]),
        .Q(trn_rbar_hit_prev[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rbar_hit_prev_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rbar_hit[3]),
        .Q(trn_rbar_hit_prev[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rbar_hit_prev_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rbar_hit[4]),
        .Q(trn_rbar_hit_prev[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rbar_hit_prev_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rbar_hit[5]),
        .Q(trn_rbar_hit_prev[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rbar_hit_prev_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rbar_hit[6]),
        .Q(trn_rbar_hit_prev[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[32]),
        .Q(trn_rd_prev[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[10] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[42]),
        .Q(trn_rd_prev[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[11] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[43]),
        .Q(trn_rd_prev[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[12] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[44]),
        .Q(trn_rd_prev[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[13] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[45]),
        .Q(trn_rd_prev[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[14] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[46]),
        .Q(trn_rd_prev[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[15] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[47]),
        .Q(trn_rd_prev[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[16] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[48]),
        .Q(trn_rd_prev[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[17] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[49]),
        .Q(trn_rd_prev[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[18] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[50]),
        .Q(trn_rd_prev[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[19] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[51]),
        .Q(trn_rd_prev[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[33]),
        .Q(trn_rd_prev[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[20] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[52]),
        .Q(trn_rd_prev[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[21] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[53]),
        .Q(trn_rd_prev[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[22] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[54]),
        .Q(trn_rd_prev[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[23] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[55]),
        .Q(trn_rd_prev[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[24] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[56]),
        .Q(trn_rd_prev[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[25] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[57]),
        .Q(trn_rd_prev[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[26] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[58]),
        .Q(trn_rd_prev[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[27] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[59]),
        .Q(trn_rd_prev[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[28] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[60]),
        .Q(trn_rd_prev[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[29] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[61]),
        .Q(trn_rd_prev[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[34]),
        .Q(trn_rd_prev[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[30] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[62]),
        .Q(trn_rd_prev[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[31] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[63]),
        .Q(trn_rd_prev[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[32] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[0]),
        .Q(trn_rd_prev[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[33] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[1]),
        .Q(trn_rd_prev[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[34] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[2]),
        .Q(trn_rd_prev[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[35] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[3]),
        .Q(trn_rd_prev[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[36] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[4]),
        .Q(trn_rd_prev[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[37] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[5]),
        .Q(trn_rd_prev[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[38] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[6]),
        .Q(trn_rd_prev[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[39] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[7]),
        .Q(trn_rd_prev[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[35]),
        .Q(trn_rd_prev[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[40] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[8]),
        .Q(trn_rd_prev[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[41] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[9]),
        .Q(trn_rd_prev[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[42] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[10]),
        .Q(trn_rd_prev[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[43] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[11]),
        .Q(trn_rd_prev[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[44] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[12]),
        .Q(trn_rd_prev[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[45] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[13]),
        .Q(trn_rd_prev[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[46] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[14]),
        .Q(trn_rd_prev[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[47] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[15]),
        .Q(trn_rd_prev[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[48] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[16]),
        .Q(trn_rd_prev[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[49] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[17]),
        .Q(trn_rd_prev[49]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[36]),
        .Q(trn_rd_prev[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[50] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[18]),
        .Q(trn_rd_prev[50]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[51] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[19]),
        .Q(trn_rd_prev[51]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[52] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[20]),
        .Q(trn_rd_prev[52]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[53] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[21]),
        .Q(trn_rd_prev[53]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[54] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[22]),
        .Q(trn_rd_prev[54]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[55] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[23]),
        .Q(trn_rd_prev[55]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[56] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[24]),
        .Q(trn_rd_prev[56]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[57] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[25]),
        .Q(trn_rd_prev[57]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[58] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[26]),
        .Q(trn_rd_prev[58]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[59] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[27]),
        .Q(trn_rd_prev[59]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[37]),
        .Q(trn_rd_prev[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[60] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[28]),
        .Q(trn_rd_prev[60]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[61] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[29]),
        .Q(trn_rd_prev[61]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[62] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[30]),
        .Q(trn_rd_prev[62]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[63] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[31]),
        .Q(trn_rd_prev[63]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[38]),
        .Q(trn_rd_prev[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[39]),
        .Q(trn_rd_prev[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[8] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[40]),
        .Q(trn_rd_prev[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rd_prev_reg[9] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rd[41]),
        .Q(trn_rd_prev[9]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT2 #(
    .INIT(4'h8)) 
     trn_rdst_rdy_xhdl4_i_2
       (.I0(null_mux_sel),
        .I1(m_axis_rx_tready),
        .O(O5));
LUT2 #(
    .INIT(4'h1)) 
     trn_rdst_rdy_xhdl4_i_3
       (.I0(n_0_reg_dsc_detect_reg),
        .I1(I4),
        .O(O6));
FDRE #(
    .INIT(1'b0)) 
     trn_rdst_rdy_xhdl4_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(I2),
        .Q(O1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     trn_recrc_err_prev_reg
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_recrc_err),
        .Q(trn_recrc_err_prev),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     trn_reof_prev_reg
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_reof),
        .Q(trn_reof_prev),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     trn_rerrfwd_prev_reg
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rerrfwd),
        .Q(trn_rerrfwd_prev),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \trn_rrem_prev_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rrem),
        .Q(trn_rrem_prev),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     trn_rsof_prev_reg
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rsof),
        .Q(trn_rsof_prev),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     trn_rsrc_dsc_d_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(trn_rsrc_dsc),
        .Q(trn_rsrc_dsc_d),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     trn_rsrc_dsc_prev_i_1
       (.I0(n_0_reg_dsc_detect_reg),
        .I1(trn_rsrc_dsc),
        .O(trn_rsrc_dsc_prev0));
FDRE #(
    .INIT(1'b0)) 
     trn_rsrc_dsc_prev_reg
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(trn_rsrc_dsc_prev0),
        .Q(trn_rsrc_dsc_prev),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     trn_rsrc_rdy_prev_reg
       (.C(pipe_userclk2_in),
        .CE(O1),
        .D(rsrc_rdy_filtered10_out),
        .Q(trn_rsrc_rdy_prev),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_axi_basic_top" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_top__parameterized0
   (trn_rsrc_dsc_d,
    trn_rdst_rdy,
    O1,
    m_axis_rx_tlast,
    trn_teof,
    trn_tsrc_rdy,
    trn_trem,
    O2,
    O3,
    tcfg_req_thrtl,
    O4,
    O5,
    O6,
    O7,
    m_axis_rx_tuser,
    trn_tcfg_gnt,
    O8,
    trn_tsof,
    cfg_pm_turnoff_ok_n,
    m_axis_rx_tdata,
    m_axis_rx_tkeep,
    Q,
    O9,
    SR,
    trn_rsrc_dsc,
    pipe_userclk2_in,
    rsrc_rdy_filtered10_out,
    trn_rrem,
    trn_reof,
    trn_rsof,
    trn_recrc_err,
    trn_rerrfwd,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    s_axis_tx_tkeep,
    tx_cfg_gnt,
    trn_tcfg_req,
    trn_tdst_rdy,
    cfg_turnoff_ok,
    tbuf_av_min_trig,
    I1,
    I2,
    m_axis_rx_tready,
    I3,
    s_axis_tx_tdata,
    I4,
    I8,
    I5,
    s_axis_tx_tuser,
    cfg_pcie_link_state,
    trn_rbar_hit,
    trn_rd,
    trn_tbuf_av,
    cfg_to_turnoff);
  output trn_rsrc_dsc_d;
  output trn_rdst_rdy;
  output O1;
  output m_axis_rx_tlast;
  output trn_teof;
  output trn_tsrc_rdy;
  output [0:0]trn_trem;
  output O2;
  output O3;
  output tcfg_req_thrtl;
  output O4;
  output O5;
  output O6;
  output O7;
  output [13:0]m_axis_rx_tuser;
  output trn_tcfg_gnt;
  output O8;
  output trn_tsof;
  output cfg_pm_turnoff_ok_n;
  output [63:0]m_axis_rx_tdata;
  output [7:0]m_axis_rx_tkeep;
  output [63:0]Q;
  output [3:0]O9;
  input [0:0]SR;
  input trn_rsrc_dsc;
  input pipe_userclk2_in;
  input rsrc_rdy_filtered10_out;
  input [0:0]trn_rrem;
  input trn_reof;
  input trn_rsof;
  input trn_recrc_err;
  input trn_rerrfwd;
  input s_axis_tx_tlast;
  input s_axis_tx_tvalid;
  input [0:0]s_axis_tx_tkeep;
  input tx_cfg_gnt;
  input trn_tcfg_req;
  input trn_tdst_rdy;
  input cfg_turnoff_ok;
  input tbuf_av_min_trig;
  input I1;
  input I2;
  input m_axis_rx_tready;
  input I3;
  input [63:0]s_axis_tx_tdata;
  input I4;
  input I8;
  input I5;
  input [3:0]s_axis_tx_tuser;
  input [2:0]cfg_pcie_link_state;
  input [6:0]trn_rbar_hit;
  input [63:0]trn_rd;
  input [5:0]trn_tbuf_av;
  input cfg_to_turnoff;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [3:0]O9;
  wire [63:0]Q;
  wire [0:0]SR;
  wire [2:0]cfg_pcie_link_state;
  wire cfg_pm_turnoff_ok_n;
  wire cfg_to_turnoff;
  wire cfg_turnoff_ok;
  wire [63:0]m_axis_rx_tdata;
  wire [7:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [13:0]m_axis_rx_tuser;
  wire pipe_userclk2_in;
  wire rsrc_rdy_filtered10_out;
  wire [63:0]s_axis_tx_tdata;
  wire [0:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire tbuf_av_min_trig;
  wire tcfg_req_thrtl;
  wire [6:0]trn_rbar_hit;
  wire [63:0]trn_rd;
  wire trn_rdst_rdy;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire [0:0]trn_rrem;
  wire trn_rsof;
  wire trn_rsrc_dsc;
  wire trn_rsrc_dsc_d;
  wire [5:0]trn_tbuf_av;
  wire trn_tcfg_gnt;
  wire trn_tcfg_req;
  wire trn_tdst_rdy;
  wire trn_teof;
  wire [0:0]trn_trem;
  wire trn_tsof;
  wire trn_tsrc_rdy;
  wire tx_cfg_gnt;

pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_rx__parameterized0 rx_inst
       (.E(trn_rdst_rdy),
        .I1(I1),
        .I3(I3),
        .O1(O1),
        .O3(O3),
        .SR(SR),
        .m_axis_rx_tdata(m_axis_rx_tdata),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .pipe_userclk2_in(pipe_userclk2_in),
        .rsrc_rdy_filtered10_out(rsrc_rdy_filtered10_out),
        .trn_rbar_hit(trn_rbar_hit),
        .trn_rd(trn_rd),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rrem(trn_rrem),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc),
        .trn_rsrc_dsc_d(trn_rsrc_dsc_d));
pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_tx__parameterized0 tx_inst
       (.I2(I2),
        .I4(I4),
        .I5(I5),
        .I8(I8),
        .O1(O2),
        .O2(tcfg_req_thrtl),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pm_turnoff_ok_n(cfg_pm_turnoff_ok_n),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .pipe_userclk2_in(pipe_userclk2_in),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .tbuf_av_min_trig(tbuf_av_min_trig),
        .trn_tbuf_av(trn_tbuf_av),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .trn_tcfg_req(trn_tcfg_req),
        .trn_tdst_rdy(trn_tdst_rdy),
        .trn_teof(trn_teof),
        .trn_trem(trn_trem),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy),
        .tx_cfg_gnt(tx_cfg_gnt));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_axi_basic_tx" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_tx__parameterized0
   (trn_teof,
    trn_tsrc_rdy,
    trn_trem,
    O1,
    O2,
    O4,
    O5,
    O6,
    O7,
    trn_tcfg_gnt,
    O8,
    trn_tsof,
    cfg_pm_turnoff_ok_n,
    Q,
    O9,
    SR,
    s_axis_tx_tlast,
    pipe_userclk2_in,
    s_axis_tx_tvalid,
    s_axis_tx_tkeep,
    tx_cfg_gnt,
    trn_tcfg_req,
    trn_tdst_rdy,
    cfg_turnoff_ok,
    tbuf_av_min_trig,
    I2,
    s_axis_tx_tdata,
    I4,
    I8,
    I5,
    s_axis_tx_tuser,
    cfg_pcie_link_state,
    trn_tbuf_av,
    cfg_to_turnoff);
  output trn_teof;
  output trn_tsrc_rdy;
  output [0:0]trn_trem;
  output O1;
  output O2;
  output O4;
  output O5;
  output O6;
  output O7;
  output trn_tcfg_gnt;
  output O8;
  output trn_tsof;
  output cfg_pm_turnoff_ok_n;
  output [63:0]Q;
  output [3:0]O9;
  input [0:0]SR;
  input s_axis_tx_tlast;
  input pipe_userclk2_in;
  input s_axis_tx_tvalid;
  input [0:0]s_axis_tx_tkeep;
  input tx_cfg_gnt;
  input trn_tcfg_req;
  input trn_tdst_rdy;
  input cfg_turnoff_ok;
  input tbuf_av_min_trig;
  input I2;
  input [63:0]s_axis_tx_tdata;
  input I4;
  input I8;
  input I5;
  input [3:0]s_axis_tx_tuser;
  input [2:0]cfg_pcie_link_state;
  input [5:0]trn_tbuf_av;
  input cfg_to_turnoff;

  wire I2;
  wire I4;
  wire I5;
  wire I8;
  wire O1;
  wire O2;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [3:0]O9;
  wire [63:0]Q;
  wire [0:0]SR;
  wire [2:0]cfg_pcie_link_state;
  wire cfg_pm_turnoff_ok_n;
  wire cfg_to_turnoff;
  wire cfg_turnoff_ok;
  wire n_3_tx_pipeline_inst;
  wire n_4_tx_pipeline_inst;
  wire \n_6_xhdl12.tx_thrl_ctl_inst ;
  wire p_5_out;
  wire pipe_userclk2_in;
  wire reg_axi_in_pkt0;
  wire [63:0]s_axis_tx_tdata;
  wire [0:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire tbuf_av_min_trig;
  wire [5:0]trn_tbuf_av;
  wire trn_tcfg_gnt;
  wire trn_tcfg_req;
  wire trn_tdst_rdy;
  wire trn_teof;
  wire [0:0]trn_trem;
  wire trn_tsof;
  wire trn_tsrc_rdy;
  wire tx_cfg_gnt;

pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_tx_pipeline__parameterized0 tx_pipeline_inst
       (.I1(\n_6_xhdl12.tx_thrl_ctl_inst ),
        .I8(I8),
        .O1(n_3_tx_pipeline_inst),
        .O2(n_4_tx_pipeline_inst),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .p_5_out(p_5_out),
        .pipe_userclk2_in(pipe_userclk2_in),
        .reg_axi_in_pkt0(reg_axi_in_pkt0),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .trn_tdst_rdy(trn_tdst_rdy),
        .trn_teof(trn_teof),
        .trn_trem(trn_trem),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy));
pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_tx_thrtl_ctl__parameterized0 \xhdl12.tx_thrl_ctl_inst 
       (.I1(n_3_tx_pipeline_inst),
        .I2(I2),
        .I3(n_4_tx_pipeline_inst),
        .I4(I4),
        .I5(I5),
        .I8(I8),
        .O1(O1),
        .O2(O2),
        .O3(\n_6_xhdl12.tx_thrl_ctl_inst ),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .SR(SR),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pm_turnoff_ok_n(cfg_pm_turnoff_ok_n),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .p_5_out(p_5_out),
        .pipe_userclk2_in(pipe_userclk2_in),
        .reg_axi_in_pkt0(reg_axi_in_pkt0),
        .s_axis_tx_tdata({s_axis_tx_tdata[30:29],s_axis_tx_tdata[15],s_axis_tx_tdata[0]}),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser[0]),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .tbuf_av_min_trig(tbuf_av_min_trig),
        .trn_tbuf_av(trn_tbuf_av),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .trn_tcfg_req(trn_tcfg_req),
        .trn_tdst_rdy(trn_tdst_rdy),
        .tx_cfg_gnt(tx_cfg_gnt));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_axi_basic_tx_pipeline" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_tx_pipeline__parameterized0
   (trn_teof,
    trn_tsrc_rdy,
    trn_trem,
    O1,
    O2,
    trn_tsof,
    Q,
    O9,
    SR,
    s_axis_tx_tlast,
    pipe_userclk2_in,
    p_5_out,
    s_axis_tx_tvalid,
    s_axis_tx_tkeep,
    I1,
    I8,
    reg_axi_in_pkt0,
    trn_tdst_rdy,
    s_axis_tx_tdata,
    s_axis_tx_tuser);
  output trn_teof;
  output trn_tsrc_rdy;
  output [0:0]trn_trem;
  output O1;
  output O2;
  output trn_tsof;
  output [63:0]Q;
  output [3:0]O9;
  input [0:0]SR;
  input s_axis_tx_tlast;
  input pipe_userclk2_in;
  input p_5_out;
  input s_axis_tx_tvalid;
  input [0:0]s_axis_tx_tkeep;
  input I1;
  input I8;
  input reg_axi_in_pkt0;
  input trn_tdst_rdy;
  input [63:0]s_axis_tx_tdata;
  input [3:0]s_axis_tx_tuser;

  wire I1;
  wire I8;
  wire O1;
  wire O2;
  wire [3:0]O9;
  wire [63:0]Q;
  wire [0:0]SR;
  wire \n_0_TNRTL_CTL_TRN_FLUSH.reg_disable_trn_i_1 ;
  wire n_0_trn_in_packet_i_1__0;
  wire n_0_trn_in_packet_i_2__0;
  wire n_0_trn_in_packet_reg;
  wire p_5_out;
  wire pipe_userclk2_in;
  wire reg_axi_in_pkt0;
  wire reg_tvalid;
  wire [63:0]s_axis_tx_tdata;
  wire [0:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire trn_tdst_rdy;
  wire trn_teof;
  wire [0:0]trn_trem;
  wire trn_tsof;
  wire trn_tsrc_rdy;

LUT6 #(
    .INIT(64'h00000FFF00000444)) 
     \TNRTL_CTL_TRN_FLUSH.reg_disable_trn_i_1 
       (.I0(I8),
        .I1(O1),
        .I2(reg_axi_in_pkt0),
        .I3(s_axis_tx_tlast),
        .I4(SR),
        .I5(O2),
        .O(\n_0_TNRTL_CTL_TRN_FLUSH.reg_disable_trn_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \TNRTL_CTL_TRN_FLUSH.reg_disable_trn_reg 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_TNRTL_CTL_TRN_FLUSH.reg_disable_trn_i_1 ),
        .Q(O2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     axi_in_packet_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(I1),
        .Q(O1),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     pcie_block_i_i_31
       (.I0(reg_tvalid),
        .I1(n_0_trn_in_packet_reg),
        .O(trn_tsof));
LUT6 #(
    .INIT(64'h0000BAFA0000AAAA)) 
     trn_in_packet_i_1__0
       (.I0(n_0_trn_in_packet_i_2__0),
        .I1(trn_teof),
        .I2(n_0_trn_in_packet_reg),
        .I3(trn_tsrc_rdy),
        .I4(SR),
        .I5(I8),
        .O(n_0_trn_in_packet_i_1__0));
LUT5 #(
    .INIT(32'h00004000)) 
     trn_in_packet_i_2__0
       (.I0(n_0_trn_in_packet_reg),
        .I1(reg_tvalid),
        .I2(trn_tdst_rdy),
        .I3(trn_tsrc_rdy),
        .I4(trn_teof),
        .O(n_0_trn_in_packet_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     trn_in_packet_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_0_trn_in_packet_i_1__0),
        .Q(n_0_trn_in_packet_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[10] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[11] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[12] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[13] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[14] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[15] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[16] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[17] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[18] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[19] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[20] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[21] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[22] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[23] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[24] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[24]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[25] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[25]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[26] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[26]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[27] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[27]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[28] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[28]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[29] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[29]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[30] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[30]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[31] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[31]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[32] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[32]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[33] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[33]),
        .Q(Q[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[34] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[34]),
        .Q(Q[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[35] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[35]),
        .Q(Q[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[36] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[36]),
        .Q(Q[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[37] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[37]),
        .Q(Q[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[38] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[38]),
        .Q(Q[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[39] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[39]),
        .Q(Q[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[40] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[40]),
        .Q(Q[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[41] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[41]),
        .Q(Q[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[42] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[42]),
        .Q(Q[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[43] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[43]),
        .Q(Q[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[44] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[44]),
        .Q(Q[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[45] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[45]),
        .Q(Q[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[46] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[46]),
        .Q(Q[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[47] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[47]),
        .Q(Q[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[48] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[48]),
        .Q(Q[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[49] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[49]),
        .Q(Q[49]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[50] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[50]),
        .Q(Q[50]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[51] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[51]),
        .Q(Q[51]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[52] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[52]),
        .Q(Q[52]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[53] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[53]),
        .Q(Q[53]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[54] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[54]),
        .Q(Q[54]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[55] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[55]),
        .Q(Q[55]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[56] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[56]),
        .Q(Q[56]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[57] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[57]),
        .Q(Q[57]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[58] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[58]),
        .Q(Q[58]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[59] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[59]),
        .Q(Q[59]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[60] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[60]),
        .Q(Q[60]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[61] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[61]),
        .Q(Q[61]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[62] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[62]),
        .Q(Q[62]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[63] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[63]),
        .Q(Q[63]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[8] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tdata_reg[9] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tdata[9]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tkeep_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tkeep),
        .Q(trn_trem),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tlast_reg 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tlast),
        .Q(trn_teof),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tsrc_rdy_reg 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_5_out),
        .Q(trn_tsrc_rdy),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tuser_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tuser[0]),
        .Q(O9[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tuser_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tuser[1]),
        .Q(O9[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tuser_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tuser[2]),
        .Q(O9[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tuser_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tuser[3]),
        .Q(O9[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.reg_tvalid_reg 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(s_axis_tx_tvalid),
        .Q(reg_tvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_axi_basic_tx_thrtl_ctl" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_tx_thrtl_ctl__parameterized0
   (O1,
    O2,
    O4,
    O5,
    O6,
    O7,
    O3,
    trn_tcfg_gnt,
    O8,
    p_5_out,
    reg_axi_in_pkt0,
    cfg_pm_turnoff_ok_n,
    SR,
    tx_cfg_gnt,
    pipe_userclk2_in,
    trn_tcfg_req,
    trn_tdst_rdy,
    cfg_turnoff_ok,
    tbuf_av_min_trig,
    I2,
    s_axis_tx_tvalid,
    s_axis_tx_tlast,
    s_axis_tx_tdata,
    I4,
    I8,
    I1,
    I5,
    s_axis_tx_tuser,
    I3,
    cfg_pcie_link_state,
    trn_tbuf_av,
    cfg_to_turnoff);
  output O1;
  output O2;
  output O4;
  output O5;
  output O6;
  output O7;
  output O3;
  output trn_tcfg_gnt;
  output O8;
  output p_5_out;
  output reg_axi_in_pkt0;
  output cfg_pm_turnoff_ok_n;
  input [0:0]SR;
  input tx_cfg_gnt;
  input pipe_userclk2_in;
  input trn_tcfg_req;
  input trn_tdst_rdy;
  input cfg_turnoff_ok;
  input tbuf_av_min_trig;
  input I2;
  input s_axis_tx_tvalid;
  input s_axis_tx_tlast;
  input [3:0]s_axis_tx_tdata;
  input I4;
  input I8;
  input I1;
  input I5;
  input [0:0]s_axis_tx_tuser;
  input I3;
  input [2:0]cfg_pcie_link_state;
  input [5:0]trn_tbuf_av;
  input cfg_to_turnoff;

  wire CUR_STATE_A;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I8;
  wire NEXT_STATE_A;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [0:0]SR;
  wire [2:0]cfg_pcie_link_state;
  wire [2:0]cfg_pcie_link_state_d;
  wire cfg_pm_turnoff_ok_n;
  wire cfg_to_turnoff;
  wire cfg_turnoff_ok;
  wire cfg_turnoff_ok_pending;
  wire lnk_up_thrtl;
  wire n_0_CUR_STATE_A_i_2;
  wire n_0_cfg_turnoff_ok_pending_i_1;
  wire n_0_lnk_up_thrtl_i_1;
  wire n_0_pcie_block_i_i_36;
  wire n_0_ppm_L23_thrtl_i_1;
  wire n_0_reg_axi_in_pkt_i_1;
  wire n_0_tbuf_av_gap_thrtl_i_1;
  wire n_0_tbuf_av_gap_thrtl_reg;
  wire \n_0_tbuf_gap_cnt[0]_i_1 ;
  wire \n_0_tbuf_gap_cnt[1]_i_1 ;
  wire \n_0_tbuf_gap_cnt[2]_i_1 ;
  wire \n_0_tbuf_gap_cnt_reg[0] ;
  wire \n_0_tbuf_gap_cnt_reg[1] ;
  wire \n_0_tbuf_gap_cnt_reg[2] ;
  wire n_0_tcfg_gnt_pending_i_1;
  wire n_0_tcfg_gnt_pending_reg;
  wire \n_0_tcfg_req_cnt[0]_i_1 ;
  wire \n_0_tcfg_req_cnt[1]_i_1 ;
  wire n_0_tcfg_req_thrtl_i_1;
  wire n_0_tready_thrtl_xhdl1_i_12;
  wire n_0_tready_thrtl_xhdl1_i_3;
  wire n_0_tready_thrtl_xhdl1_i_4;
  wire n_0_tready_thrtl_xhdl1_i_6;
  wire n_0_tready_thrtl_xhdl1_i_7;
  wire \n_0_xhdl12.xhdl14.xhdl15.reg_to_turnoff_i_1 ;
  wire \n_0_xhdl17.reg_tx_ecrc_pkt_i_1 ;
  wire \n_0_xhdl17.reg_tx_ecrc_pkt_i_2 ;
  wire \n_0_xhdl17.reg_tx_ecrc_pkt_reg ;
  wire p_5_out;
  wire pipe_userclk2_in;
  wire ppm_L23_thrtl;
  wire ppm_L23_trig;
  wire reg_axi_in_pkt;
  wire reg_axi_in_pkt0;
  wire reg_tcfg_gnt;
  wire reg_to_turnoff;
  wire reg_turnoff_ok;
  wire [3:0]s_axis_tx_tdata;
  wire s_axis_tx_tlast;
  wire [0:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire [5:0]tbuf_av_d;
  wire tbuf_av_min_thrtl;
  wire tbuf_av_min_trig;
  wire [1:0]tcfg_req_cnt;
  wire tready_thrtl_xhdl10;
  wire [5:0]trn_tbuf_av;
  wire trn_tcfg_gnt;
  wire trn_tcfg_req;
  wire trn_tcfg_req_d;
  wire trn_tdst_rdy;
  wire trn_tdst_rdy_d;
  wire tx_cfg_gnt;

LUT6 #(
    .INIT(64'h5444545555555555)) 
     CUR_STATE_A_i_1
       (.I0(n_0_CUR_STATE_A_i_2),
        .I1(CUR_STATE_A),
        .I2(s_axis_tx_tlast),
        .I3(s_axis_tx_tvalid),
        .I4(reg_axi_in_pkt),
        .I5(O1),
        .O(NEXT_STATE_A));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     CUR_STATE_A_i_2
       (.I0(ppm_L23_thrtl),
        .I1(tbuf_av_min_thrtl),
        .I2(n_0_tbuf_av_gap_thrtl_reg),
        .I3(O4),
        .I4(O2),
        .I5(lnk_up_thrtl),
        .O(n_0_CUR_STATE_A_i_2));
FDSE CUR_STATE_A_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(NEXT_STATE_A),
        .Q(CUR_STATE_A),
        .S(SR));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \TNRTL_CTL_TRN_FLUSH.reg_disable_trn_i_2 
       (.I0(O1),
        .I1(s_axis_tx_tvalid),
        .O(reg_axi_in_pkt0));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT5 #(
    .INIT(32'h13331000)) 
     axi_in_packet_i_1
       (.I0(s_axis_tx_tlast),
        .I1(SR),
        .I2(s_axis_tx_tvalid),
        .I3(O1),
        .I4(I1),
        .O(O3));
FDRE #(
    .INIT(1'b0)) 
     \cfg_pcie_link_state_d_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_pcie_link_state[0]),
        .Q(cfg_pcie_link_state_d[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \cfg_pcie_link_state_d_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_pcie_link_state[1]),
        .Q(cfg_pcie_link_state_d[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \cfg_pcie_link_state_d_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_pcie_link_state[2]),
        .Q(cfg_pcie_link_state_d[2]),
        .R(SR));
LUT5 #(
    .INIT(32'hFF404040)) 
     cfg_turnoff_ok_pending_i_1
       (.I0(ppm_L23_thrtl),
        .I1(reg_to_turnoff),
        .I2(reg_turnoff_ok),
        .I3(cfg_pm_turnoff_ok_n),
        .I4(cfg_turnoff_ok_pending),
        .O(n_0_cfg_turnoff_ok_pending_i_1));
FDRE #(
    .INIT(1'b0)) 
     cfg_turnoff_ok_pending_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_0_cfg_turnoff_ok_pending_i_1),
        .Q(cfg_turnoff_ok_pending),
        .R(SR));
LUT4 #(
    .INIT(16'hFF4F)) 
     lnk_up_thrtl_i_1
       (.I0(trn_tdst_rdy),
        .I1(lnk_up_thrtl),
        .I2(I8),
        .I3(SR),
        .O(n_0_lnk_up_thrtl_i_1));
FDRE #(
    .INIT(1'b0)) 
     lnk_up_thrtl_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_0_lnk_up_thrtl_i_1),
        .Q(lnk_up_thrtl),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFF0FFF07770777)) 
     pcie_block_i_i_26
       (.I0(ppm_L23_thrtl),
        .I1(n_0_pcie_block_i_i_36),
        .I2(CUR_STATE_A),
        .I3(cfg_turnoff_ok_pending),
        .I4(n_0_tcfg_gnt_pending_reg),
        .I5(O2),
        .O(cfg_pm_turnoff_ok_n));
LUT4 #(
    .INIT(16'hA888)) 
     pcie_block_i_i_30
       (.I0(O2),
        .I1(n_0_pcie_block_i_i_36),
        .I2(n_0_tcfg_gnt_pending_reg),
        .I3(CUR_STATE_A),
        .O(trn_tcfg_gnt));
LUT6 #(
    .INIT(64'h0000000040455555)) 
     pcie_block_i_i_36
       (.I0(CUR_STATE_A),
        .I1(s_axis_tx_tlast),
        .I2(s_axis_tx_tvalid),
        .I3(reg_axi_in_pkt),
        .I4(O1),
        .I5(n_0_CUR_STATE_A_i_2),
        .O(n_0_pcie_block_i_i_36));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     ppm_L1_thrtl_i_2
       (.I0(cfg_pcie_link_state_d[1]),
        .I1(cfg_pcie_link_state[0]),
        .I2(cfg_pcie_link_state_d[2]),
        .I3(cfg_pcie_link_state[2]),
        .I4(cfg_pcie_link_state[1]),
        .I5(cfg_pcie_link_state_d[0]),
        .O(O6));
FDRE #(
    .INIT(1'b0)) 
     ppm_L1_thrtl_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(I2),
        .Q(O4),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     ppm_L23_thrtl_i_1
       (.I0(reg_to_turnoff),
        .I1(reg_turnoff_ok),
        .I2(ppm_L23_thrtl),
        .O(n_0_ppm_L23_thrtl_i_1));
FDRE #(
    .INIT(1'b0)) 
     ppm_L23_thrtl_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_0_ppm_L23_thrtl_i_1),
        .Q(ppm_L23_thrtl),
        .R(SR));
LUT5 #(
    .INIT(32'h00000AEA)) 
     reg_axi_in_pkt_i_1
       (.I0(reg_axi_in_pkt),
        .I1(O1),
        .I2(s_axis_tx_tvalid),
        .I3(s_axis_tx_tlast),
        .I4(SR),
        .O(n_0_reg_axi_in_pkt_i_1));
FDRE #(
    .INIT(1'b0)) 
     reg_axi_in_pkt_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_0_reg_axi_in_pkt_i_1),
        .Q(reg_axi_in_pkt),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     reg_tcfg_gnt_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(tx_cfg_gnt),
        .Q(reg_tcfg_gnt),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \tbuf_av_d_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(trn_tbuf_av[0]),
        .Q(tbuf_av_d[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \tbuf_av_d_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(trn_tbuf_av[1]),
        .Q(tbuf_av_d[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \tbuf_av_d_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(trn_tbuf_av[2]),
        .Q(tbuf_av_d[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \tbuf_av_d_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(trn_tbuf_av[3]),
        .Q(tbuf_av_d[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \tbuf_av_d_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(trn_tbuf_av[4]),
        .Q(tbuf_av_d[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \tbuf_av_d_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(trn_tbuf_av[5]),
        .Q(tbuf_av_d[5]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000FFFE0000AAAA)) 
     tbuf_av_gap_thrtl_i_1
       (.I0(I5),
        .I1(\n_0_tbuf_gap_cnt_reg[1] ),
        .I2(\n_0_tbuf_gap_cnt_reg[0] ),
        .I3(\n_0_tbuf_gap_cnt_reg[2] ),
        .I4(SR),
        .I5(n_0_tbuf_av_gap_thrtl_reg),
        .O(n_0_tbuf_av_gap_thrtl_i_1));
FDRE #(
    .INIT(1'b0)) 
     tbuf_av_gap_thrtl_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_0_tbuf_av_gap_thrtl_i_1),
        .Q(n_0_tbuf_av_gap_thrtl_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     tbuf_av_min_thrtl_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(tbuf_av_min_trig),
        .Q(tbuf_av_min_thrtl),
        .R(SR));
LUT5 #(
    .INIT(32'h32FFFFFF)) 
     \tbuf_gap_cnt[0]_i_1 
       (.I0(\n_0_tbuf_gap_cnt_reg[1] ),
        .I1(\n_0_tbuf_gap_cnt_reg[0] ),
        .I2(\n_0_tbuf_gap_cnt_reg[2] ),
        .I3(CUR_STATE_A),
        .I4(n_0_tbuf_av_gap_thrtl_reg),
        .O(\n_0_tbuf_gap_cnt[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000098000000)) 
     \tbuf_gap_cnt[1]_i_1 
       (.I0(\n_0_tbuf_gap_cnt_reg[1] ),
        .I1(\n_0_tbuf_gap_cnt_reg[0] ),
        .I2(\n_0_tbuf_gap_cnt_reg[2] ),
        .I3(n_0_tbuf_av_gap_thrtl_reg),
        .I4(CUR_STATE_A),
        .I5(SR),
        .O(\n_0_tbuf_gap_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000E0000000)) 
     \tbuf_gap_cnt[2]_i_1 
       (.I0(\n_0_tbuf_gap_cnt_reg[1] ),
        .I1(\n_0_tbuf_gap_cnt_reg[0] ),
        .I2(\n_0_tbuf_gap_cnt_reg[2] ),
        .I3(n_0_tbuf_av_gap_thrtl_reg),
        .I4(CUR_STATE_A),
        .I5(SR),
        .O(\n_0_tbuf_gap_cnt[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \tbuf_gap_cnt_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_tbuf_gap_cnt[0]_i_1 ),
        .Q(\n_0_tbuf_gap_cnt_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \tbuf_gap_cnt_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_tbuf_gap_cnt[1]_i_1 ),
        .Q(\n_0_tbuf_gap_cnt_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \tbuf_gap_cnt_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_tbuf_gap_cnt[2]_i_1 ),
        .Q(\n_0_tbuf_gap_cnt_reg[2] ),
        .R(1'b0));
LUT5 #(
    .INIT(32'h020F0202)) 
     tcfg_gnt_pending_i_1
       (.I0(trn_tcfg_req),
        .I1(trn_tcfg_req_d),
        .I2(SR),
        .I3(trn_tcfg_gnt),
        .I4(n_0_tcfg_gnt_pending_reg),
        .O(n_0_tcfg_gnt_pending_i_1));
FDRE #(
    .INIT(1'b0)) 
     tcfg_gnt_pending_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_0_tcfg_gnt_pending_i_1),
        .Q(n_0_tcfg_gnt_pending_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000002000202)) 
     \tcfg_req_cnt[0]_i_1 
       (.I0(tcfg_req_cnt[1]),
        .I1(tcfg_req_cnt[0]),
        .I2(SR),
        .I3(trn_tcfg_req_d),
        .I4(trn_tcfg_req),
        .I5(n_0_tcfg_gnt_pending_reg),
        .O(\n_0_tcfg_req_cnt[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF88F8)) 
     \tcfg_req_cnt[1]_i_1 
       (.I0(tcfg_req_cnt[1]),
        .I1(tcfg_req_cnt[0]),
        .I2(trn_tcfg_req),
        .I3(trn_tcfg_req_d),
        .I4(n_0_tcfg_gnt_pending_reg),
        .O(\n_0_tcfg_req_cnt[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \tcfg_req_cnt_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_tcfg_req_cnt[0]_i_1 ),
        .Q(tcfg_req_cnt[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \tcfg_req_cnt_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_tcfg_req_cnt[1]_i_1 ),
        .Q(tcfg_req_cnt[1]),
        .R(SR));
LUT5 #(
    .INIT(32'h00D500C0)) 
     tcfg_req_thrtl_i_1
       (.I0(O8),
        .I1(reg_tcfg_gnt),
        .I2(trn_tcfg_req),
        .I3(SR),
        .I4(O2),
        .O(n_0_tcfg_req_thrtl_i_1));
LUT4 #(
    .INIT(16'h0010)) 
     tcfg_req_thrtl_i_2
       (.I0(tcfg_req_cnt[1]),
        .I1(tcfg_req_cnt[0]),
        .I2(trn_tdst_rdy),
        .I3(trn_tdst_rdy_d),
        .O(O8));
FDRE #(
    .INIT(1'b0)) 
     tcfg_req_thrtl_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_0_tcfg_req_thrtl_i_1),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h5D005D005D005D5D)) 
     tready_thrtl_xhdl1_i_1
       (.I0(O5),
        .I1(n_0_tready_thrtl_xhdl1_i_3),
        .I2(\n_0_xhdl17.reg_tx_ecrc_pkt_reg ),
        .I3(n_0_tready_thrtl_xhdl1_i_4),
        .I4(I5),
        .I5(n_0_tready_thrtl_xhdl1_i_6),
        .O(tready_thrtl_xhdl10));
LUT2 #(
    .INIT(4'h8)) 
     tready_thrtl_xhdl1_i_11
       (.I0(reg_to_turnoff),
        .I1(reg_turnoff_ok),
        .O(ppm_L23_trig));
LUT2 #(
    .INIT(4'h8)) 
     tready_thrtl_xhdl1_i_12
       (.I0(reg_tcfg_gnt),
        .I1(trn_tcfg_req),
        .O(n_0_tready_thrtl_xhdl1_i_12));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     tready_thrtl_xhdl1_i_13
       (.I0(tbuf_av_d[3]),
        .I1(tbuf_av_d[1]),
        .I2(tbuf_av_d[0]),
        .I3(tbuf_av_d[5]),
        .I4(tbuf_av_d[2]),
        .I5(tbuf_av_d[4]),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'h80)) 
     tready_thrtl_xhdl1_i_2
       (.I0(s_axis_tx_tvalid),
        .I1(O1),
        .I2(s_axis_tx_tlast),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT4 #(
    .INIT(16'hFF87)) 
     tready_thrtl_xhdl1_i_3
       (.I0(s_axis_tx_tdata[0]),
        .I1(s_axis_tx_tdata[3]),
        .I2(s_axis_tx_tdata[2]),
        .I3(n_0_tready_thrtl_xhdl1_i_7),
        .O(n_0_tready_thrtl_xhdl1_i_3));
LUT5 #(
    .INIT(32'h000008A8)) 
     tready_thrtl_xhdl1_i_4
       (.I0(O1),
        .I1(reg_axi_in_pkt),
        .I2(s_axis_tx_tvalid),
        .I3(s_axis_tx_tlast),
        .I4(CUR_STATE_A),
        .O(n_0_tready_thrtl_xhdl1_i_4));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     tready_thrtl_xhdl1_i_6
       (.I0(I4),
        .I1(O6),
        .I2(ppm_L23_trig),
        .I3(I8),
        .I4(n_0_CUR_STATE_A_i_2),
        .I5(n_0_tready_thrtl_xhdl1_i_12),
        .O(n_0_tready_thrtl_xhdl1_i_6));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'hFFFFF7FF)) 
     tready_thrtl_xhdl1_i_7
       (.I0(s_axis_tx_tvalid),
        .I1(O1),
        .I2(reg_axi_in_pkt),
        .I3(s_axis_tx_tuser),
        .I4(s_axis_tx_tdata[1]),
        .O(n_0_tready_thrtl_xhdl1_i_7));
FDRE #(
    .INIT(1'b0)) 
     tready_thrtl_xhdl1_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(tready_thrtl_xhdl10),
        .Q(O1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     trn_tcfg_req_d_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(trn_tcfg_req),
        .Q(trn_tcfg_req_d),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     trn_tdst_rdy_d_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(trn_tdst_rdy),
        .Q(trn_tdst_rdy_d),
        .S(SR));
LUT4 #(
    .INIT(16'h0080)) 
     \xhdl12.reg_tsrc_rdy_i_1 
       (.I0(s_axis_tx_tvalid),
        .I1(O1),
        .I2(I8),
        .I3(I3),
        .O(p_5_out));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.xhdl14.reg_turnoff_ok_reg 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_turnoff_ok),
        .Q(reg_turnoff_ok),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     \xhdl12.xhdl14.xhdl15.reg_to_turnoff_i_1 
       (.I0(cfg_to_turnoff),
        .I1(reg_to_turnoff),
        .O(\n_0_xhdl12.xhdl14.xhdl15.reg_to_turnoff_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \xhdl12.xhdl14.xhdl15.reg_to_turnoff_reg 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_xhdl12.xhdl14.xhdl15.reg_to_turnoff_i_1 ),
        .Q(reg_to_turnoff),
        .R(SR));
LUT6 #(
    .INIT(64'h0000BFFF0000AAAA)) 
     \xhdl17.reg_tx_ecrc_pkt_i_1 
       (.I0(\n_0_xhdl17.reg_tx_ecrc_pkt_i_2 ),
        .I1(s_axis_tx_tvalid),
        .I2(O1),
        .I3(s_axis_tx_tlast),
        .I4(SR),
        .I5(\n_0_xhdl17.reg_tx_ecrc_pkt_reg ),
        .O(\n_0_xhdl17.reg_tx_ecrc_pkt_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT5 #(
    .INIT(32'h01101010)) 
     \xhdl17.reg_tx_ecrc_pkt_i_2 
       (.I0(s_axis_tx_tlast),
        .I1(n_0_tready_thrtl_xhdl1_i_7),
        .I2(s_axis_tx_tdata[2]),
        .I3(s_axis_tx_tdata[3]),
        .I4(s_axis_tx_tdata[0]),
        .O(\n_0_xhdl17.reg_tx_ecrc_pkt_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \xhdl17.reg_tx_ecrc_pkt_reg 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\n_0_xhdl17.reg_tx_ecrc_pkt_i_1 ),
        .Q(\n_0_xhdl17.reg_tx_ecrc_pkt_reg ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_core_top" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_core_top__parameterized0
   (Q,
    PIPE_SYNC_FSM_TX,
    PIPE_RATE_FSM,
    PIPE_DRP_FSM,
    pl_phy_lnk_up,
    user_reset_out,
    m_axis_rx_tvalid,
    s_axis_tx_tready,
    user_lnk_up,
    tx_buf_av,
    pl_received_hot_rst,
    m_axis_rx_tuser,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_fatal_err_received,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_bridge_serr_en,
    cfg_command,
    cfg_dcommand2,
    cfg_dcommand,
    cfg_dstatus,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_lcommand,
    cfg_lstatus,
    cfg_msg_received,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_fatal,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_to_turnoff,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_pm_pme,
    cfg_msg_received_setslotpowerlimit,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_pme_status,
    cfg_root_control_pme_int_en,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    pcie_drp_rdy,
    pl_directed_change_done,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_link_upcfg_cap,
    pl_sel_lnk_rate,
    tx_cfg_req,
    tx_err_drop,
    fc_cpld,
    fc_npd,
    fc_pd,
    cfg_msg_data,
    pcie_drp_do,
    cfg_pmcsr_powerstate,
    pl_lane_reversal_mode,
    pl_rx_pm_state,
    pl_sel_lnk_width,
    cfg_interrupt_mmenable,
    cfg_pcie_link_state,
    pl_initial_link_width,
    pl_tx_pm_state,
    cfg_mgmt_do,
    pl_ltssm_state,
    cfg_vc_tcvc_map,
    cfg_interrupt_do,
    fc_cplh,
    fc_nph,
    fc_ph,
    pipe_cpll_lock,
    pipe_qrst_idle,
    pipe_rst_fsm,
    RATE_RST_IDLE,
    int_qplllock_out,
    pipe_qrst_fsm,
    pipe_pclk_sel_out,
    pipe_rxstatus,
    O1,
    pipe_rxphaligndone,
    ext_ch_gt_drprdy,
    ext_ch_gt_drpdo,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rxoutclk_out,
    pipe_rxprbserr,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_rxbufstatus,
    pipe_dmonitorout,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_rate_idle,
    gt_ch_drp_rdy,
    m_axis_rx_tdata,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    cfg_bus_number,
    cfg_device_number,
    cfg_function_number,
    cfg_mgmt_rd_wr_done,
    cfg_err_aer_headerlog_set,
    cfg_err_cpl_rdy,
    cfg_interrupt_rdy,
    cfg_received_func_lvl_rst,
    ext_ch_gt_drpaddr,
    m_axis_rx_tready,
    s_axis_tx_tvalid,
    s_axis_tx_tlast,
    s_axis_tx_tdata,
    sys_rst_n,
    pipe_userclk1_in,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pipe_pclk_in,
    pl_directed_link_auton,
    pl_directed_link_speed,
    pl_downstream_deemph_source,
    pl_transmit_hot_rst,
    pl_upstream_prefer_deemph,
    rx_np_ok,
    rx_np_req,
    pipe_userclk2_in,
    cfg_err_aer_headerlog,
    pcie_drp_di,
    cfg_pm_force_state,
    pl_directed_link_change,
    pl_directed_link_width,
    cfg_ds_function_number,
    fc_sel,
    cfg_mgmt_di,
    cfg_err_tlp_cpl_header,
    cfg_aer_interrupt_msgnum,
    cfg_ds_device_number,
    cfg_pciecap_interrupt_msgnum,
    cfg_dsn,
    cfg_ds_bus_number,
    cfg_interrupt_di,
    pcie_drp_addr,
    cfg_mgmt_dwaddr,
    pipe_mmcm_lock_in,
    pipe_rxusrclk_in,
    pipe_dclk_in,
    pipe_oobclk_in,
    sys_clk,
    pci_exp_rxn,
    pci_exp_rxp,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    cfg_mgmt_byte_en,
    s_axis_tx_tuser,
    s_axis_tx_tkeep,
    tx_cfg_gnt,
    cfg_turnoff_ok,
    cfg_trn_pending,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_mgmt_wr_readonly,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_err_malformed,
    cfg_err_cor,
    cfg_err_ur,
    cfg_err_ecrc,
    cfg_err_cpl_timeout,
    cfg_err_cpl_abort,
    cfg_err_cpl_unexpect,
    cfg_err_poisoned,
    cfg_err_atomic_egress_blocked,
    cfg_err_mc_blocked,
    cfg_err_internal_uncor,
    cfg_err_internal_cor,
    cfg_err_posted,
    cfg_err_locked,
    cfg_err_norecovery,
    cfg_interrupt,
    cfg_interrupt_assert,
    cfg_interrupt_stat,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_wake);
  output [0:0]Q;
  output [23:0]PIPE_SYNC_FSM_TX;
  output [19:0]PIPE_RATE_FSM;
  output [11:0]PIPE_DRP_FSM;
  output pl_phy_lnk_up;
  output user_reset_out;
  output m_axis_rx_tvalid;
  output s_axis_tx_tready;
  output user_lnk_up;
  output [5:0]tx_buf_av;
  output pl_received_hot_rst;
  output [13:0]m_axis_rx_tuser;
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_bridge_serr_en;
  output [4:0]cfg_command;
  output [11:0]cfg_dcommand2;
  output [14:0]cfg_dcommand;
  output [3:0]cfg_dstatus;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  output [10:0]cfg_lcommand;
  output [9:0]cfg_lstatus;
  output cfg_msg_received;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_pm_as_nak;
  output cfg_to_turnoff;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_setslotpowerlimit;
  output cfg_pmcsr_pme_en;
  output cfg_pmcsr_pme_status;
  output cfg_root_control_pme_int_en;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output pcie_drp_rdy;
  output pl_directed_change_done;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output pl_link_upcfg_cap;
  output pl_sel_lnk_rate;
  output tx_cfg_req;
  output tx_err_drop;
  output [11:0]fc_cpld;
  output [11:0]fc_npd;
  output [11:0]fc_pd;
  output [15:0]cfg_msg_data;
  output [15:0]pcie_drp_do;
  output [1:0]cfg_pmcsr_powerstate;
  output [1:0]pl_lane_reversal_mode;
  output [1:0]pl_rx_pm_state;
  output [1:0]pl_sel_lnk_width;
  output [2:0]cfg_interrupt_mmenable;
  output [2:0]cfg_pcie_link_state;
  output [2:0]pl_initial_link_width;
  output [2:0]pl_tx_pm_state;
  output [31:0]cfg_mgmt_do;
  output [5:0]pl_ltssm_state;
  output [6:0]cfg_vc_tcvc_map;
  output [7:0]cfg_interrupt_do;
  output [7:0]fc_cplh;
  output [7:0]fc_nph;
  output [7:0]fc_ph;
  output [3:0]pipe_cpll_lock;
  output pipe_qrst_idle;
  output [3:0]pipe_rst_fsm;
  output RATE_RST_IDLE;
  output [0:0]int_qplllock_out;
  output [3:0]pipe_qrst_fsm;
  output [3:0]pipe_pclk_sel_out;
  output [11:0]pipe_rxstatus;
  output O1;
  output [3:0]pipe_rxphaligndone;
  output [3:0]ext_ch_gt_drprdy;
  output [63:0]ext_ch_gt_drpdo;
  output [0:0]int_qplloutclk_out;
  output [0:0]int_qplloutrefclk_out;
  output [3:0]pipe_eyescandataerror;
  output [3:0]pci_exp_txn;
  output [3:0]pci_exp_txp;
  output [3:0]pipe_rxcommadet;
  output [3:0]pipe_rxdlysresetdone;
  output [3:0]pipe_rxoutclk_out;
  output [3:0]pipe_rxprbserr;
  output [3:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [3:0]pipe_txphaligndone;
  output [3:0]pipe_txphinitdone;
  output [11:0]pipe_rxbufstatus;
  output [31:0]pipe_dmonitorout;
  output [31:0]pipe_rxdisperr;
  output [31:0]pipe_rxnotintable;
  output pipe_rate_idle;
  output [3:0]gt_ch_drp_rdy;
  output [63:0]m_axis_rx_tdata;
  output [7:0]m_axis_rx_tkeep;
  output m_axis_rx_tlast;
  output [7:0]cfg_bus_number;
  output [4:0]cfg_device_number;
  output [2:0]cfg_function_number;
  output cfg_mgmt_rd_wr_done;
  output cfg_err_aer_headerlog_set;
  output cfg_err_cpl_rdy;
  output cfg_interrupt_rdy;
  output cfg_received_func_lvl_rst;
  input [35:0]ext_ch_gt_drpaddr;
  input m_axis_rx_tready;
  input s_axis_tx_tvalid;
  input s_axis_tx_tlast;
  input [63:0]s_axis_tx_tdata;
  input sys_rst_n;
  input pipe_userclk1_in;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input pipe_pclk_in;
  input pl_directed_link_auton;
  input pl_directed_link_speed;
  input pl_downstream_deemph_source;
  input pl_transmit_hot_rst;
  input pl_upstream_prefer_deemph;
  input rx_np_ok;
  input rx_np_req;
  input pipe_userclk2_in;
  input [127:0]cfg_err_aer_headerlog;
  input [15:0]pcie_drp_di;
  input [1:0]cfg_pm_force_state;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input [2:0]cfg_ds_function_number;
  input [2:0]fc_sel;
  input [31:0]cfg_mgmt_di;
  input [47:0]cfg_err_tlp_cpl_header;
  input [4:0]cfg_aer_interrupt_msgnum;
  input [4:0]cfg_ds_device_number;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  input [63:0]cfg_dsn;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_interrupt_di;
  input [8:0]pcie_drp_addr;
  input [9:0]cfg_mgmt_dwaddr;
  input pipe_mmcm_lock_in;
  input pipe_rxusrclk_in;
  input pipe_dclk_in;
  input pipe_oobclk_in;
  input sys_clk;
  input [3:0]pci_exp_rxn;
  input [3:0]pci_exp_rxp;
  input [63:0]ext_ch_gt_drpdi;
  input [3:0]ext_ch_gt_drpen;
  input [3:0]ext_ch_gt_drpwe;
  input [3:0]cfg_mgmt_byte_en;
  input [3:0]s_axis_tx_tuser;
  input [0:0]s_axis_tx_tkeep;
  input tx_cfg_gnt;
  input cfg_turnoff_ok;
  input cfg_trn_pending;
  input cfg_mgmt_wr_rw1c_as_rw;
  input cfg_mgmt_wr_readonly;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_err_malformed;
  input cfg_err_cor;
  input cfg_err_ur;
  input cfg_err_ecrc;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_abort;
  input cfg_err_cpl_unexpect;
  input cfg_err_poisoned;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_mc_blocked;
  input cfg_err_internal_uncor;
  input cfg_err_internal_cor;
  input cfg_err_posted;
  input cfg_err_locked;
  input cfg_err_norecovery;
  input cfg_interrupt;
  input cfg_interrupt_assert;
  input cfg_interrupt_stat;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input cfg_pm_wake;

  wire O1;
  wire [11:0]PIPE_DRP_FSM;
  wire [19:0]PIPE_RATE_FSM;
  wire [23:0]PIPE_SYNC_FSM_TX;
  wire [0:0]Q;
  wire RATE_RST_IDLE;
  wire bridge_reset_int;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [7:0]cfg_bus_number;
  wire [4:0]cfg_command;
  wire [14:0]cfg_dcommand;
  wire [11:0]cfg_dcommand2;
  wire [4:0]cfg_device_number;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]cfg_dstatus;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire [2:0]cfg_function_number;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [10:0]cfg_lcommand;
  wire [9:0]cfg_lstatus;
  wire [3:0]cfg_mgmt_byte_en;
  wire [3:0]cfg_mgmt_byte_en_n;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok;
  wire [6:0]cfg_vc_tcvc_map;
  wire [35:0]ext_ch_gt_drpaddr;
  wire [63:0]ext_ch_gt_drpdi;
  wire [63:0]ext_ch_gt_drpdo;
  wire [3:0]ext_ch_gt_drpen;
  wire [3:0]ext_ch_gt_drprdy;
  wire [3:0]ext_ch_gt_drpwe;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire [3:0]gt_ch_drp_rdy;
  wire gt_rx_phy_status_q;
  wire gt_rxelecidle_q;
  wire [0:0]int_qplllock_out;
  wire [0:0]int_qplloutclk_out;
  wire [0:0]int_qplloutrefclk_out;
  wire [63:0]m_axis_rx_tdata;
  wire [7:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [13:0]m_axis_rx_tuser;
  wire m_axis_rx_tvalid;
  wire n_0_user_reset_out_i_1;
  wire n_10_gt_top_i;
  wire n_11_gt_top_i;
  wire n_12_gt_top_i;
  wire n_135_gt_top_i;
  wire n_136_gt_top_i;
  wire n_137_gt_top_i;
  wire n_138_gt_top_i;
  wire n_139_gt_top_i;
  wire n_140_gt_top_i;
  wire n_141_gt_top_i;
  wire n_142_gt_top_i;
  wire n_143_gt_top_i;
  wire n_144_gt_top_i;
  wire n_145_gt_top_i;
  wire n_146_gt_top_i;
  wire n_160_pcie_top_i;
  wire n_161_pcie_top_i;
  wire n_162_pcie_top_i;
  wire n_20_pcie_top_i;
  wire n_21_pcie_top_i;
  wire n_339_pcie_top_i;
  wire n_415_gt_top_i;
  wire n_48_pcie_top_i;
  wire n_6_pcie_top_i;
  wire n_7_gt_top_i;
  wire n_8_gt_top_i;
  wire n_9_gt_top_i;
  wire [3:0]pci_exp_rxn;
  wire [3:0]pci_exp_rxp;
  wire [3:0]pci_exp_txn;
  wire [3:0]pci_exp_txp;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire phy_rdy_n;
  wire [3:0]pipe_cpll_lock;
  wire pipe_dclk_in;
  wire [31:0]pipe_dmonitorout;
  wire [3:0]pipe_eyescandataerror;
  wire pipe_mmcm_lock_in;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [3:0]pipe_pclk_sel_out;
  wire [3:0]pipe_qrst_fsm;
  wire pipe_qrst_idle;
  wire pipe_rate_idle;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rx0_chanisaligned;
  wire [1:0]pipe_rx0_char_is_k;
  wire [15:0]pipe_rx0_data;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire pipe_rx1_chanisaligned;
  wire [1:0]pipe_rx1_char_is_k;
  wire [15:0]pipe_rx1_data;
  wire pipe_rx1_polarity;
  wire pipe_rx1_valid;
  wire pipe_rx2_chanisaligned;
  wire [1:0]pipe_rx2_char_is_k;
  wire [15:0]pipe_rx2_data;
  wire pipe_rx2_polarity;
  wire pipe_rx2_valid;
  wire pipe_rx3_chanisaligned;
  wire [1:0]pipe_rx3_char_is_k;
  wire [15:0]pipe_rx3_data;
  wire pipe_rx3_polarity;
  wire pipe_rx3_valid;
  wire [11:0]pipe_rxbufstatus;
  wire [3:0]pipe_rxcommadet;
  wire [31:0]pipe_rxdisperr;
  wire [3:0]pipe_rxdlysresetdone;
  wire [31:0]pipe_rxnotintable;
  wire [3:0]pipe_rxoutclk_out;
  wire [3:0]pipe_rxphaligndone;
  wire [3:0]pipe_rxprbserr;
  wire [11:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [15:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [1:0]pipe_tx0_powerdown;
  wire [1:0]pipe_tx1_char_is_k;
  wire pipe_tx1_compliance;
  wire [15:0]pipe_tx1_data;
  wire pipe_tx1_elec_idle;
  wire [1:0]pipe_tx1_powerdown;
  wire [1:0]pipe_tx2_char_is_k;
  wire pipe_tx2_compliance;
  wire [15:0]pipe_tx2_data;
  wire pipe_tx2_elec_idle;
  wire [1:0]pipe_tx2_powerdown;
  wire [1:0]pipe_tx3_char_is_k;
  wire pipe_tx3_compliance;
  wire [15:0]pipe_tx3_data;
  wire pipe_tx3_elec_idle;
  wire [1:0]pipe_tx3_powerdown;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire pipe_tx_rate;
  wire pipe_tx_rcvr_det;
  wire [3:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [3:0]pipe_txphaligndone;
  wire [3:0]pipe_txphinitdone;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_received_hot_rst;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire rx_np_ok;
  wire rx_np_req;
  wire [63:0]s_axis_tx_tdata;
  wire [0:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire s_axis_tx_tready;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire sys_clk;
  wire sys_rst_n;
  wire sys_rst_n_0;
  wire trn_lnk_up;
  wire [5:0]tx_buf_av;
  wire tx_cfg_gnt;
  wire tx_cfg_req;
  wire tx_err_drop;
  wire user_lnk_up;
  wire user_lnk_up_d;
  wire user_reset_out;

pcie_k7_gen2x4_pcie_k7_gen2x4_gt_top__parameterized0 gt_top_i
       (.D(pipe_rx0_char_is_k),
        .I1(pipe_tx_rate),
        .I2(pipe_tx_margin),
        .I3(sys_rst_n),
        .O1(n_7_gt_top_i),
        .O10(PIPE_DRP_FSM[2:0]),
        .O11(PIPE_SYNC_FSM_TX[11:6]),
        .O12(PIPE_RATE_FSM[9:5]),
        .O13(PIPE_DRP_FSM[5:3]),
        .O14(PIPE_SYNC_FSM_TX[17:12]),
        .O15(PIPE_RATE_FSM[14:10]),
        .O16(PIPE_DRP_FSM[8:6]),
        .O17(PIPE_SYNC_FSM_TX[23:18]),
        .O18(PIPE_RATE_FSM[19:15]),
        .O19(PIPE_DRP_FSM[11:9]),
        .O2(n_8_gt_top_i),
        .O20(pipe_rx0_data),
        .O21(pipe_rx1_data),
        .O22(pipe_rx2_data),
        .O23(pipe_rx3_data),
        .O24({n_135_gt_top_i,n_136_gt_top_i,n_137_gt_top_i}),
        .O25({n_138_gt_top_i,n_139_gt_top_i,n_140_gt_top_i}),
        .O26({n_141_gt_top_i,n_142_gt_top_i,n_143_gt_top_i}),
        .O27({n_144_gt_top_i,n_145_gt_top_i,n_146_gt_top_i}),
        .O28(pipe_rx1_char_is_k),
        .O29(pipe_rx2_char_is_k),
        .O3(n_9_gt_top_i),
        .O30(pipe_rx3_char_is_k),
        .O31(n_415_gt_top_i),
        .O4(n_10_gt_top_i),
        .O5(n_11_gt_top_i),
        .O6(n_12_gt_top_i),
        .O7(Q),
        .O8(PIPE_SYNC_FSM_TX[5:0]),
        .O9(PIPE_RATE_FSM[4:0]),
        .PIPE_CPLL_LOCK(pipe_cpll_lock),
        .PIPE_POWERDOWN({pipe_tx3_powerdown,pipe_tx2_powerdown,pipe_tx1_powerdown,pipe_tx0_powerdown}),
        .PIPE_RXCHANISALIGNED({pipe_rx3_chanisaligned,pipe_rx2_chanisaligned,pipe_rx1_chanisaligned,pipe_rx0_chanisaligned}),
        .PIPE_RXPHALIGNDONE(pipe_rxphaligndone),
        .PIPE_RXPOLARITY({pipe_rx3_polarity,pipe_rx2_polarity,pipe_rx1_polarity,pipe_rx0_polarity}),
        .PIPE_TXCOMPLIANCE({pipe_tx3_compliance,pipe_tx2_compliance,pipe_tx1_compliance,pipe_tx0_compliance}),
        .PIPE_TXDATA({pipe_tx3_data,pipe_tx2_data,pipe_tx1_data,pipe_tx0_data}),
        .PIPE_TXDATAK({pipe_tx3_char_is_k,pipe_tx2_char_is_k,pipe_tx1_char_is_k,pipe_tx0_char_is_k}),
        .PIPE_TXDEEMPH({n_6_pcie_top_i,pipe_tx_deemph}),
        .PIPE_TXDETECTRX(n_20_pcie_top_i),
        .PIPE_TXELECIDLE({pipe_tx3_elec_idle,pipe_tx2_elec_idle,pipe_tx1_elec_idle,pipe_tx0_elec_idle}),
        .PIPE_TXMARGIN({n_160_pcie_top_i,n_161_pcie_top_i,n_162_pcie_top_i}),
        .Q(phy_rdy_n),
        .QPLL_QPLLLOCK(int_qplllock_out),
        .QPLL_QPLLOUTCLK(int_qplloutclk_out),
        .QPLL_QPLLOUTREFCLK(int_qplloutrefclk_out),
        .SYNC_GEN3(O1),
        .USER_RST_IDLE(RATE_RST_IDLE),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .gt_ch_drp_rdy(gt_ch_drp_rdy),
        .gt_rx_phy_status_q(gt_rx_phy_status_q),
        .gt_rxelecidle_q(gt_rxelecidle_q),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qrst_fsm(pipe_qrst_fsm),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rate_idle(pipe_rate_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pl_ltssm_state(pl_ltssm_state),
        .sys_clk(sys_clk),
        .sys_rst_n(sys_rst_n_0));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_32
       (.I0(cfg_mgmt_byte_en[3]),
        .O(cfg_mgmt_byte_en_n[3]));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_33
       (.I0(cfg_mgmt_byte_en[2]),
        .O(cfg_mgmt_byte_en_n[2]));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_34
       (.I0(cfg_mgmt_byte_en[1]),
        .O(cfg_mgmt_byte_en_n[1]));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_35
       (.I0(cfg_mgmt_byte_en[0]),
        .O(cfg_mgmt_byte_en_n[0]));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_top__parameterized0 pcie_top_i
       (.D(pipe_rx0_char_is_k),
        .I1(pipe_tx_rate),
        .I10({n_135_gt_top_i,n_136_gt_top_i,n_137_gt_top_i}),
        .I11(pipe_rx1_char_is_k),
        .I12(pipe_rx1_data),
        .I13({n_138_gt_top_i,n_139_gt_top_i,n_140_gt_top_i}),
        .I14(pipe_rx2_char_is_k),
        .I15(pipe_rx2_data),
        .I16({n_141_gt_top_i,n_142_gt_top_i,n_143_gt_top_i}),
        .I17(pipe_rx3_char_is_k),
        .I18(pipe_rx3_data),
        .I19({n_144_gt_top_i,n_145_gt_top_i,n_146_gt_top_i}),
        .I2(n_7_gt_top_i),
        .I3(n_8_gt_top_i),
        .I4(n_9_gt_top_i),
        .I5(n_10_gt_top_i),
        .I6(n_11_gt_top_i),
        .I7(n_12_gt_top_i),
        .I8(user_lnk_up),
        .I9(pipe_rx0_data),
        .O1(m_axis_rx_tvalid),
        .O2(s_axis_tx_tready),
        .O3(n_20_pcie_top_i),
        .O4(n_21_pcie_top_i),
        .O5(n_48_pcie_top_i),
        .PIPE_POWERDOWN({pipe_tx3_powerdown,pipe_tx2_powerdown,pipe_tx1_powerdown,pipe_tx0_powerdown}),
        .PIPE_RXCHANISALIGNED({pipe_rx3_chanisaligned,pipe_rx2_chanisaligned,pipe_rx1_chanisaligned,pipe_rx0_chanisaligned}),
        .PIPE_RXPOLARITY({pipe_rx3_polarity,pipe_rx2_polarity,pipe_rx1_polarity,pipe_rx0_polarity}),
        .PIPE_TXCOMPLIANCE({pipe_tx3_compliance,pipe_tx2_compliance,pipe_tx1_compliance,pipe_tx0_compliance}),
        .PIPE_TXDATA({pipe_tx3_data,pipe_tx2_data,pipe_tx1_data,pipe_tx0_data}),
        .PIPE_TXDATAK({pipe_tx3_char_is_k,pipe_tx2_char_is_k,pipe_tx1_char_is_k,pipe_tx0_char_is_k}),
        .PIPE_TXDEEMPH({n_6_pcie_top_i,pipe_tx_deemph}),
        .PIPE_TXELECIDLE({pipe_tx3_elec_idle,pipe_tx2_elec_idle,pipe_tx1_elec_idle,pipe_tx0_elec_idle}),
        .PIPE_TXMARGIN({n_160_pcie_top_i,n_161_pcie_top_i,n_162_pcie_top_i}),
        .Q(pipe_tx_margin),
        .SR(user_reset_out),
        .bridge_reset_int(bridge_reset_int),
        .cfg_aer_ecrc_check_en(cfg_aer_ecrc_check_en),
        .cfg_aer_ecrc_gen_en(cfg_aer_ecrc_gen_en),
        .cfg_aer_interrupt_msgnum(cfg_aer_interrupt_msgnum),
        .cfg_aer_rooterr_corr_err_received(cfg_aer_rooterr_corr_err_received),
        .cfg_aer_rooterr_corr_err_reporting_en(cfg_aer_rooterr_corr_err_reporting_en),
        .cfg_aer_rooterr_fatal_err_received(cfg_aer_rooterr_fatal_err_received),
        .cfg_aer_rooterr_fatal_err_reporting_en(cfg_aer_rooterr_fatal_err_reporting_en),
        .cfg_aer_rooterr_non_fatal_err_received(cfg_aer_rooterr_non_fatal_err_received),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .cfg_bridge_serr_en(cfg_bridge_serr_en),
        .cfg_bus_number(cfg_bus_number),
        .cfg_command(cfg_command),
        .cfg_dcommand(cfg_dcommand),
        .cfg_dcommand2(cfg_dcommand2),
        .cfg_device_number(cfg_device_number),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_dsn(cfg_dsn),
        .cfg_dstatus(cfg_dstatus),
        .cfg_err_aer_headerlog(cfg_err_aer_headerlog),
        .cfg_err_aer_headerlog_set(cfg_err_aer_headerlog_set),
        .cfg_err_atomic_egress_blocked(cfg_err_atomic_egress_blocked),
        .cfg_err_cor(cfg_err_cor),
        .cfg_err_cpl_abort(cfg_err_cpl_abort),
        .cfg_err_cpl_rdy(cfg_err_cpl_rdy),
        .cfg_err_cpl_timeout(cfg_err_cpl_timeout),
        .cfg_err_cpl_unexpect(cfg_err_cpl_unexpect),
        .cfg_err_ecrc(cfg_err_ecrc),
        .cfg_err_internal_cor(cfg_err_internal_cor),
        .cfg_err_internal_uncor(cfg_err_internal_uncor),
        .cfg_err_locked(cfg_err_locked),
        .cfg_err_malformed(cfg_err_malformed),
        .cfg_err_mc_blocked(cfg_err_mc_blocked),
        .cfg_err_norecovery(cfg_err_norecovery),
        .cfg_err_poisoned(cfg_err_poisoned),
        .cfg_err_posted(cfg_err_posted),
        .cfg_err_tlp_cpl_header(cfg_err_tlp_cpl_header),
        .cfg_err_ur(cfg_err_ur),
        .cfg_function_number(cfg_function_number),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand(cfg_lcommand),
        .cfg_lstatus(cfg_lstatus),
        .cfg_mgmt_byte_en_n(cfg_mgmt_byte_en_n),
        .cfg_mgmt_di(cfg_mgmt_di),
        .cfg_mgmt_do(cfg_mgmt_do),
        .cfg_mgmt_dwaddr(cfg_mgmt_dwaddr),
        .cfg_mgmt_rd_en(cfg_mgmt_rd_en),
        .cfg_mgmt_rd_wr_done(cfg_mgmt_rd_wr_done),
        .cfg_mgmt_wr_en(cfg_mgmt_wr_en),
        .cfg_mgmt_wr_readonly(cfg_mgmt_wr_readonly),
        .cfg_mgmt_wr_rw1c_as_rw(cfg_mgmt_wr_rw1c_as_rw),
        .cfg_msg_data(cfg_msg_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_assert_int_a(cfg_msg_received_assert_int_a),
        .cfg_msg_received_assert_int_b(cfg_msg_received_assert_int_b),
        .cfg_msg_received_assert_int_c(cfg_msg_received_assert_int_c),
        .cfg_msg_received_assert_int_d(cfg_msg_received_assert_int_d),
        .cfg_msg_received_deassert_int_a(cfg_msg_received_deassert_int_a),
        .cfg_msg_received_deassert_int_b(cfg_msg_received_deassert_int_b),
        .cfg_msg_received_deassert_int_c(cfg_msg_received_deassert_int_c),
        .cfg_msg_received_deassert_int_d(cfg_msg_received_deassert_int_d),
        .cfg_msg_received_err_cor(cfg_msg_received_err_cor),
        .cfg_msg_received_err_fatal(cfg_msg_received_err_fatal),
        .cfg_msg_received_err_non_fatal(cfg_msg_received_err_non_fatal),
        .cfg_msg_received_pm_as_nak(cfg_msg_received_pm_as_nak),
        .cfg_msg_received_pm_pme(cfg_msg_received_pm_pme),
        .cfg_msg_received_pme_to_ack(cfg_msg_received_pme_to_ack),
        .cfg_msg_received_setslotpowerlimit(cfg_msg_received_setslotpowerlimit),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state(cfg_pm_force_state),
        .cfg_pm_force_state_en(cfg_pm_force_state_en),
        .cfg_pm_halt_aspm_l0s(cfg_pm_halt_aspm_l0s),
        .cfg_pm_halt_aspm_l1(cfg_pm_halt_aspm_l1),
        .cfg_pm_wake(cfg_pm_wake),
        .cfg_pmcsr_pme_en(cfg_pmcsr_pme_en),
        .cfg_pmcsr_pme_status(cfg_pmcsr_pme_status),
        .cfg_pmcsr_powerstate(cfg_pmcsr_powerstate),
        .cfg_received_func_lvl_rst(cfg_received_func_lvl_rst),
        .cfg_root_control_pme_int_en(cfg_root_control_pme_int_en),
        .cfg_root_control_syserr_corr_err_en(cfg_root_control_syserr_corr_err_en),
        .cfg_root_control_syserr_fatal_err_en(cfg_root_control_syserr_fatal_err_en),
        .cfg_root_control_syserr_non_fatal_err_en(cfg_root_control_syserr_non_fatal_err_en),
        .cfg_slot_control_electromech_il_ctl_pulse(cfg_slot_control_electromech_il_ctl_pulse),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_trn_pending(cfg_trn_pending),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .cfg_vc_tcvc_map(cfg_vc_tcvc_map),
        .fc_cpld(fc_cpld),
        .fc_cplh(fc_cplh),
        .fc_npd(fc_npd),
        .fc_nph(fc_nph),
        .fc_pd(fc_pd),
        .fc_ph(fc_ph),
        .fc_sel(fc_sel),
        .gt_rx_phy_status_q(gt_rx_phy_status_q),
        .gt_rxelecidle_q(gt_rxelecidle_q),
        .m_axis_rx_tdata(m_axis_rx_tdata),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .phy_rdy_n(phy_rdy_n),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .pl_directed_change_done(pl_directed_change_done),
        .pl_directed_link_auton(pl_directed_link_auton),
        .pl_directed_link_change(pl_directed_link_change),
        .pl_directed_link_speed(pl_directed_link_speed),
        .pl_directed_link_width(pl_directed_link_width),
        .pl_downstream_deemph_source(pl_downstream_deemph_source),
        .pl_initial_link_width(pl_initial_link_width),
        .pl_lane_reversal_mode(pl_lane_reversal_mode),
        .pl_link_gen2_cap(pl_link_gen2_cap),
        .pl_link_partner_gen2_supported(pl_link_partner_gen2_supported),
        .pl_link_upcfg_cap(pl_link_upcfg_cap),
        .pl_ltssm_state(pl_ltssm_state),
        .pl_phy_lnk_up(pl_phy_lnk_up),
        .pl_received_hot_rst(n_339_pcie_top_i),
        .pl_rx_pm_state(pl_rx_pm_state),
        .pl_sel_lnk_rate(pl_sel_lnk_rate),
        .pl_sel_lnk_width(pl_sel_lnk_width),
        .pl_transmit_hot_rst(pl_transmit_hot_rst),
        .pl_tx_pm_state(pl_tx_pm_state),
        .pl_upstream_prefer_deemph(pl_upstream_prefer_deemph),
        .rx_np_ok(rx_np_ok),
        .rx_np_req(rx_np_req),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .sys_rst_n(sys_rst_n_0),
        .trn_lnk_up(trn_lnk_up),
        .trn_tbuf_av(tx_buf_av),
        .trn_tcfg_req(tx_cfg_req),
        .tx_cfg_gnt(tx_cfg_gnt),
        .tx_err_drop(tx_err_drop));
FDRE pl_phy_lnk_up_q_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_48_pcie_top_i),
        .Q(pl_phy_lnk_up),
        .R(n_415_gt_top_i));
FDRE pl_received_hot_rst_q_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_339_pcie_top_i),
        .Q(pl_received_hot_rst),
        .R(n_415_gt_top_i));
FDRE user_lnk_up_d_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(trn_lnk_up),
        .Q(user_lnk_up_d),
        .R(n_415_gt_top_i));
FDRE user_lnk_up_int_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(user_lnk_up_d),
        .Q(user_lnk_up),
        .R(n_415_gt_top_i));
FDPE user_reset_int_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(n_21_pcie_top_i),
        .PRE(n_0_user_reset_out_i_1),
        .Q(bridge_reset_int));
LUT2 #(
    .INIT(4'hB)) 
     user_reset_out_i_1
       (.I0(pl_received_hot_rst),
        .I1(sys_rst_n),
        .O(n_0_user_reset_out_i_1));
FDPE user_reset_out_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(bridge_reset_int),
        .PRE(n_0_user_reset_out_i_1),
        .Q(user_reset_out));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_gt_common" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_gt_common
   (QPLL_QPLLLOCK,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    QPLL_DRP_DONE,
    pipe_dclk_in,
    sys_clk,
    QPLL_QPLLPD,
    QPLL_QPLLRESET,
    RST_DCLK_RESET,
    QPLL_DRP_START,
    QPLL_DRP_GEN3);
  output QPLL_QPLLLOCK;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output QPLL_DRP_DONE;
  input pipe_dclk_in;
  input sys_clk;
  input QPLL_QPLLPD;
  input QPLL_QPLLRESET;
  input RST_DCLK_RESET;
  input QPLL_DRP_START;
  input QPLL_DRP_GEN3;

  wire QPLL_DRP_DONE;
  wire QPLL_DRP_GEN3;
  wire QPLL_DRP_START;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire QPLL_QPLLPD;
  wire QPLL_QPLLRESET;
  wire RST_DCLK_RESET;
  wire pipe_dclk_in;
  wire [7:0]qpll_drp_addr;
  wire [15:0]qpll_drp_di;
  wire [15:0]qpll_drp_do;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire sys_clk;

pcie_k7_gen2x4_pcie_k7_gen2x4_qpll_drp qpll_drp_i
       (.D(qpll_drp_do),
        .O1(qpll_drp_di),
        .Q({qpll_drp_addr[7],qpll_drp_addr[5:0]}),
        .QPLL_DRP_DONE(QPLL_DRP_DONE),
        .QPLL_DRP_GEN3(QPLL_DRP_GEN3),
        .QPLL_DRP_START(QPLL_DRP_START),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .RST_DCLK_RESET(RST_DCLK_RESET),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we));
pcie_k7_gen2x4_pcie_k7_gen2x4_qpll_wrapper qpll_wrapper_i
       (.D(qpll_drp_do),
        .O1(qpll_drp_di),
        .Q({qpll_drp_addr[7],qpll_drp_addr[5:0]}),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLL_QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QPLL_QPLLPD(QPLL_QPLLPD),
        .QPLL_QPLLRESET(QPLL_QPLLRESET),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_gt_rx_valid_filter_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_gt_rx_valid_filter_7x__parameterized0
   (O1,
    gt_rx_phy_status_q,
    gt_rxelecidle_q,
    O20,
    O2,
    D,
    O24,
    Q,
    pipe_pclk_in,
    PIPE_PHYSTATUS,
    PIPE_RXELECIDLE,
    I1,
    I2,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    I3);
  output O1;
  output gt_rx_phy_status_q;
  output gt_rxelecidle_q;
  output [15:0]O20;
  output O2;
  output [1:0]D;
  output [2:0]O24;
  input Q;
  input pipe_pclk_in;
  input [0:0]PIPE_PHYSTATUS;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input [5:0]I2;
  input [15:0]PIPE_RXDATA;
  input [1:0]PIPE_RXDATAK;
  input [2:0]I3;

  wire [1:0]D;
  wire I1;
  wire [5:0]I2;
  wire [2:0]I3;
  wire O1;
  wire O2;
  wire [15:0]O20;
  wire [2:0]O24;
  wire [0:0]PIPE_PHYSTATUS;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire Q;
  wire gt_rx_phy_status_q;
  wire gt_rxelecidle_q;
  wire gt_rxvalid_q;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_3 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_4 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_3 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_3 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_4 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[5]_i_1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_3__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_4 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_5 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_6__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det_reg[0] ;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_2;
  wire n_0_gt_rxvalid_q_i_3;
  wire p_0_in;
  wire pipe_pclk_in;
  wire [4:0]reg_state_eios_det_reg;
  wire reg_symbol_after_eios;
  wire symbol_after_eios;

LUT6 #(
    .INIT(64'hAAAA88A888888888)) 
     \FSM_onehot_reg_state_eios_det[1]_i_1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[1]_i_2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[1]_i_3 ),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3 ),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2 ),
        .I4(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2 ),
        .I5(reg_state_eios_det_reg[0]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'hFFFEFEFF)) 
     \FSM_onehot_reg_state_eios_det[1]_i_2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4 ),
        .I2(reg_state_eios_det_reg[2]),
        .I3(reg_state_eios_det_reg[3]),
        .I4(reg_state_eios_det_reg[1]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFF0BFF0BFF0F)) 
     \FSM_onehot_reg_state_eios_det[1]_i_3 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__0 ),
        .I2(reg_state_eios_det_reg[0]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[1]_i_4 ),
        .I4(reg_state_eios_det_reg[1]),
        .I5(reg_state_eios_det_reg[2]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_reg_state_eios_det[1]_i_4 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I1(reg_state_eios_det_reg[4]),
        .I2(reg_state_eios_det_reg[3]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_4 ));
LUT6 #(
    .INIT(64'h0000000400000000)) 
     \FSM_onehot_reg_state_eios_det[3]_i_1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2 ),
        .I1(reg_state_eios_det_reg[0]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I3(reg_state_eios_det_reg[4]),
        .I4(reg_state_eios_det_reg[3]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_1 ));
LUT6 #(
    .INIT(64'h2000000000000000)) 
     \FSM_onehot_reg_state_eios_det[3]_i_2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[3]_i_3 ),
        .I2(O20[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(O20[2]),
        .I5(O20[4]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFFDFF)) 
     \FSM_onehot_reg_state_eios_det[3]_i_3 
       (.I0(O20[3]),
        .I1(O20[1]),
        .I2(O20[0]),
        .I3(O20[7]),
        .I4(O20[6]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_reg_state_eios_det[4]_i_1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2 ),
        .I1(reg_state_eios_det_reg[0]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I3(reg_state_eios_det_reg[4]),
        .I4(reg_state_eios_det_reg[3]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_reg_state_eios_det[4]_i_2 
       (.I0(reg_state_eios_det_reg[1]),
        .I1(reg_state_eios_det_reg[2]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFFFF7)) 
     \FSM_onehot_reg_state_eios_det[4]_i_3 
       (.I0(O20[10]),
        .I1(O20[12]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[4]_i_4 ),
        .I3(O20[9]),
        .I4(O20[8]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \FSM_onehot_reg_state_eios_det[4]_i_4 
       (.I0(O20[15]),
        .I1(O20[13]),
        .I2(O20[14]),
        .I3(p_0_in),
        .I4(O20[11]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'h00000006)) 
     \FSM_onehot_reg_state_eios_det[5]_i_1 
       (.I0(reg_state_eios_det_reg[1]),
        .I1(reg_state_eios_det_reg[3]),
        .I2(reg_state_eios_det_reg[2]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4 ),
        .I4(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \FSM_onehot_reg_state_eios_det[6]_i_1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__0 ),
        .I2(reg_state_eios_det_reg[3]),
        .I3(reg_state_eios_det_reg[1]),
        .I4(reg_state_eios_det_reg[2]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
     \FSM_onehot_reg_state_eios_det[6]_i_2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_5 ),
        .I1(O20[6]),
        .I2(O20[0]),
        .I3(O20[7]),
        .I4(O20[1]),
        .I5(O20[3]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2 ));
LUT5 #(
    .INIT(32'h10000000)) 
     \FSM_onehot_reg_state_eios_det[6]_i_3__0 
       (.I0(O20[9]),
        .I1(O20[8]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[6]_i_6__0 ),
        .I3(O20[10]),
        .I4(O20[12]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_reg_state_eios_det[6]_i_4 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I1(reg_state_eios_det_reg[4]),
        .I2(reg_state_eios_det_reg[0]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_reg_state_eios_det[6]_i_5 
       (.I0(O20[5]),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .I2(O20[2]),
        .I3(O20[4]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \FSM_onehot_reg_state_eios_det[6]_i_6__0 
       (.I0(O20[11]),
        .I1(O20[13]),
        .I2(O20[15]),
        .I3(p_0_in),
        .I4(O20[14]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_6__0 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_reg_state_eios_det_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .R(Q));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[1]_i_1 ),
        .Q(reg_state_eios_det_reg[0]),
        .S(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[3]_i_1 ),
        .Q(reg_state_eios_det_reg[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[4]_i_1 ),
        .Q(reg_state_eios_det_reg[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[5]_i_1 ),
        .Q(reg_state_eios_det_reg[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[6]_i_1 ),
        .Q(reg_state_eios_det_reg[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     gt_rx_phy_status_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_PHYSTATUS),
        .Q(gt_rx_phy_status_q),
        .R(Q));
LUT6 #(
    .INIT(64'h0000040000000000)) 
     \gt_rx_status_q[2]_i_2 
       (.I0(I2[3]),
        .I1(I2[4]),
        .I2(I2[0]),
        .I3(I2[2]),
        .I4(I2[5]),
        .I5(I2[1]),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3[0]),
        .Q(O24[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3[1]),
        .Q(O24[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3[2]),
        .Q(O24[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxcharisk_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxcharisk_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_0_in),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(O20[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(O20[10]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(O20[11]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(O20[12]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(O20[13]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(O20[14]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(O20[15]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(O20[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(O20[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(O20[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(O20[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(O20[5]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(O20[6]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(O20[7]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(O20[8]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(O20[9]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     gt_rxelecidle_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(gt_rxelecidle_q),
        .R(Q));
LUT6 #(
    .INIT(64'h0000EEFE00000000)) 
     gt_rxvalid_q_i_1
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2 ),
        .I1(n_0_gt_rxvalid_q_i_2),
        .I2(reg_state_eios_det_reg[2]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__0 ),
        .I4(n_0_gt_rxvalid_q_i_3),
        .I5(I1),
        .O(gt_rxvalid_q));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE9)) 
     gt_rxvalid_q_i_2
       (.I0(reg_state_eios_det_reg[3]),
        .I1(reg_state_eios_det_reg[1]),
        .I2(reg_state_eios_det_reg[2]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I4(reg_state_eios_det_reg[4]),
        .I5(reg_state_eios_det_reg[0]),
        .O(n_0_gt_rxvalid_q_i_2));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     gt_rxvalid_q_i_3
       (.I0(O2),
        .I1(reg_state_eios_det_reg[3]),
        .I2(reg_state_eios_det_reg[4]),
        .I3(reg_state_eios_det_reg[0]),
        .I4(reg_state_eios_det_reg[1]),
        .I5(reg_state_eios_det_reg[2]),
        .O(n_0_gt_rxvalid_q_i_3));
FDRE #(
    .INIT(1'b0)) 
     gt_rxvalid_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1 
       (.I0(p_0_in),
        .I1(O1),
        .I2(symbol_after_eios),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     reg_symbol_after_eios_i_1
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__0 ),
        .I2(reg_state_eios_det_reg[3]),
        .I3(reg_state_eios_det_reg[1]),
        .I4(reg_state_eios_det_reg[2]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4 ),
        .O(reg_symbol_after_eios));
FDRE #(
    .INIT(1'b0)) 
     reg_symbol_after_eios_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(reg_symbol_after_eios),
        .Q(symbol_after_eios),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_gt_rx_valid_filter_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_gt_rx_valid_filter_7x__parameterized0_34
   (O1,
    O2,
    O3,
    O21,
    O28,
    O25,
    Q,
    pipe_pclk_in,
    PIPE_PHYSTATUS,
    PIPE_RXELECIDLE,
    I1,
    I2,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    D);
  output O1;
  output O2;
  output O3;
  output [15:0]O21;
  output [1:0]O28;
  output [2:0]O25;
  input Q;
  input pipe_pclk_in;
  input [0:0]PIPE_PHYSTATUS;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input I2;
  input [15:0]PIPE_RXDATA;
  input [1:0]PIPE_RXDATAK;
  input [2:0]D;

  wire [2:0]D;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [15:0]O21;
  wire [2:0]O25;
  wire [1:0]O28;
  wire O3;
  wire [0:0]PIPE_PHYSTATUS;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire Q;
  wire gt_rxvalid_q;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_1__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_2__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_3__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_4__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_1__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_2__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_3__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_1__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_2__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_3__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_4__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[5]_i_1__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_1__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_2__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_3__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_4__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_5__0 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_6__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det_reg[0] ;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_2__0;
  wire n_0_gt_rxvalid_q_i_3__2;
  wire p_0_in;
  wire pipe_pclk_in;
  wire [4:0]reg_state_eios_det_reg;
  wire reg_symbol_after_eios;
  wire symbol_after_eios;

LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
     \FSM_onehot_reg_state_eios_det[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[1]_i_2__0 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[1]_i_3__0 ),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3__0 ),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2__0 ),
        .I4(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__0 ),
        .I5(reg_state_eios_det_reg[0]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT5 #(
    .INIT(32'hFFFEFEFF)) 
     \FSM_onehot_reg_state_eios_det[1]_i_2__0 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__0 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__0 ),
        .I2(reg_state_eios_det_reg[2]),
        .I3(reg_state_eios_det_reg[3]),
        .I4(reg_state_eios_det_reg[1]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFF0BFF0BFF0F)) 
     \FSM_onehot_reg_state_eios_det[1]_i_3__0 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__0 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__1 ),
        .I2(reg_state_eios_det_reg[0]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[1]_i_4__0 ),
        .I4(reg_state_eios_det_reg[1]),
        .I5(reg_state_eios_det_reg[2]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_reg_state_eios_det[1]_i_4__0 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I1(reg_state_eios_det_reg[4]),
        .I2(reg_state_eios_det_reg[3]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000000800000000)) 
     \FSM_onehot_reg_state_eios_det[3]_i_1__0 
       (.I0(reg_state_eios_det_reg[0]),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__0 ),
        .I2(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I3(reg_state_eios_det_reg[4]),
        .I4(reg_state_eios_det_reg[3]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2__0 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h2000000000000000)) 
     \FSM_onehot_reg_state_eios_det[3]_i_2__0 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[3]_i_3__0 ),
        .I2(O21[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(O21[2]),
        .I5(O21[4]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFFDFF)) 
     \FSM_onehot_reg_state_eios_det[3]_i_3__0 
       (.I0(O21[3]),
        .I1(O21[1]),
        .I2(O21[0]),
        .I3(O21[7]),
        .I4(O21[6]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \FSM_onehot_reg_state_eios_det[4]_i_1__0 
       (.I0(reg_state_eios_det_reg[0]),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__0 ),
        .I2(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I3(reg_state_eios_det_reg[4]),
        .I4(reg_state_eios_det_reg[3]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3__0 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_1__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_reg_state_eios_det[4]_i_2__0 
       (.I0(reg_state_eios_det_reg[1]),
        .I1(reg_state_eios_det_reg[2]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__0 ));
LUT5 #(
    .INIT(32'hFEFFFFFF)) 
     \FSM_onehot_reg_state_eios_det[4]_i_3__0 
       (.I0(O21[8]),
        .I1(O21[9]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[4]_i_4__0 ),
        .I3(O21[12]),
        .I4(O21[10]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \FSM_onehot_reg_state_eios_det[4]_i_4__0 
       (.I0(O21[15]),
        .I1(O21[13]),
        .I2(O21[14]),
        .I3(O21[11]),
        .I4(p_0_in),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT5 #(
    .INIT(32'h00000006)) 
     \FSM_onehot_reg_state_eios_det[5]_i_1__0 
       (.I0(reg_state_eios_det_reg[1]),
        .I1(reg_state_eios_det_reg[3]),
        .I2(reg_state_eios_det_reg[2]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__0 ),
        .I4(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__0 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \FSM_onehot_reg_state_eios_det[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__0 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__1 ),
        .I2(reg_state_eios_det_reg[3]),
        .I3(reg_state_eios_det_reg[1]),
        .I4(reg_state_eios_det_reg[2]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__0 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
     \FSM_onehot_reg_state_eios_det[6]_i_2__0 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_5__0 ),
        .I1(O21[6]),
        .I2(O21[0]),
        .I3(O21[7]),
        .I4(O21[1]),
        .I5(O21[3]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__0 ));
LUT5 #(
    .INIT(32'h00000080)) 
     \FSM_onehot_reg_state_eios_det[6]_i_3__1 
       (.I0(O21[12]),
        .I1(O21[10]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[6]_i_6__1 ),
        .I3(O21[8]),
        .I4(O21[9]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_reg_state_eios_det[6]_i_4__0 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I1(reg_state_eios_det_reg[4]),
        .I2(reg_state_eios_det_reg[0]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__0 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_reg_state_eios_det[6]_i_5__0 
       (.I0(O21[5]),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .I2(O21[2]),
        .I3(O21[4]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_5__0 ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \FSM_onehot_reg_state_eios_det[6]_i_6__1 
       (.I0(p_0_in),
        .I1(O21[13]),
        .I2(O21[15]),
        .I3(O21[11]),
        .I4(O21[14]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_6__1 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_reg_state_eios_det_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .R(Q));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[1]_i_1__0 ),
        .Q(reg_state_eios_det_reg[0]),
        .S(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[3]_i_1__0 ),
        .Q(reg_state_eios_det_reg[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[4]_i_1__0 ),
        .Q(reg_state_eios_det_reg[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[5]_i_1__0 ),
        .Q(reg_state_eios_det_reg[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[6]_i_1__0 ),
        .Q(reg_state_eios_det_reg[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     gt_rx_phy_status_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_PHYSTATUS),
        .Q(O2),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(O25[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(O25[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(O25[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxcharisk_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxcharisk_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_0_in),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(O21[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(O21[10]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(O21[11]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(O21[12]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(O21[13]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(O21[14]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(O21[15]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(O21[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(O21[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(O21[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(O21[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(O21[5]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(O21[6]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(O21[7]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(O21[8]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(O21[9]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     gt_rxelecidle_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(O3),
        .R(Q));
LUT6 #(
    .INIT(64'h0000EEFE00000000)) 
     gt_rxvalid_q_i_1__0
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__0 ),
        .I1(n_0_gt_rxvalid_q_i_2__0),
        .I2(reg_state_eios_det_reg[2]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__1 ),
        .I4(n_0_gt_rxvalid_q_i_3__2),
        .I5(I1),
        .O(gt_rxvalid_q));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE9)) 
     gt_rxvalid_q_i_2__0
       (.I0(reg_state_eios_det_reg[3]),
        .I1(reg_state_eios_det_reg[1]),
        .I2(reg_state_eios_det_reg[2]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I4(reg_state_eios_det_reg[4]),
        .I5(reg_state_eios_det_reg[0]),
        .O(n_0_gt_rxvalid_q_i_2__0));
LUT6 #(
    .INIT(64'h0000000000020000)) 
     gt_rxvalid_q_i_3__2
       (.I0(I2),
        .I1(reg_state_eios_det_reg[1]),
        .I2(reg_state_eios_det_reg[2]),
        .I3(reg_state_eios_det_reg[0]),
        .I4(reg_state_eios_det_reg[4]),
        .I5(reg_state_eios_det_reg[3]),
        .O(n_0_gt_rxvalid_q_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     gt_rxvalid_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__0 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(O28[0]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__0 
       (.I0(p_0_in),
        .I1(O1),
        .I2(symbol_after_eios),
        .O(O28[1]));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     reg_symbol_after_eios_i_1__0
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__0 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__1 ),
        .I2(reg_state_eios_det_reg[3]),
        .I3(reg_state_eios_det_reg[1]),
        .I4(reg_state_eios_det_reg[2]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__0 ),
        .O(reg_symbol_after_eios));
FDRE #(
    .INIT(1'b0)) 
     reg_symbol_after_eios_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(reg_symbol_after_eios),
        .Q(symbol_after_eios),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_gt_rx_valid_filter_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_gt_rx_valid_filter_7x__parameterized0_35
   (O1,
    O3,
    O4,
    O22,
    O29,
    O26,
    Q,
    pipe_pclk_in,
    PIPE_PHYSTATUS,
    PIPE_RXELECIDLE,
    I1,
    I2,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    D);
  output O1;
  output O3;
  output O4;
  output [15:0]O22;
  output [1:0]O29;
  output [2:0]O26;
  input Q;
  input pipe_pclk_in;
  input [0:0]PIPE_PHYSTATUS;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input I2;
  input [15:0]PIPE_RXDATA;
  input [1:0]PIPE_RXDATAK;
  input [2:0]D;

  wire [2:0]D;
  wire I1;
  wire I2;
  wire O1;
  wire [15:0]O22;
  wire [2:0]O26;
  wire [1:0]O29;
  wire O3;
  wire O4;
  wire [0:0]PIPE_PHYSTATUS;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire Q;
  wire gt_rxvalid_q;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_1__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_2__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_3__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_4__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_1__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_2__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_3__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_1__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_2__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_3__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_4__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[5]_i_1__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_1__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_2__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_3 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_4__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_5__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_6 ;
  wire \n_0_FSM_onehot_reg_state_eios_det_reg[0] ;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_3__1;
  wire n_0_gt_rxvalid_q_i_4;
  wire p_0_in;
  wire pipe_pclk_in;
  wire [4:0]reg_state_eios_det_reg;
  wire reg_symbol_after_eios;
  wire symbol_after_eios;

LUT6 #(
    .INIT(64'hAAAA88A888888888)) 
     \FSM_onehot_reg_state_eios_det[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[1]_i_2__1 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[1]_i_3__1 ),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3__1 ),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2__1 ),
        .I4(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__1 ),
        .I5(reg_state_eios_det_reg[0]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT5 #(
    .INIT(32'hFFFFFEEF)) 
     \FSM_onehot_reg_state_eios_det[1]_i_2__1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3 ),
        .I1(reg_state_eios_det_reg[2]),
        .I2(reg_state_eios_det_reg[3]),
        .I3(reg_state_eios_det_reg[1]),
        .I4(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__1 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFFFF0EFF0EFF0F)) 
     \FSM_onehot_reg_state_eios_det[1]_i_3__1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3 ),
        .I2(reg_state_eios_det_reg[0]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[1]_i_4__1 ),
        .I4(reg_state_eios_det_reg[1]),
        .I5(reg_state_eios_det_reg[2]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_reg_state_eios_det[1]_i_4__1 
       (.I0(reg_state_eios_det_reg[3]),
        .I1(reg_state_eios_det_reg[4]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_4__1 ));
LUT6 #(
    .INIT(64'h0000000400000000)) 
     \FSM_onehot_reg_state_eios_det[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__1 ),
        .I1(reg_state_eios_det_reg[0]),
        .I2(reg_state_eios_det_reg[3]),
        .I3(reg_state_eios_det_reg[4]),
        .I4(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2__1 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h1000000000000000)) 
     \FSM_onehot_reg_state_eios_det[3]_i_2__1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[3]_i_3__1 ),
        .I2(O22[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(O22[2]),
        .I5(O22[4]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFFDFF)) 
     \FSM_onehot_reg_state_eios_det[3]_i_3__1 
       (.I0(O22[3]),
        .I1(O22[1]),
        .I2(O22[0]),
        .I3(O22[7]),
        .I4(O22[6]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_reg_state_eios_det[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__1 ),
        .I1(reg_state_eios_det_reg[0]),
        .I2(reg_state_eios_det_reg[3]),
        .I3(reg_state_eios_det_reg[4]),
        .I4(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3__1 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_1__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_reg_state_eios_det[4]_i_2__1 
       (.I0(reg_state_eios_det_reg[1]),
        .I1(reg_state_eios_det_reg[2]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFFFF7)) 
     \FSM_onehot_reg_state_eios_det[4]_i_3__1 
       (.I0(O22[10]),
        .I1(O22[12]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[4]_i_4__1 ),
        .I3(O22[9]),
        .I4(O22[8]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \FSM_onehot_reg_state_eios_det[4]_i_4__1 
       (.I0(O22[15]),
        .I1(O22[13]),
        .I2(O22[14]),
        .I3(p_0_in),
        .I4(O22[11]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT5 #(
    .INIT(32'h00000014)) 
     \FSM_onehot_reg_state_eios_det[5]_i_1__1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__1 ),
        .I1(reg_state_eios_det_reg[1]),
        .I2(reg_state_eios_det_reg[3]),
        .I3(reg_state_eios_det_reg[2]),
        .I4(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[5]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \FSM_onehot_reg_state_eios_det[6]_i_1__1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3 ),
        .I2(reg_state_eios_det_reg[1]),
        .I3(reg_state_eios_det_reg[2]),
        .I4(reg_state_eios_det_reg[3]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__1 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_1__1 ));
LUT5 #(
    .INIT(32'hFFFFFFF7)) 
     \FSM_onehot_reg_state_eios_det[6]_i_2__2 
       (.I0(O22[10]),
        .I1(O22[12]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[6]_i_5__2 ),
        .I3(O22[9]),
        .I4(O22[8]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
     \FSM_onehot_reg_state_eios_det[6]_i_3 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_6 ),
        .I1(O22[6]),
        .I2(O22[0]),
        .I3(O22[7]),
        .I4(O22[1]),
        .I5(O22[3]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_reg_state_eios_det[6]_i_4__1 
       (.I0(reg_state_eios_det_reg[0]),
        .I1(reg_state_eios_det_reg[4]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'hBFFFFFFF)) 
     \FSM_onehot_reg_state_eios_det[6]_i_5__2 
       (.I0(O22[15]),
        .I1(O22[13]),
        .I2(p_0_in),
        .I3(O22[14]),
        .I4(O22[11]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_5__2 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_reg_state_eios_det[6]_i_6 
       (.I0(O22[5]),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .I2(O22[2]),
        .I3(O22[4]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_6 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_reg_state_eios_det_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .R(Q));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[1]_i_1__1 ),
        .Q(reg_state_eios_det_reg[0]),
        .S(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[3]_i_1__1 ),
        .Q(reg_state_eios_det_reg[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[4]_i_1__1 ),
        .Q(reg_state_eios_det_reg[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[5]_i_1__1 ),
        .Q(reg_state_eios_det_reg[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[6]_i_1__1 ),
        .Q(reg_state_eios_det_reg[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     gt_rx_phy_status_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_PHYSTATUS),
        .Q(O3),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(O26[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(O26[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(O26[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxcharisk_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxcharisk_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_0_in),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(O22[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(O22[10]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(O22[11]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(O22[12]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(O22[13]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(O22[14]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(O22[15]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(O22[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(O22[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(O22[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(O22[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(O22[5]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(O22[6]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(O22[7]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(O22[8]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(O22[9]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     gt_rxelecidle_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(O4),
        .R(Q));
LUT5 #(
    .INIT(32'h0000D000)) 
     gt_rxvalid_q_i_1__1
       (.I0(PIPE_RXELECIDLE),
        .I1(O1),
        .I2(I1),
        .I3(n_0_gt_rxvalid_q_i_3__1),
        .I4(n_0_gt_rxvalid_q_i_4),
        .O(gt_rxvalid_q));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
     gt_rxvalid_q_i_3__1
       (.I0(I2),
        .I1(reg_state_eios_det_reg[0]),
        .I2(reg_state_eios_det_reg[4]),
        .I3(reg_state_eios_det_reg[3]),
        .I4(reg_state_eios_det_reg[1]),
        .I5(reg_state_eios_det_reg[2]),
        .O(n_0_gt_rxvalid_q_i_3__1));
LUT6 #(
    .INIT(64'h0000000000030130)) 
     gt_rxvalid_q_i_4
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__1 ),
        .I2(reg_state_eios_det_reg[1]),
        .I3(reg_state_eios_det_reg[2]),
        .I4(reg_state_eios_det_reg[3]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3 ),
        .O(n_0_gt_rxvalid_q_i_4));
FDRE #(
    .INIT(1'b0)) 
     gt_rxvalid_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__1 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(O29[0]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__1 
       (.I0(p_0_in),
        .I1(O1),
        .I2(symbol_after_eios),
        .O(O29[1]));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     reg_symbol_after_eios_i_1__1
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3 ),
        .I2(reg_state_eios_det_reg[1]),
        .I3(reg_state_eios_det_reg[2]),
        .I4(reg_state_eios_det_reg[3]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__1 ),
        .O(reg_symbol_after_eios));
FDRE #(
    .INIT(1'b0)) 
     reg_symbol_after_eios_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(reg_symbol_after_eios),
        .Q(symbol_after_eios),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_gt_rx_valid_filter_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_gt_rx_valid_filter_7x__parameterized0_36
   (O1,
    O5,
    O6,
    O23,
    O30,
    O27,
    Q,
    pipe_pclk_in,
    PIPE_PHYSTATUS,
    PIPE_RXELECIDLE,
    I1,
    I2,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    D);
  output O1;
  output O5;
  output O6;
  output [15:0]O23;
  output [1:0]O30;
  output [2:0]O27;
  input Q;
  input pipe_pclk_in;
  input [0:0]PIPE_PHYSTATUS;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input I2;
  input [15:0]PIPE_RXDATA;
  input [1:0]PIPE_RXDATAK;
  input [2:0]D;

  wire [2:0]D;
  wire I1;
  wire I2;
  wire O1;
  wire [15:0]O23;
  wire [2:0]O27;
  wire [1:0]O30;
  wire O5;
  wire O6;
  wire [0:0]PIPE_PHYSTATUS;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire Q;
  wire gt_rxvalid_q;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_1__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_2__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_3__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[1]_i_4__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_1__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_2__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[3]_i_3__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_1__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_2__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_3__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[4]_i_4__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[5]_i_1__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_1__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_2__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_3__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_4__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_5__1 ;
  wire \n_0_FSM_onehot_reg_state_eios_det[6]_i_6__2 ;
  wire \n_0_FSM_onehot_reg_state_eios_det_reg[0] ;
  wire \n_0_gt_rxcharisk_q_reg[0] ;
  wire n_0_gt_rxvalid_q_i_2__1;
  wire n_0_gt_rxvalid_q_i_3__0;
  wire p_0_in;
  wire pipe_pclk_in;
  wire [4:0]reg_state_eios_det_reg;
  wire reg_symbol_after_eios;
  wire symbol_after_eios;

LUT6 #(
    .INIT(64'hAAAA88A888888888)) 
     \FSM_onehot_reg_state_eios_det[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[1]_i_2__2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[1]_i_3__2 ),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3__2 ),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2__2 ),
        .I4(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__2 ),
        .I5(reg_state_eios_det_reg[0]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'hFFFEFEFF)) 
     \FSM_onehot_reg_state_eios_det[1]_i_2__2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__1 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__2 ),
        .I2(reg_state_eios_det_reg[2]),
        .I3(reg_state_eios_det_reg[3]),
        .I4(reg_state_eios_det_reg[1]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFFFF0BFF0BFF0F)) 
     \FSM_onehot_reg_state_eios_det[1]_i_3__2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__1 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__2 ),
        .I2(reg_state_eios_det_reg[0]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[1]_i_4__2 ),
        .I4(reg_state_eios_det_reg[1]),
        .I5(reg_state_eios_det_reg[2]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_reg_state_eios_det[1]_i_4__2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I1(reg_state_eios_det_reg[4]),
        .I2(reg_state_eios_det_reg[3]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[1]_i_4__2 ));
LUT6 #(
    .INIT(64'h0000000400000000)) 
     \FSM_onehot_reg_state_eios_det[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__2 ),
        .I1(reg_state_eios_det_reg[0]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I3(reg_state_eios_det_reg[4]),
        .I4(reg_state_eios_det_reg[3]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2__2 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h2000000000000000)) 
     \FSM_onehot_reg_state_eios_det[3]_i_2__2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[3]_i_3__2 ),
        .I2(O23[5]),
        .I3(\n_0_gt_rxcharisk_q_reg[0] ),
        .I4(O23[2]),
        .I5(O23[4]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFFDFF)) 
     \FSM_onehot_reg_state_eios_det[3]_i_3__2 
       (.I0(O23[3]),
        .I1(O23[1]),
        .I2(O23[0]),
        .I3(O23[7]),
        .I4(O23[6]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[3]_i_3__2 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_reg_state_eios_det[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__2 ),
        .I1(reg_state_eios_det_reg[0]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I3(reg_state_eios_det_reg[4]),
        .I4(reg_state_eios_det_reg[3]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3__2 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_1__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_reg_state_eios_det[4]_i_2__2 
       (.I0(reg_state_eios_det_reg[1]),
        .I1(reg_state_eios_det_reg[2]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFFFF7)) 
     \FSM_onehot_reg_state_eios_det[4]_i_3__2 
       (.I0(O23[10]),
        .I1(O23[12]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[4]_i_4__2 ),
        .I3(O23[9]),
        .I4(O23[8]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \FSM_onehot_reg_state_eios_det[4]_i_4__2 
       (.I0(O23[15]),
        .I1(O23[13]),
        .I2(O23[14]),
        .I3(p_0_in),
        .I4(O23[11]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[4]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'h00000006)) 
     \FSM_onehot_reg_state_eios_det[5]_i_1__2 
       (.I0(reg_state_eios_det_reg[1]),
        .I1(reg_state_eios_det_reg[3]),
        .I2(reg_state_eios_det_reg[2]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__2 ),
        .I4(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__1 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \FSM_onehot_reg_state_eios_det[6]_i_1__2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__1 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__2 ),
        .I2(reg_state_eios_det_reg[3]),
        .I3(reg_state_eios_det_reg[1]),
        .I4(reg_state_eios_det_reg[2]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__2 ),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
     \FSM_onehot_reg_state_eios_det[6]_i_2__1 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_5__1 ),
        .I1(O23[6]),
        .I2(O23[0]),
        .I3(O23[7]),
        .I4(O23[1]),
        .I5(O23[3]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__1 ));
LUT5 #(
    .INIT(32'h10000000)) 
     \FSM_onehot_reg_state_eios_det[6]_i_3__2 
       (.I0(O23[9]),
        .I1(O23[8]),
        .I2(\n_0_FSM_onehot_reg_state_eios_det[6]_i_6__2 ),
        .I3(O23[10]),
        .I4(O23[12]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_reg_state_eios_det[6]_i_4__2 
       (.I0(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I1(reg_state_eios_det_reg[4]),
        .I2(reg_state_eios_det_reg[0]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__2 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_reg_state_eios_det[6]_i_5__1 
       (.I0(O23[5]),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .I2(O23[2]),
        .I3(O23[4]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_5__1 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'h08000000)) 
     \FSM_onehot_reg_state_eios_det[6]_i_6__2 
       (.I0(O23[11]),
        .I1(O23[13]),
        .I2(O23[15]),
        .I3(p_0_in),
        .I4(O23[14]),
        .O(\n_0_FSM_onehot_reg_state_eios_det[6]_i_6__2 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_reg_state_eios_det_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .R(Q));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[1]_i_1__2 ),
        .Q(reg_state_eios_det_reg[0]),
        .S(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[3]_i_1__2 ),
        .Q(reg_state_eios_det_reg[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[4]_i_1__2 ),
        .Q(reg_state_eios_det_reg[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[5]_i_1__2 ),
        .Q(reg_state_eios_det_reg[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_eios_det_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_reg_state_eios_det[6]_i_1__2 ),
        .Q(reg_state_eios_det_reg[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     gt_rx_phy_status_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_PHYSTATUS),
        .Q(O5),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(O27[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(O27[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rx_status_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(O27[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxcharisk_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATAK[0]),
        .Q(\n_0_gt_rxcharisk_q_reg[0] ),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxcharisk_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATAK[1]),
        .Q(p_0_in),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[0]),
        .Q(O23[0]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[10]),
        .Q(O23[10]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[11]),
        .Q(O23[11]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[12]),
        .Q(O23[12]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[13]),
        .Q(O23[13]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[14]),
        .Q(O23[14]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[15]),
        .Q(O23[15]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[1]),
        .Q(O23[1]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[2]),
        .Q(O23[2]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[3]),
        .Q(O23[3]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[4]),
        .Q(O23[4]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[5]),
        .Q(O23[5]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[6]),
        .Q(O23[6]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[7]),
        .Q(O23[7]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[8]),
        .Q(O23[8]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     \gt_rxdata_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXDATA[9]),
        .Q(O23[9]),
        .R(Q));
FDRE #(
    .INIT(1'b0)) 
     gt_rxelecidle_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(O6),
        .R(Q));
LUT6 #(
    .INIT(64'h0000EEFE00000000)) 
     gt_rxvalid_q_i_1__2
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__1 ),
        .I1(n_0_gt_rxvalid_q_i_2__1),
        .I2(reg_state_eios_det_reg[2]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__2 ),
        .I4(n_0_gt_rxvalid_q_i_3__0),
        .I5(I1),
        .O(gt_rxvalid_q));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE9)) 
     gt_rxvalid_q_i_2__1
       (.I0(reg_state_eios_det_reg[3]),
        .I1(reg_state_eios_det_reg[1]),
        .I2(reg_state_eios_det_reg[2]),
        .I3(\n_0_FSM_onehot_reg_state_eios_det_reg[0] ),
        .I4(reg_state_eios_det_reg[4]),
        .I5(reg_state_eios_det_reg[0]),
        .O(n_0_gt_rxvalid_q_i_2__1));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     gt_rxvalid_q_i_3__0
       (.I0(I2),
        .I1(reg_state_eios_det_reg[4]),
        .I2(reg_state_eios_det_reg[3]),
        .I3(reg_state_eios_det_reg[0]),
        .I4(reg_state_eios_det_reg[1]),
        .I5(reg_state_eios_det_reg[2]),
        .O(n_0_gt_rxvalid_q_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     gt_rxvalid_q_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_rxvalid_q),
        .Q(O1),
        .R(Q));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__2 
       (.I0(O1),
        .I1(\n_0_gt_rxcharisk_q_reg[0] ),
        .O(O30[0]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__2 
       (.I0(p_0_in),
        .I1(O1),
        .I2(symbol_after_eios),
        .O(O30[1]));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     reg_symbol_after_eios_i_1__2
       (.I0(\n_0_FSM_onehot_reg_state_eios_det[6]_i_2__1 ),
        .I1(\n_0_FSM_onehot_reg_state_eios_det[6]_i_3__2 ),
        .I2(reg_state_eios_det_reg[3]),
        .I3(reg_state_eios_det_reg[1]),
        .I4(reg_state_eios_det_reg[2]),
        .I5(\n_0_FSM_onehot_reg_state_eios_det[6]_i_4__2 ),
        .O(reg_symbol_after_eios));
FDRE #(
    .INIT(1'b0)) 
     reg_symbol_after_eios_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(reg_symbol_after_eios),
        .Q(symbol_after_eios),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_gt_top" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_gt_top__parameterized0
   (pipe_rx0_valid,
    Q,
    pipe_rx1_valid,
    pipe_rx2_valid,
    pipe_rx3_valid,
    gt_rx_phy_status_q,
    gt_rxelecidle_q,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    sys_rst_n,
    O24,
    O25,
    O26,
    O27,
    pipe_rxstatus,
    D,
    O28,
    O29,
    O30,
    PIPE_CPLL_LOCK,
    pipe_qrst_idle,
    pipe_rst_fsm,
    USER_RST_IDLE,
    QPLL_QPLLLOCK,
    pipe_qrst_fsm,
    pipe_pclk_sel_out,
    SYNC_GEN3,
    PIPE_RXPHALIGNDONE,
    ext_ch_gt_drprdy,
    ext_ch_gt_drpdo,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rxoutclk_out,
    pipe_rxprbserr,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_rxbufstatus,
    pipe_dmonitorout,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_rate_idle,
    O31,
    gt_ch_drp_rdy,
    pipe_pclk_in,
    ext_ch_gt_drpaddr,
    pl_ltssm_state,
    pipe_mmcm_lock_in,
    pipe_rxusrclk_in,
    pipe_dclk_in,
    I1,
    pipe_oobclk_in,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    sys_clk,
    pci_exp_rxn,
    pci_exp_rxp,
    PIPE_RXPOLARITY,
    PIPE_TXDEEMPH,
    PIPE_TXDETECTRX,
    PIPE_POWERDOWN,
    PIPE_TXMARGIN,
    PIPE_TXDATA,
    PIPE_TXDATAK,
    pipe_tx_rcvr_det,
    I2,
    I3,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe);
  output pipe_rx0_valid;
  output Q;
  output pipe_rx1_valid;
  output pipe_rx2_valid;
  output pipe_rx3_valid;
  output gt_rx_phy_status_q;
  output gt_rxelecidle_q;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]O7;
  output [5:0]O8;
  output [4:0]O9;
  output [2:0]O10;
  output [5:0]O11;
  output [4:0]O12;
  output [2:0]O13;
  output [5:0]O14;
  output [4:0]O15;
  output [2:0]O16;
  output [5:0]O17;
  output [4:0]O18;
  output [2:0]O19;
  output [15:0]O20;
  output [15:0]O21;
  output [15:0]O22;
  output [15:0]O23;
  output sys_rst_n;
  output [2:0]O24;
  output [2:0]O25;
  output [2:0]O26;
  output [2:0]O27;
  output [11:0]pipe_rxstatus;
  output [1:0]D;
  output [1:0]O28;
  output [1:0]O29;
  output [1:0]O30;
  output [3:0]PIPE_CPLL_LOCK;
  output pipe_qrst_idle;
  output [3:0]pipe_rst_fsm;
  output USER_RST_IDLE;
  output QPLL_QPLLLOCK;
  output [3:0]pipe_qrst_fsm;
  output [3:0]pipe_pclk_sel_out;
  output SYNC_GEN3;
  output [3:0]PIPE_RXPHALIGNDONE;
  output [3:0]ext_ch_gt_drprdy;
  output [63:0]ext_ch_gt_drpdo;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output [3:0]pipe_eyescandataerror;
  output [3:0]pci_exp_txn;
  output [3:0]pci_exp_txp;
  output [3:0]PIPE_RXCHANISALIGNED;
  output [3:0]pipe_rxcommadet;
  output [3:0]pipe_rxdlysresetdone;
  output [3:0]pipe_rxoutclk_out;
  output [3:0]pipe_rxprbserr;
  output [3:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [3:0]pipe_txphaligndone;
  output [3:0]pipe_txphinitdone;
  output [11:0]pipe_rxbufstatus;
  output [31:0]pipe_dmonitorout;
  output [31:0]pipe_rxdisperr;
  output [31:0]pipe_rxnotintable;
  output pipe_rate_idle;
  output O31;
  output [3:0]gt_ch_drp_rdy;
  input pipe_pclk_in;
  input [35:0]ext_ch_gt_drpaddr;
  input [5:0]pl_ltssm_state;
  input pipe_mmcm_lock_in;
  input pipe_rxusrclk_in;
  input pipe_dclk_in;
  input [0:0]I1;
  input pipe_oobclk_in;
  input [3:0]PIPE_TXCOMPLIANCE;
  input [3:0]PIPE_TXELECIDLE;
  input sys_clk;
  input [3:0]pci_exp_rxn;
  input [3:0]pci_exp_rxp;
  input [3:0]PIPE_RXPOLARITY;
  input [1:0]PIPE_TXDEEMPH;
  input PIPE_TXDETECTRX;
  input [7:0]PIPE_POWERDOWN;
  input [2:0]PIPE_TXMARGIN;
  input [63:0]PIPE_TXDATA;
  input [7:0]PIPE_TXDATAK;
  input pipe_tx_rcvr_det;
  input [2:0]I2;
  input I3;
  input [63:0]ext_ch_gt_drpdi;
  input [3:0]ext_ch_gt_drpen;
  input [3:0]ext_ch_gt_drpwe;

  wire [1:0]D;
  wire [1:0]GT_RXCHARISK;
  wire [15:0]GT_RXDATA;
  wire [0:0]I1;
  wire [2:0]I2;
  wire I3;
  wire O1;
  wire [2:0]O10;
  wire [5:0]O11;
  wire [4:0]O12;
  wire [2:0]O13;
  wire [5:0]O14;
  wire [4:0]O15;
  wire [2:0]O16;
  wire [5:0]O17;
  wire [4:0]O18;
  wire [2:0]O19;
  wire O2;
  wire [15:0]O20;
  wire [15:0]O21;
  wire [15:0]O22;
  wire [15:0]O23;
  wire [2:0]O24;
  wire [2:0]O25;
  wire [2:0]O26;
  wire [2:0]O27;
  wire [1:0]O28;
  wire [1:0]O29;
  wire O3;
  wire [1:0]O30;
  wire O31;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [5:0]O8;
  wire [4:0]O9;
  wire [3:0]PIPE_CPLL_LOCK;
  wire [3:0]PIPE_PHYSTATUS;
  wire [7:0]PIPE_POWERDOWN;
  wire [3:0]PIPE_RXCHANISALIGNED;
  wire [3:0]PIPE_RXELECIDLE;
  wire [3:0]PIPE_RXPHALIGNDONE;
  wire [3:0]PIPE_RXPOLARITY;
  wire [3:0]PIPE_TXCOMPLIANCE;
  wire [63:0]PIPE_TXDATA;
  wire [7:0]PIPE_TXDATAK;
  wire [1:0]PIPE_TXDEEMPH;
  wire PIPE_TXDETECTRX;
  wire [3:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire Q;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire SYNC_GEN3;
  wire USER_RST_IDLE;
  wire all_phystatus_rst;
  wire [35:0]ext_ch_gt_drpaddr;
  wire [63:0]ext_ch_gt_drpdi;
  wire [63:0]ext_ch_gt_drpdo;
  wire [3:0]ext_ch_gt_drpen;
  wire [3:0]ext_ch_gt_drprdy;
  wire [3:0]ext_ch_gt_drpwe;
  wire [3:0]gt_ch_drp_rdy;
  wire gt_rx_phy_status_q;
  wire gt_rxelecidle_q;
  wire n_0_phy_rdy_n_int_i_2;
  wire \n_0_pl_ltssm_state_q[5]_i_1 ;
  wire n_0_rxdlysresetdone_reg1_i_1;
  wire n_0_txdlysresetdone_reg1_i_1;
  wire n_146_pipe_wrapper_i;
  wire n_147_pipe_wrapper_i;
  wire n_148_pipe_wrapper_i;
  wire n_149_pipe_wrapper_i;
  wire n_150_pipe_wrapper_i;
  wire n_151_pipe_wrapper_i;
  wire n_152_pipe_wrapper_i;
  wire n_153_pipe_wrapper_i;
  wire n_154_pipe_wrapper_i;
  wire n_155_pipe_wrapper_i;
  wire n_156_pipe_wrapper_i;
  wire n_157_pipe_wrapper_i;
  wire n_158_pipe_wrapper_i;
  wire n_159_pipe_wrapper_i;
  wire n_160_pipe_wrapper_i;
  wire n_161_pipe_wrapper_i;
  wire n_194_pipe_wrapper_i;
  wire n_195_pipe_wrapper_i;
  wire \n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ;
  wire n_283_pipe_wrapper_i;
  wire n_284_pipe_wrapper_i;
  wire n_285_pipe_wrapper_i;
  wire n_286_pipe_wrapper_i;
  wire n_287_pipe_wrapper_i;
  wire n_288_pipe_wrapper_i;
  wire n_289_pipe_wrapper_i;
  wire n_290_pipe_wrapper_i;
  wire n_291_pipe_wrapper_i;
  wire n_292_pipe_wrapper_i;
  wire n_293_pipe_wrapper_i;
  wire n_294_pipe_wrapper_i;
  wire n_295_pipe_wrapper_i;
  wire n_296_pipe_wrapper_i;
  wire n_297_pipe_wrapper_i;
  wire n_298_pipe_wrapper_i;
  wire n_299_pipe_wrapper_i;
  wire n_300_pipe_wrapper_i;
  wire n_301_pipe_wrapper_i;
  wire n_302_pipe_wrapper_i;
  wire n_303_pipe_wrapper_i;
  wire n_304_pipe_wrapper_i;
  wire n_305_pipe_wrapper_i;
  wire n_306_pipe_wrapper_i;
  wire n_307_pipe_wrapper_i;
  wire n_308_pipe_wrapper_i;
  wire n_309_pipe_wrapper_i;
  wire n_310_pipe_wrapper_i;
  wire n_311_pipe_wrapper_i;
  wire n_312_pipe_wrapper_i;
  wire n_313_pipe_wrapper_i;
  wire n_314_pipe_wrapper_i;
  wire n_315_pipe_wrapper_i;
  wire n_316_pipe_wrapper_i;
  wire n_317_pipe_wrapper_i;
  wire n_318_pipe_wrapper_i;
  wire n_332_pipe_wrapper_i;
  wire n_347_pipe_wrapper_i;
  wire n_362_pipe_wrapper_i;
  wire n_377_pipe_wrapper_i;
  wire n_382_pipe_wrapper_i;
  wire n_383_pipe_wrapper_i;
  wire n_384_pipe_wrapper_i;
  wire n_385_pipe_wrapper_i;
  wire n_386_pipe_wrapper_i;
  wire n_387_pipe_wrapper_i;
  wire n_388_pipe_wrapper_i;
  wire n_389_pipe_wrapper_i;
  wire n_390_pipe_wrapper_i;
  wire n_391_pipe_wrapper_i;
  wire n_392_pipe_wrapper_i;
  wire n_393_pipe_wrapper_i;
  wire [3:0]pci_exp_rxn;
  wire [3:0]pci_exp_rxp;
  wire [3:0]pci_exp_txn;
  wire [3:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [31:0]pipe_dmonitorout;
  wire [3:0]pipe_eyescandataerror;
  wire pipe_mmcm_lock_in;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [3:0]pipe_pclk_sel_out;
  wire [3:0]pipe_qrst_fsm;
  wire pipe_qrst_idle;
  wire pipe_rate_idle;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rx0_valid;
  wire pipe_rx1_valid;
  wire pipe_rx2_valid;
  wire pipe_rx3_valid;
  wire [11:0]pipe_rxbufstatus;
  wire [3:0]pipe_rxcommadet;
  wire [31:0]pipe_rxdisperr;
  wire [3:0]pipe_rxdlysresetdone;
  wire [31:0]pipe_rxnotintable;
  wire [3:0]pipe_rxoutclk_out;
  wire [3:0]pipe_rxprbserr;
  wire [11:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire [3:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [3:0]pipe_txphaligndone;
  wire [3:0]pipe_txphinitdone;
  wire [5:0]pl_ltssm_state;
  wire [5:0]pl_ltssm_state_q;
  wire [3:0]rate_idle;
  wire reg_clock_locked;
  wire sys_clk;
  wire sys_rst_n;

pcie_k7_gen2x4_pcie_k7_gen2x4_gt_rx_valid_filter_7x__parameterized0 \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst 
       (.D(D),
        .I1(n_332_pipe_wrapper_i),
        .I2(pl_ltssm_state_q),
        .I3({n_391_pipe_wrapper_i,n_392_pipe_wrapper_i,n_393_pipe_wrapper_i}),
        .O1(pipe_rx0_valid),
        .O2(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O20(O20),
        .O24(O24),
        .PIPE_PHYSTATUS(PIPE_PHYSTATUS[0]),
        .PIPE_RXDATA({n_146_pipe_wrapper_i,n_147_pipe_wrapper_i,n_148_pipe_wrapper_i,n_149_pipe_wrapper_i,n_150_pipe_wrapper_i,n_151_pipe_wrapper_i,n_152_pipe_wrapper_i,n_153_pipe_wrapper_i,n_154_pipe_wrapper_i,n_155_pipe_wrapper_i,n_156_pipe_wrapper_i,n_157_pipe_wrapper_i,n_158_pipe_wrapper_i,n_159_pipe_wrapper_i,n_160_pipe_wrapper_i,n_161_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_194_pipe_wrapper_i,n_195_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[0]),
        .Q(Q),
        .gt_rx_phy_status_q(gt_rx_phy_status_q),
        .gt_rxelecidle_q(gt_rxelecidle_q),
        .pipe_pclk_in(pipe_pclk_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_gt_rx_valid_filter_7x__parameterized0_34 \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst 
       (.D({n_388_pipe_wrapper_i,n_389_pipe_wrapper_i,n_390_pipe_wrapper_i}),
        .I1(n_347_pipe_wrapper_i),
        .I2(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O1(pipe_rx1_valid),
        .O2(O1),
        .O21(O21),
        .O25(O25),
        .O28(O28),
        .O3(O2),
        .PIPE_PHYSTATUS(PIPE_PHYSTATUS[1]),
        .PIPE_RXDATA(GT_RXDATA),
        .PIPE_RXDATAK(GT_RXCHARISK),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[1]),
        .Q(Q),
        .pipe_pclk_in(pipe_pclk_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_gt_rx_valid_filter_7x__parameterized0_35 \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst 
       (.D({n_385_pipe_wrapper_i,n_386_pipe_wrapper_i,n_387_pipe_wrapper_i}),
        .I1(n_362_pipe_wrapper_i),
        .I2(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O1(pipe_rx2_valid),
        .O22(O22),
        .O26(O26),
        .O29(O29),
        .O3(O3),
        .O4(O4),
        .PIPE_PHYSTATUS(PIPE_PHYSTATUS[2]),
        .PIPE_RXDATA({n_283_pipe_wrapper_i,n_284_pipe_wrapper_i,n_285_pipe_wrapper_i,n_286_pipe_wrapper_i,n_287_pipe_wrapper_i,n_288_pipe_wrapper_i,n_289_pipe_wrapper_i,n_290_pipe_wrapper_i,n_291_pipe_wrapper_i,n_292_pipe_wrapper_i,n_293_pipe_wrapper_i,n_294_pipe_wrapper_i,n_295_pipe_wrapper_i,n_296_pipe_wrapper_i,n_297_pipe_wrapper_i,n_298_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_299_pipe_wrapper_i,n_300_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[2]),
        .Q(Q),
        .pipe_pclk_in(pipe_pclk_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_gt_rx_valid_filter_7x__parameterized0_36 \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst 
       (.D({n_382_pipe_wrapper_i,n_383_pipe_wrapper_i,n_384_pipe_wrapper_i}),
        .I1(n_377_pipe_wrapper_i),
        .I2(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .O1(pipe_rx3_valid),
        .O23(O23),
        .O27(O27),
        .O30(O30),
        .O5(O5),
        .O6(O6),
        .PIPE_PHYSTATUS(PIPE_PHYSTATUS[3]),
        .PIPE_RXDATA({n_301_pipe_wrapper_i,n_302_pipe_wrapper_i,n_303_pipe_wrapper_i,n_304_pipe_wrapper_i,n_305_pipe_wrapper_i,n_306_pipe_wrapper_i,n_307_pipe_wrapper_i,n_308_pipe_wrapper_i,n_309_pipe_wrapper_i,n_310_pipe_wrapper_i,n_311_pipe_wrapper_i,n_312_pipe_wrapper_i,n_313_pipe_wrapper_i,n_314_pipe_wrapper_i,n_315_pipe_wrapper_i,n_316_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_317_pipe_wrapper_i,n_318_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[3]),
        .Q(Q),
        .pipe_pclk_in(pipe_pclk_in));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_29
       (.I0(Q),
        .O(sys_rst_n));
LUT1 #(
    .INIT(2'h1)) 
     phy_rdy_n_int_i_2
       (.I0(reg_clock_locked),
        .O(n_0_phy_rdy_n_int_i_2));
FDCE #(
    .INIT(1'b0)) 
     phy_rdy_n_int_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(n_0_phy_rdy_n_int_i_2),
        .D(all_phystatus_rst),
        .Q(Q));
LUT4 #(
    .INIT(16'h8000)) 
     pipe_rate_idle_INST_0
       (.I0(rate_idle[1]),
        .I1(rate_idle[0]),
        .I2(rate_idle[2]),
        .I3(rate_idle[3]),
        .O(pipe_rate_idle));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_wrapper pipe_wrapper_i
       (.D(all_phystatus_rst),
        .DRP_FSM(O10),
        .I1(pipe_rx0_valid),
        .I2(I2),
        .I3(pipe_rx1_valid),
        .I4(pipe_rx3_valid),
        .I5(\n_19_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst ),
        .I6(pipe_rx2_valid),
        .I7(I3),
        .I8(I1),
        .O1(GT_RXDATA),
        .O10(n_347_pipe_wrapper_i),
        .O11(O13),
        .O12(O14),
        .O13(O15),
        .O14(n_362_pipe_wrapper_i),
        .O15(O16),
        .O16(O17),
        .O17(O18),
        .O18(n_377_pipe_wrapper_i),
        .O19(O19),
        .O2(GT_RXCHARISK),
        .O20({n_382_pipe_wrapper_i,n_383_pipe_wrapper_i,n_384_pipe_wrapper_i}),
        .O21({n_385_pipe_wrapper_i,n_386_pipe_wrapper_i,n_387_pipe_wrapper_i}),
        .O22({n_388_pipe_wrapper_i,n_389_pipe_wrapper_i,n_390_pipe_wrapper_i}),
        .O23({n_391_pipe_wrapper_i,n_392_pipe_wrapper_i,n_393_pipe_wrapper_i}),
        .O24(SYNC_GEN3),
        .O3({n_283_pipe_wrapper_i,n_284_pipe_wrapper_i,n_285_pipe_wrapper_i,n_286_pipe_wrapper_i,n_287_pipe_wrapper_i,n_288_pipe_wrapper_i,n_289_pipe_wrapper_i,n_290_pipe_wrapper_i,n_291_pipe_wrapper_i,n_292_pipe_wrapper_i,n_293_pipe_wrapper_i,n_294_pipe_wrapper_i,n_295_pipe_wrapper_i,n_296_pipe_wrapper_i,n_297_pipe_wrapper_i,n_298_pipe_wrapper_i}),
        .O31(O31),
        .O4({n_299_pipe_wrapper_i,n_300_pipe_wrapper_i}),
        .O5({n_301_pipe_wrapper_i,n_302_pipe_wrapper_i,n_303_pipe_wrapper_i,n_304_pipe_wrapper_i,n_305_pipe_wrapper_i,n_306_pipe_wrapper_i,n_307_pipe_wrapper_i,n_308_pipe_wrapper_i,n_309_pipe_wrapper_i,n_310_pipe_wrapper_i,n_311_pipe_wrapper_i,n_312_pipe_wrapper_i,n_313_pipe_wrapper_i,n_314_pipe_wrapper_i,n_315_pipe_wrapper_i,n_316_pipe_wrapper_i}),
        .O6({n_317_pipe_wrapper_i,n_318_pipe_wrapper_i}),
        .O7(n_332_pipe_wrapper_i),
        .O8(O11),
        .O9(O12),
        .PIPE_PHYSTATUS(PIPE_PHYSTATUS),
        .PIPE_POWERDOWN(PIPE_POWERDOWN),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .PIPE_RXDATA({n_146_pipe_wrapper_i,n_147_pipe_wrapper_i,n_148_pipe_wrapper_i,n_149_pipe_wrapper_i,n_150_pipe_wrapper_i,n_151_pipe_wrapper_i,n_152_pipe_wrapper_i,n_153_pipe_wrapper_i,n_154_pipe_wrapper_i,n_155_pipe_wrapper_i,n_156_pipe_wrapper_i,n_157_pipe_wrapper_i,n_158_pipe_wrapper_i,n_159_pipe_wrapper_i,n_160_pipe_wrapper_i,n_161_pipe_wrapper_i}),
        .PIPE_RXDATAK({n_194_pipe_wrapper_i,n_195_pipe_wrapper_i}),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE),
        .PIPE_RXPHALIGNDONE(PIPE_RXPHALIGNDONE[3:1]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE),
        .PIPE_TXDATA(PIPE_TXDATA),
        .PIPE_TXDATAK(PIPE_TXDATAK),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXDETECTRX(PIPE_TXDETECTRX),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE),
        .PIPE_TXMARGIN(PIPE_TXMARGIN),
        .Q(O7),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLL_QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QRST_CPLLLOCK(PIPE_CPLL_LOCK),
        .RATE_FSM(O9),
        .RATE_RST_IDLE(USER_RST_IDLE),
        .SYNC_FSM_TX(O8),
        .SYNC_RXDLYSRESETDONE(n_0_rxdlysresetdone_reg1_i_1),
        .SYNC_RXPHALIGNDONE_M(PIPE_RXPHALIGNDONE[0]),
        .SYNC_TXDLYSRESETDONE(n_0_txdlysresetdone_reg1_i_1),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .gt_ch_drp_rdy(gt_ch_drp_rdy),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qrst_fsm(pipe_qrst_fsm),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .rate_idle(rate_idle),
        .sys_clk(sys_clk));
LUT1 #(
    .INIT(2'h1)) 
     \pl_ltssm_state_q[5]_i_1 
       (.I0(pipe_mmcm_lock_in),
        .O(\n_0_pl_ltssm_state_q[5]_i_1 ));
FDCE #(
    .INIT(1'b0)) 
     \pl_ltssm_state_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[0]),
        .Q(pl_ltssm_state_q[0]));
FDCE #(
    .INIT(1'b0)) 
     \pl_ltssm_state_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[1]),
        .Q(pl_ltssm_state_q[1]));
FDCE #(
    .INIT(1'b0)) 
     \pl_ltssm_state_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[2]),
        .Q(pl_ltssm_state_q[2]));
FDCE #(
    .INIT(1'b0)) 
     \pl_ltssm_state_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[3]),
        .Q(pl_ltssm_state_q[3]));
FDCE #(
    .INIT(1'b0)) 
     \pl_ltssm_state_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[4]),
        .Q(pl_ltssm_state_q[4]));
FDCE #(
    .INIT(1'b0)) 
     \pl_ltssm_state_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(pl_ltssm_state[5]),
        .Q(pl_ltssm_state_q[5]));
FDCE #(
    .INIT(1'b0)) 
     reg_clock_locked_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(\n_0_pl_ltssm_state_q[5]_i_1 ),
        .D(1'b1),
        .Q(reg_clock_locked));
LUT4 #(
    .INIT(16'h8000)) 
     rxdlysresetdone_reg1_i_1
       (.I0(pipe_rxdlysresetdone[1]),
        .I1(pipe_rxdlysresetdone[0]),
        .I2(pipe_rxdlysresetdone[2]),
        .I3(pipe_rxdlysresetdone[3]),
        .O(n_0_rxdlysresetdone_reg1_i_1));
LUT4 #(
    .INIT(16'h8000)) 
     txdlysresetdone_reg1_i_1
       (.I0(pipe_txdlysresetdone[1]),
        .I1(pipe_txdlysresetdone[0]),
        .I2(pipe_txdlysresetdone[2]),
        .I3(pipe_txdlysresetdone[3]),
        .O(n_0_txdlysresetdone_reg1_i_1));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_gt_wrapper" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_gt_wrapper
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    SYNC_RXPHALIGNDONE_M,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    RXCHBONDO,
    PIPE_RXDATA,
    pipe_dmonitorout,
    PIPE_RXDATAK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O23,
    GT_CPLLPD046_out,
    GT_CPLLRESET044_out,
    pipe_dclk_in,
    I1,
    I2,
    sys_clk,
    DRP_GTXRESET,
    pci_exp_rxn,
    pci_exp_rxp,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    I3,
    I4,
    I5,
    GT_RXPMARESET039_out,
    PIPE_RXPOLARITY,
    I6,
    pipe_rxusrclk_in,
    PIPE_TXDEEMPH,
    PIPE_TXDETECTRX,
    I7,
    I8,
    PIPE_TXELECIDLE,
    I9,
    I10,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    RXRATE,
    PIPE_TXMARGIN,
    USER_OOBCLK,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    I11,
    I12);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output SYNC_RXPHALIGNDONE_M;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [4:0]RXCHBONDO;
  output [15:0]PIPE_RXDATA;
  output [7:0]pipe_dmonitorout;
  output [1:0]PIPE_RXDATAK;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [2:0]O23;
  input GT_CPLLPD046_out;
  input GT_CPLLRESET044_out;
  input pipe_dclk_in;
  input I1;
  input I2;
  input sys_clk;
  input DRP_GTXRESET;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input QPLL_QPLLOUTCLK;
  input QPLL_QPLLOUTREFCLK;
  input I3;
  input I4;
  input I5;
  input GT_RXPMARESET039_out;
  input [0:0]PIPE_RXPOLARITY;
  input I6;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_TXDEEMPH;
  input PIPE_TXDETECTRX;
  input I7;
  input I8;
  input [0:0]PIPE_TXELECIDLE;
  input I9;
  input I10;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [0:0]RXRATE;
  input [2:0]PIPE_TXMARGIN;
  input USER_OOBCLK;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input I11;
  input I12;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_GTXRESET;
  wire GT_CPLLPD046_out;
  wire GT_CPLLRESET044_out;
  wire GT_RXPMARESET039_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [2:0]O23;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire PIPE_TXDETECTRX;
  wire [0:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RXPHALIGNDONE_M;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire pipe_pclk_in;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [0:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire sys_clk;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[0]_i_1__2 
       (.I0(pipe_rxstatus[0]),
        .I1(I11),
        .I2(I12),
        .O(O23[0]));
LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[1]_i_1__2 
       (.I0(pipe_rxstatus[1]),
        .I1(I11),
        .I2(I12),
        .O(O23[1]));
LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[2]_i_1__2 
       (.I0(pipe_rxstatus[2]),
        .I1(I11),
        .I2(I12),
        .O(O23[2]));
(* box_type = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(GT_CPLLPD046_out),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(GT_CPLLRESET044_out),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(DRP_GTXRESET),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(DRP_GTXRESET),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(QPLL_QPLLOUTCLK),
        .QPLLREFCLK(QPLL_QPLLOUTREFCLK),
        .RESETOVRD(1'b0),
        .RX8B10BEN(I3),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(I3),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b1}),
        .RXCHBONDMASTER(I4),
        .RXCHBONDO(RXCHBONDO),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I5),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I4),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I3),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I4),
        .RXPCSRESET(1'b0),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(SYNC_RXPHALIGNDONE_M),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET039_out),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({1'b0,1'b0,RXRATE}),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL({1'b0,RXSYSCLKSEL}),
        .RXUSERRDY(I6),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I4),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(PIPE_TXDETECTRX),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(I7),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I8),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPE_TXMARGIN),
        .TXOUTCLK(pipe_txoutclk_out),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b1,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I9),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I10),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_RXPMARESET039_out),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,RXRATE}),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL({1'b0,RXSYSCLKSEL}),
        .TXUSERRDY(I6),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_gt_wrapper" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_gt_wrapper_37
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    PIPE_RXPHALIGNDONE,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    O3,
    pipe_dmonitorout,
    O4,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O22,
    GT_CPLLPD028_out,
    GT_CPLLRESET026_out,
    pipe_dclk_in,
    I1,
    I2,
    sys_clk,
    rst_gtreset,
    pci_exp_rxn,
    pci_exp_rxp,
    I3,
    I4,
    I5,
    I6,
    I7,
    GT_RXPMARESET021_out,
    PIPE_RXPOLARITY,
    I8,
    pipe_rxusrclk_in,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I9,
    PIPE_TXELECIDLE,
    I10,
    I11,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    RXRATE,
    I12,
    USER_OOBCLK,
    RXCHBONDO,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    I13,
    I14);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]PIPE_RXPHALIGNDONE;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [15:0]O3;
  output [7:0]pipe_dmonitorout;
  output [1:0]O4;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [2:0]O22;
  input GT_CPLLPD028_out;
  input GT_CPLLRESET026_out;
  input pipe_dclk_in;
  input I1;
  input I2;
  input sys_clk;
  input rst_gtreset;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input GT_RXPMARESET021_out;
  input [0:0]PIPE_RXPOLARITY;
  input I8;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I9;
  input [0:0]PIPE_TXELECIDLE;
  input I10;
  input I11;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [0:0]RXRATE;
  input [2:0]I12;
  input USER_OOBCLK;
  input [4:0]RXCHBONDO;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input I13;
  input I14;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_CPLLPD028_out;
  wire GT_CPLLRESET026_out;
  wire GT_RXPMARESET021_out;
  wire I1;
  wire I10;
  wire I11;
  wire [2:0]I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [2:0]O22;
  wire [15:0]O3;
  wire [1:0]O4;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPHALIGNDONE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_37_gtx_channel.gtxe2_channel_i ;
  wire \n_91_gtx_channel.gtxe2_channel_i ;
  wire \n_92_gtx_channel.gtxe2_channel_i ;
  wire \n_93_gtx_channel.gtxe2_channel_i ;
  wire \n_94_gtx_channel.gtxe2_channel_i ;
  wire \n_95_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire pipe_pclk_in;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[0]_i_1__1 
       (.I0(pipe_rxstatus[0]),
        .I1(I13),
        .I2(I14),
        .O(O22[0]));
LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[1]_i_1__1 
       (.I0(pipe_rxstatus[1]),
        .I1(I13),
        .I2(I14),
        .O(O22[1]));
LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[2]_i_1__1 
       (.I0(pipe_rxstatus[2]),
        .I1(I13),
        .I2(I14),
        .O(O22[2]));
(* box_type = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(GT_CPLLPD028_out),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(GT_CPLLRESET026_out),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(1'b0),
        .RX8B10BEN(I5),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,O4}),
        .RXCHBONDEN(I5),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_91_gtx_channel.gtxe2_channel_i ,\n_92_gtx_channel.gtxe2_channel_i ,\n_93_gtx_channel.gtxe2_channel_i ,\n_94_gtx_channel.gtxe2_channel_i ,\n_95_gtx_channel.gtxe2_channel_i }),
        .RXCHBONDSLAVE(I6),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,O3}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I7),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I6),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I5),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I6),
        .RXPCSRESET(1'b0),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(PIPE_RXPHALIGNDONE),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET021_out),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({1'b0,1'b0,RXRATE}),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL({1'b0,RXSYSCLKSEL}),
        .RXUSERRDY(I8),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I6),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I9),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(I12),
        .TXOUTCLK(\n_37_gtx_channel.gtxe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I10),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I11),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_RXPMARESET021_out),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,RXRATE}),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL({1'b0,RXSYSCLKSEL}),
        .TXUSERRDY(I8),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_gt_wrapper" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_gt_wrapper_43
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    PIPE_RXPHALIGNDONE,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    O3,
    pipe_dmonitorout,
    O4,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O21,
    GT_CPLLPD018_out,
    GT_CPLLRESET016_out,
    pipe_dclk_in,
    I1,
    I2,
    sys_clk,
    rst_gtreset,
    pci_exp_rxn,
    pci_exp_rxp,
    I3,
    I4,
    I5,
    I6,
    I7,
    GT_RXPMARESET011_out,
    PIPE_RXPOLARITY,
    I8,
    pipe_rxusrclk_in,
    PIPE_TXDEEMPH,
    PIPE_TXDETECTRX,
    I9,
    PIPE_TXELECIDLE,
    I10,
    I11,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    RXRATE,
    PIPE_TXMARGIN,
    USER_OOBCLK,
    RXCHBONDO,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    I12,
    I13);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]PIPE_RXPHALIGNDONE;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [15:0]O3;
  output [7:0]pipe_dmonitorout;
  output [1:0]O4;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [2:0]O21;
  input GT_CPLLPD018_out;
  input GT_CPLLRESET016_out;
  input pipe_dclk_in;
  input I1;
  input I2;
  input sys_clk;
  input rst_gtreset;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input GT_RXPMARESET011_out;
  input [0:0]PIPE_RXPOLARITY;
  input I8;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_TXDEEMPH;
  input PIPE_TXDETECTRX;
  input I9;
  input [0:0]PIPE_TXELECIDLE;
  input I10;
  input I11;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [0:0]RXRATE;
  input [2:0]PIPE_TXMARGIN;
  input USER_OOBCLK;
  input [4:0]RXCHBONDO;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input I12;
  input I13;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_CPLLPD018_out;
  wire GT_CPLLRESET016_out;
  wire GT_RXPMARESET011_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [2:0]O21;
  wire [15:0]O3;
  wire [1:0]O4;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPHALIGNDONE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire PIPE_TXDETECTRX;
  wire [0:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_37_gtx_channel.gtxe2_channel_i ;
  wire \n_91_gtx_channel.gtxe2_channel_i ;
  wire \n_92_gtx_channel.gtxe2_channel_i ;
  wire \n_93_gtx_channel.gtxe2_channel_i ;
  wire \n_94_gtx_channel.gtxe2_channel_i ;
  wire \n_95_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire pipe_pclk_in;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[0]_i_1__0 
       (.I0(pipe_rxstatus[0]),
        .I1(I12),
        .I2(I13),
        .O(O21[0]));
LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[1]_i_1__0 
       (.I0(pipe_rxstatus[1]),
        .I1(I12),
        .I2(I13),
        .O(O21[1]));
LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[2]_i_1__0 
       (.I0(pipe_rxstatus[2]),
        .I1(I12),
        .I2(I13),
        .O(O21[2]));
(* box_type = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(GT_CPLLPD018_out),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(GT_CPLLRESET016_out),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(1'b0),
        .RX8B10BEN(I5),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,O4}),
        .RXCHBONDEN(I5),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_91_gtx_channel.gtxe2_channel_i ,\n_92_gtx_channel.gtxe2_channel_i ,\n_93_gtx_channel.gtxe2_channel_i ,\n_94_gtx_channel.gtxe2_channel_i ,\n_95_gtx_channel.gtxe2_channel_i }),
        .RXCHBONDSLAVE(I6),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,O3}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I7),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I6),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I5),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I6),
        .RXPCSRESET(1'b0),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(PIPE_RXPHALIGNDONE),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET011_out),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({1'b0,1'b0,RXRATE}),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL({1'b0,RXSYSCLKSEL}),
        .RXUSERRDY(I8),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I6),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(PIPE_TXDETECTRX),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I9),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPE_TXMARGIN),
        .TXOUTCLK(\n_37_gtx_channel.gtxe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I10),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I11),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_RXPMARESET011_out),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,RXRATE}),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL({1'b0,RXSYSCLKSEL}),
        .TXUSERRDY(I8),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_gt_wrapper" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_gt_wrapper_49
   (RATE_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    PIPE_RXPHALIGNDONE,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    O2,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    O5,
    pipe_dmonitorout,
    O6,
    pipe_rxdisperr,
    pipe_rxnotintable,
    O20,
    O3,
    GT_CPLLPD0,
    GT_CPLLRESET0,
    pipe_dclk_in,
    I1,
    I2,
    sys_clk,
    rst_gtreset,
    pci_exp_rxn,
    pci_exp_rxp,
    I3,
    I4,
    I5,
    I6,
    I7,
    GT_RXPMARESET0,
    PIPE_RXPOLARITY,
    I8,
    pipe_rxusrclk_in,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I9,
    PIPE_TXELECIDLE,
    I10,
    I11,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    RXRATE,
    I12,
    USER_OOBCLK,
    RXCHBONDO,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    I13,
    I14,
    I15);
  output RATE_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXCHANISALIGNED;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]PIPE_RXPHALIGNDONE;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output O2;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [15:0]O5;
  output [7:0]pipe_dmonitorout;
  output [1:0]O6;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [2:0]O20;
  output O3;
  input GT_CPLLPD0;
  input GT_CPLLRESET0;
  input pipe_dclk_in;
  input I1;
  input I2;
  input sys_clk;
  input rst_gtreset;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input GT_RXPMARESET0;
  input [0:0]PIPE_RXPOLARITY;
  input I8;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I9;
  input [0:0]PIPE_TXELECIDLE;
  input I10;
  input I11;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [0:0]RXRATE;
  input [2:0]I12;
  input USER_OOBCLK;
  input [4:0]RXCHBONDO;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [15:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input I13;
  input I14;
  input [1:0]I15;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_CPLLPD0;
  wire GT_CPLLRESET0;
  wire GT_RXPMARESET0;
  wire I1;
  wire I10;
  wire I11;
  wire [2:0]I12;
  wire I13;
  wire I14;
  wire [1:0]I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [2:0]O20;
  wire O3;
  wire [15:0]O5;
  wire [1:0]O6;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPHALIGNDONE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_CPLLLOCK;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [4:0]RXCHBONDO;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire \n_10_gtx_channel.gtxe2_channel_i ;
  wire \n_138_gtx_channel.gtxe2_channel_i ;
  wire \n_139_gtx_channel.gtxe2_channel_i ;
  wire \n_140_gtx_channel.gtxe2_channel_i ;
  wire \n_141_gtx_channel.gtxe2_channel_i ;
  wire \n_142_gtx_channel.gtxe2_channel_i ;
  wire \n_143_gtx_channel.gtxe2_channel_i ;
  wire \n_144_gtx_channel.gtxe2_channel_i ;
  wire \n_145_gtx_channel.gtxe2_channel_i ;
  wire \n_146_gtx_channel.gtxe2_channel_i ;
  wire \n_147_gtx_channel.gtxe2_channel_i ;
  wire \n_148_gtx_channel.gtxe2_channel_i ;
  wire \n_149_gtx_channel.gtxe2_channel_i ;
  wire \n_150_gtx_channel.gtxe2_channel_i ;
  wire \n_151_gtx_channel.gtxe2_channel_i ;
  wire \n_152_gtx_channel.gtxe2_channel_i ;
  wire \n_153_gtx_channel.gtxe2_channel_i ;
  wire \n_189_gtx_channel.gtxe2_channel_i ;
  wire \n_190_gtx_channel.gtxe2_channel_i ;
  wire \n_191_gtx_channel.gtxe2_channel_i ;
  wire \n_192_gtx_channel.gtxe2_channel_i ;
  wire \n_197_gtx_channel.gtxe2_channel_i ;
  wire \n_198_gtx_channel.gtxe2_channel_i ;
  wire \n_37_gtx_channel.gtxe2_channel_i ;
  wire \n_91_gtx_channel.gtxe2_channel_i ;
  wire \n_92_gtx_channel.gtxe2_channel_i ;
  wire \n_93_gtx_channel.gtxe2_channel_i ;
  wire \n_94_gtx_channel.gtxe2_channel_i ;
  wire \n_95_gtx_channel.gtxe2_channel_i ;
  wire \n_9_gtx_channel.gtxe2_channel_i ;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [7:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire pipe_pclk_in;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED ;
  wire [2:0]\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [6:0]\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [9:0]\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[0]_i_1 
       (.I0(pipe_rxstatus[0]),
        .I1(I13),
        .I2(I14),
        .O(O20[0]));
LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[1]_i_1 
       (.I0(pipe_rxstatus[1]),
        .I1(I13),
        .I2(I14),
        .O(O20[1]));
LUT3 #(
    .INIT(8'h8A)) 
     \gt_rx_status_q[2]_i_1 
       (.I0(pipe_rxstatus[2]),
        .I1(I13),
        .I2(I14),
        .O(O20[2]));
(* box_type = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(18),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hA407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h0000000001CF),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h00018480),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h03000023FF10200020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h3290D86C),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("3.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00011),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(5'b10100),
    .TX_DEEMPH1(5'b01011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0)) 
     \gtx_channel.gtxe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,USER_OOBCLK}),
        .CPLLFBCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(RATE_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(GT_CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gtx_channel.gtxe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(GT_CPLLRESET0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gtx_channel.gtxe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(rst_gtreset),
        .GTXRXN(pci_exp_rxn),
        .GTXRXP(pci_exp_rxp),
        .GTXTXN(pci_exp_txn),
        .GTXTXP(pci_exp_txp),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtx_channel.gtxe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(1'b0),
        .RX8B10BEN(I5),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\n_9_gtx_channel.gtxe2_channel_i ),
        .RXBYTEREALIGN(\n_10_gtx_channel.gtxe2_channel_i ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .RXCHANREALIGN(\NLW_gtx_channel.gtxe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_189_gtx_channel.gtxe2_channel_i ,\n_190_gtx_channel.gtxe2_channel_i ,\n_191_gtx_channel.gtxe2_channel_i ,\n_192_gtx_channel.gtxe2_channel_i }),
        .RXCHARISK({\NLW_gtx_channel.gtxe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_197_gtx_channel.gtxe2_channel_i ,\n_198_gtx_channel.gtxe2_channel_i ,O6}),
        .RXCHBONDEN(I5),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\n_91_gtx_channel.gtxe2_channel_i ,\n_92_gtx_channel.gtxe2_channel_i ,\n_93_gtx_channel.gtxe2_channel_i ,\n_94_gtx_channel.gtxe2_channel_i ,\n_95_gtx_channel.gtxe2_channel_i }),
        .RXCHBONDSLAVE(I6),
        .RXCLKCORCNT(\NLW_gtx_channel.gtxe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtx_channel.gtxe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gtx_channel.gtxe2_channel_i_RXDATA_UNCONNECTED [63:32],\n_138_gtx_channel.gtxe2_channel_i ,\n_139_gtx_channel.gtxe2_channel_i ,\n_140_gtx_channel.gtxe2_channel_i ,\n_141_gtx_channel.gtxe2_channel_i ,\n_142_gtx_channel.gtxe2_channel_i ,\n_143_gtx_channel.gtxe2_channel_i ,\n_144_gtx_channel.gtxe2_channel_i ,\n_145_gtx_channel.gtxe2_channel_i ,\n_146_gtx_channel.gtxe2_channel_i ,\n_147_gtx_channel.gtxe2_channel_i ,\n_148_gtx_channel.gtxe2_channel_i ,\n_149_gtx_channel.gtxe2_channel_i ,\n_150_gtx_channel.gtxe2_channel_i ,\n_151_gtx_channel.gtxe2_channel_i ,\n_152_gtx_channel.gtxe2_channel_i ,\n_153_gtx_channel.gtxe2_channel_i ,O5}),
        .RXDATAVALID(\NLW_gtx_channel.gtxe2_channel_i_RXDATAVALID_UNCONNECTED ),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I7),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtx_channel.gtxe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtx_channel.gtxe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMEN(I6),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(I5),
        .RXMONITOROUT(\NLW_gtx_channel.gtxe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(I6),
        .RXPCSRESET(1'b0),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(PIPE_RXPHALIGNDONE),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtx_channel.gtxe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET0),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({1'b0,1'b0,RXRATE}),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtx_channel.gtxe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ),
        .RXSTATUS(pipe_rxstatus),
        .RXSYSCLKSEL({1'b0,RXSYSCLKSEL}),
        .RXUSERRDY(I8),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O2),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(\NLW_gtx_channel.gtxe2_channel_i_TSTOUT_UNCONNECTED [9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(I6),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtx_channel.gtxe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gtx_channel.gtxe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(I9),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gtx_channel.gtxe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(I12),
        .TXOUTCLK(\n_37_gtx_channel.gtxe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtx_channel.gtxe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(I10),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(I11),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(GT_RXPMARESET0),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gtx_channel.gtxe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,RXRATE}),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL({1'b0,RXSYSCLKSEL}),
        .TXUSERRDY(I8),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
LUT3 #(
    .INIT(8'h80)) 
     rxphaligndone_s_reg1_i_1
       (.I0(PIPE_RXPHALIGNDONE),
        .I1(I15[1]),
        .I2(I15[0]),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie2_top" *) (* c_component_name = "pcie_k7_gen2x4" *) (* dev_port_type = "0000" *) 
(* c_dev_port_type = "0" *) (* c_header_type = "00" *) (* c_upstream_facing = "true" *) 
(* max_lnk_wdt = "000100" *) (* max_lnk_spd = "2" *) (* c_gen1 = "TRUE" *) 
(* c_int_width = "64" *) (* pci_exp_int_freq = "3" *) (* c_pcie_fast_config = "0" *) 
(* bar_0 = "FFFFFC00" *) (* bar_1 = "00000000" *) (* bar_2 = "00000000" *) 
(* bar_3 = "00000000" *) (* bar_4 = "00000000" *) (* bar_5 = "00000000" *) 
(* xrom_bar = "00000000" *) (* cost_table = "1" *) (* ven_id = "10EE" *) 
(* dev_id = "7024" *) (* rev_id = "00" *) (* subsys_ven_id = "10EE" *) 
(* subsys_id = "0007" *) (* class_code = "058000" *) (* cardbus_cis_ptr = "00000000" *) 
(* cap_ver = "2" *) (* c_pcie_cap_slot_implemented = "FALSE" *) (* mps = "011" *) 
(* cmps = "3" *) (* ext_tag_fld_sup = "FALSE" *) (* c_dev_control_ext_tag_default = "FALSE" *) 
(* phantm_func_sup = "00" *) (* c_phantom_functions = "0" *) (* ep_l0s_accpt_lat = "000" *) 
(* c_ep_l0s_accpt_lat = "0" *) (* ep_l1_accpt_lat = "111" *) (* c_ep_l1_accpt_lat = "7" *) 
(* c_cpl_timeout_disable_sup = "FALSE" *) (* c_cpl_timeout_range = "0010" *) (* c_cpl_timeout_ranges_sup = "2" *) 
(* c_buf_opt_bma = "true" *) (* c_perf_level_high = "true" *) (* c_tx_last_tlp = "30" *) 
(* c_rx_ram_limit = "FFF" *) (* c_fc_ph = "32" *) (* c_fc_pd = "949" *) 
(* c_fc_nph = "12" *) (* c_fc_npd = "24" *) (* c_fc_cplh = "36" *) 
(* c_fc_cpld = "973" *) (* c_cpl_inf = "true" *) (* c_cpl_infinite = "true" *) 
(* c_surprise_dn_err_cap = "FALSE" *) (* c_dll_lnk_actv_cap = "FALSE" *) (* c_lnk_bndwdt_notif = "FALSE" *) 
(* c_external_clocking = "true" *) (* c_trgt_lnk_spd = "2" *) (* c_hw_auton_spd_disable = "FALSE" *) 
(* c_de_emph = "FALSE" *) (* slot_clk = "true" *) (* c_rcb = "0" *) 
(* c_root_cap_crs = "FALSE" *) (* c_slot_cap_attn_butn = "FALSE" *) (* c_slot_cap_attn_ind = "FALSE" *) 
(* c_slot_cap_pwr_ctrl = "FALSE" *) (* c_slot_cap_pwr_ind = "FALSE" *) (* c_slot_cap_hotplug_surprise = "FALSE" *) 
(* c_slot_cap_hotplug_cap = "FALSE" *) (* c_slot_cap_mrl = "FALSE" *) (* c_slot_cap_elec_interlock = "FALSE" *) 
(* c_slot_cap_no_cmd_comp_sup = "FALSE" *) (* c_slot_cap_pwr_limit_value = "0" *) (* c_slot_cap_pwr_limit_scale = "0" *) 
(* c_slot_cap_physical_slot_num = "0" *) (* intx = "true" *) (* int_pin = "1" *) 
(* c_msi_cap_on = "true" *) (* c_pm_cap_next_ptr = "48" *) (* c_msi_64b_addr = "true" *) 
(* c_msi = "0" *) (* c_msi_mult_msg_extn = "0" *) (* c_msi_per_vctr_mask_cap = "FALSE" *) 
(* c_msix_cap_on = "FALSE" *) (* c_msix_next_ptr = "00" *) (* c_pcie_cap_next_ptr = "00" *) 
(* c_msix_table_size = "000" *) (* c_msix_table_offset = "0" *) (* c_msix_table_bir = "0" *) 
(* c_msix_pba_offset = "0" *) (* c_msix_pba_bir = "0" *) (* dsi = "0" *) 
(* c_dsi_bool = "FALSE" *) (* d1_sup = "0" *) (* c_d1_support = "FALSE" *) 
(* d2_sup = "0" *) (* c_d2_support = "FALSE" *) (* pme_sup = "0F" *) 
(* c_pme_support = "0F" *) (* no_soft_rst = "true" *) (* pwr_con_d0_state = "00" *) 
(* con_scl_fctr_d0_state = "0" *) (* pwr_con_d1_state = "00" *) (* con_scl_fctr_d1_state = "0" *) 
(* pwr_con_d2_state = "00" *) (* con_scl_fctr_d2_state = "0" *) (* pwr_con_d3_state = "00" *) 
(* con_scl_fctr_d3_state = "0" *) (* pwr_dis_d0_state = "00" *) (* dis_scl_fctr_d0_state = "0" *) 
(* pwr_dis_d1_state = "00" *) (* dis_scl_fctr_d1_state = "0" *) (* pwr_dis_d2_state = "00" *) 
(* dis_scl_fctr_d2_state = "0" *) (* pwr_dis_d3_state = "00" *) (* dis_scl_fctr_d3_state = "0" *) 
(* c_dsn_cap_enabled = "true" *) (* c_dsn_base_ptr = "100" *) (* c_vc_cap_enabled = "FALSE" *) 
(* c_vc_base_ptr = "000" *) (* c_vc_cap_reject_snoop = "FALSE" *) (* c_vsec_cap_enabled = "FALSE" *) 
(* c_vsec_base_ptr = "000" *) (* c_vsec_next_ptr = "000" *) (* c_dsn_next_ptr = "000" *) 
(* c_vc_next_ptr = "000" *) (* c_pci_cfg_space_addr = "3F" *) (* c_ext_pci_cfg_space_addr = "3FF" *) 
(* c_last_cfg_dw = "10C" *) (* c_enable_msg_route = "00000000000" *) (* bram_lat = "0" *) 
(* c_rx_raddr_lat = "0" *) (* c_rx_rdata_lat = "2" *) (* c_rx_write_lat = "0" *) 
(* c_tx_raddr_lat = "0" *) (* c_tx_rdata_lat = "2" *) (* c_tx_write_lat = "0" *) 
(* c_ll_ack_timeout_enable = "FALSE" *) (* c_ll_ack_timeout_function = "0" *) (* c_ll_ack_timeout = "0000" *) 
(* c_ll_replay_timeout_enable = "FALSE" *) (* c_ll_replay_timeout_func = "1" *) (* c_ll_replay_timeout = "0000" *) 
(* c_dis_lane_reverse = "true" *) (* c_upconfig_capable = "true" *) (* c_disable_scrambling = "FALSE" *) 
(* c_disable_tx_aspm_l0s = "FALSE" *) (* c_rev_gt_order = "FALSE" *) (* c_pcie_dbg_ports = "true" *) 
(* pci_exp_ref_freq = "0" *) (* c_xlnx_ref_board = "NONE" *) (* c_pcie_blk_locn = "0" *) 
(* c_ur_atomic = "FALSE" *) (* c_dev_cap2_atomicop32_completer_supported = "FALSE" *) (* c_dev_cap2_atomicop64_completer_supported = "FALSE" *) 
(* c_dev_cap2_cas128_completer_supported = "FALSE" *) (* c_dev_cap2_tph_completer_supported = "00" *) (* c_dev_cap2_ari_forwarding_supported = "FALSE" *) 
(* c_dev_cap2_atomicop_routing_supported = "FALSE" *) (* c_link_cap_aspm_optionality = "FALSE" *) (* c_aer_cap_on = "FALSE" *) 
(* c_aer_base_ptr = "000" *) (* c_aer_cap_nextptr = "000" *) (* c_aer_cap_ecrc_check_capable = "FALSE" *) 
(* c_aer_cap_multiheader = "FALSE" *) (* c_aer_cap_permit_rooterr_update = "FALSE" *) (* c_rbar_cap_on = "FALSE" *) 
(* c_rbar_base_ptr = "000" *) (* c_rbar_cap_nextptr = "000" *) (* c_rbar_num = "0" *) 
(* c_rbar_cap_sup0 = "00001" *) (* c_rbar_cap_index0 = "0" *) (* c_rbar_cap_control_encodedbar0 = "00" *) 
(* c_rbar_cap_sup1 = "00001" *) (* c_rbar_cap_index1 = "0" *) (* c_rbar_cap_control_encodedbar1 = "00" *) 
(* c_rbar_cap_sup2 = "00001" *) (* c_rbar_cap_index2 = "0" *) (* c_rbar_cap_control_encodedbar2 = "00" *) 
(* c_rbar_cap_sup3 = "00001" *) (* c_rbar_cap_index3 = "0" *) (* c_rbar_cap_control_encodedbar3 = "00" *) 
(* c_rbar_cap_sup4 = "00001" *) (* c_rbar_cap_index4 = "0" *) (* c_rbar_cap_control_encodedbar4 = "00" *) 
(* c_rbar_cap_sup5 = "00001" *) (* c_rbar_cap_index5 = "0" *) (* c_rbar_cap_control_encodedbar5 = "00" *) 
(* c_recrc_check = "0" *) (* c_recrc_check_trim = "FALSE" *) (* c_disable_rx_poisoned_resp = "FALSE" *) 
(* c_trn_np_fc = "true" *) (* c_ur_inv_req = "true" *) (* c_ur_prs_response = "true" *) 
(* c_silicon_rev = "2" *) (* c_aer_cap_optional_err_support = "000000" *) (* PIPE_SIM = "FALSE" *) 
(* PCIE_EXT_CLK = "true" *) (* PCIE_EXT_GT_COMMON = "FALSE" *) (* EXT_CH_GT_DRP = "FALSE" *) 
(* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) (* PL_INTERFACE = "true" *) (* CFG_MGMT_IF = "true" *) 
(* CFG_CTL_IF = "true" *) (* CFG_STATUS_IF = "true" *) (* RCV_MSG_IF = "true" *) 
(* CFG_FC_IF = "true" *) (* ERR_REPORTING_IF = "true" *) (* SHARED_LOGIC_IN_CORE = "FALSE" *) 
(* EXT_PIPE_INTERFACE = "FALSE" *) (* EXT_STARTUP_PRIMITIVE = "FALSE" *) (* c_aer_cap_ecrc_gen_capable = "FALSE" *) 
(* LINK_CAP_MAX_LINK_WIDTH = "4" *) (* C_DATA_WIDTH = "64" *) (* KEEP_WIDTH = "8" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie2_top__parameterized0
   (pci_exp_txp,
    pci_exp_txn,
    pci_exp_rxp,
    pci_exp_rxn,
    int_pclk_out_slave,
    int_pipe_rxusrclk_out,
    int_rxoutclk_out,
    int_dclk_out,
    int_userclk1_out,
    int_userclk2_out,
    int_oobclk_out,
    int_mmcm_lock_out,
    int_qplllock_out,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    int_pclk_sel_slave,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_rxoutclk_in,
    pipe_dclk_in,
    pipe_userclk1_in,
    pipe_userclk2_in,
    pipe_oobclk_in,
    pipe_mmcm_lock_in,
    pipe_txoutclk_out,
    pipe_rxoutclk_out,
    pipe_pclk_sel_out,
    pipe_gen3_out,
    user_clk_out,
    user_reset_out,
    user_lnk_up,
    user_app_rdy,
    tx_buf_av,
    tx_cfg_req,
    tx_err_drop,
    s_axis_tx_tready,
    s_axis_tx_tdata,
    s_axis_tx_tkeep,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    s_axis_tx_tuser,
    tx_cfg_gnt,
    m_axis_rx_tdata,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    m_axis_rx_tvalid,
    m_axis_rx_tready,
    m_axis_rx_tuser,
    rx_np_ok,
    rx_np_req,
    fc_cpld,
    fc_cplh,
    fc_npd,
    fc_nph,
    fc_pd,
    fc_ph,
    fc_sel,
    cfg_mgmt_do,
    cfg_mgmt_rd_wr_done,
    cfg_status,
    cfg_command,
    cfg_dstatus,
    cfg_dcommand,
    cfg_lstatus,
    cfg_lcommand,
    cfg_dcommand2,
    cfg_pcie_link_state,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_powerstate,
    cfg_pmcsr_pme_status,
    cfg_received_func_lvl_rst,
    cfg_mgmt_di,
    cfg_mgmt_byte_en,
    cfg_mgmt_dwaddr,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_mgmt_wr_readonly,
    cfg_err_ecrc,
    cfg_err_ur,
    cfg_err_cpl_timeout,
    cfg_err_cpl_unexpect,
    cfg_err_cpl_abort,
    cfg_err_posted,
    cfg_err_cor,
    cfg_err_atomic_egress_blocked,
    cfg_err_internal_cor,
    cfg_err_malformed,
    cfg_err_mc_blocked,
    cfg_err_poisoned,
    cfg_err_norecovery,
    cfg_err_tlp_cpl_header,
    cfg_err_cpl_rdy,
    cfg_err_locked,
    cfg_err_acs,
    cfg_err_internal_uncor,
    cfg_trn_pending,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_force_state,
    cfg_dsn,
    cfg_interrupt,
    cfg_interrupt_rdy,
    cfg_interrupt_assert,
    cfg_interrupt_di,
    cfg_interrupt_do,
    cfg_interrupt_mmenable,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_interrupt_stat,
    cfg_pciecap_interrupt_msgnum,
    cfg_to_turnoff,
    cfg_turnoff_ok,
    cfg_bus_number,
    cfg_device_number,
    cfg_function_number,
    cfg_pm_wake,
    cfg_pm_send_pme_to,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_msg_received,
    cfg_msg_data,
    cfg_bridge_serr_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_pme_int_en,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_fatal_err_received,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_err_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_msg_received_pm_pme,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_setslotpowerlimit,
    pl_directed_link_change,
    pl_directed_link_width,
    pl_directed_link_speed,
    pl_directed_link_auton,
    pl_upstream_prefer_deemph,
    pl_sel_lnk_rate,
    pl_sel_lnk_width,
    pl_ltssm_state,
    pl_lane_reversal_mode,
    pl_phy_lnk_up,
    pl_tx_pm_state,
    pl_rx_pm_state,
    pl_link_upcfg_cap,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_initial_link_width,
    pl_directed_change_done,
    pl_received_hot_rst,
    pl_transmit_hot_rst,
    pl_downstream_deemph_source,
    cfg_err_aer_headerlog,
    cfg_aer_interrupt_msgnum,
    cfg_err_aer_headerlog_set,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_vc_tcvc_map,
    sys_clk,
    sys_rst_n,
    pipe_mmcm_rst_n,
    common_commands_in,
    pipe_rx_0_sigs,
    pipe_rx_1_sigs,
    pipe_rx_2_sigs,
    pipe_rx_3_sigs,
    pipe_rx_4_sigs,
    pipe_rx_5_sigs,
    pipe_rx_6_sigs,
    pipe_rx_7_sigs,
    common_commands_out,
    pipe_tx_0_sigs,
    pipe_tx_1_sigs,
    pipe_tx_2_sigs,
    pipe_tx_3_sigs,
    pipe_tx_4_sigs,
    pipe_tx_5_sigs,
    pipe_tx_6_sigs,
    pipe_tx_7_sigs,
    startup_eos_in,
    startup_cfgclk,
    startup_cfgmclk,
    startup_eos,
    startup_preq,
    startup_clk,
    startup_gsr,
    startup_gts,
    startup_keyclearb,
    startup_pack,
    startup_usrcclko,
    startup_usrcclkts,
    startup_usrdoneo,
    startup_usrdonets,
    icap_clk,
    icap_csib,
    icap_rdwrb,
    icap_i,
    icap_o,
    qpll_drp_crscode,
    qpll_drp_fsm,
    qpll_drp_done,
    qpll_drp_reset,
    qpll_qplllock,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    qpll_qplld,
    qpll_qpllreset,
    qpll_drp_clk,
    qpll_drp_rst_n,
    qpll_drp_ovrd,
    qpll_drp_gen3,
    qpll_drp_start,
    pipe_txprbssel,
    pipe_rxprbssel,
    pipe_txprbsforceerr,
    pipe_rxprbscntreset,
    pipe_loopback,
    pipe_rxprbserr,
    pipe_rst_fsm,
    pipe_qrst_fsm,
    pipe_rate_fsm,
    pipe_sync_fsm_tx,
    pipe_sync_fsm_rx,
    pipe_drp_fsm,
    pipe_rst_idle,
    pipe_qrst_idle,
    pipe_rate_idle,
    pipe_eyescandataerror,
    pipe_rxstatus,
    pipe_dmonitorout,
    pipe_cpll_lock,
    pipe_qpll_lock,
    pipe_rxpmaresetdone,
    pipe_rxbufstatus,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_txdlysresetdone,
    pipe_rxphaligndone,
    pipe_rxdlysresetdone,
    pipe_rxsyncdone,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_rxcommadet,
    gt_ch_drp_rdy,
    pipe_debug_0,
    pipe_debug_1,
    pipe_debug_2,
    pipe_debug_3,
    pipe_debug_4,
    pipe_debug_5,
    pipe_debug_6,
    pipe_debug_7,
    pipe_debug_8,
    pipe_debug_9,
    pipe_debug,
    ext_ch_gt_drpclk,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdo,
    ext_ch_gt_drprdy,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_drp_addr,
    pcie_drp_di,
    pcie_drp_do,
    pcie_drp_rdy);
  output [3:0]pci_exp_txp;
  output [3:0]pci_exp_txn;
  input [3:0]pci_exp_rxp;
  input [3:0]pci_exp_rxn;
  output int_pclk_out_slave;
  output int_pipe_rxusrclk_out;
  output [3:0]int_rxoutclk_out;
  output int_dclk_out;
  output int_userclk1_out;
  output int_userclk2_out;
  output int_oobclk_out;
  output int_mmcm_lock_out;
  output [1:0]int_qplllock_out;
  output [1:0]int_qplloutclk_out;
  output [1:0]int_qplloutrefclk_out;
  input [3:0]int_pclk_sel_slave;
  input pipe_pclk_in;
  input pipe_rxusrclk_in;
  input [3:0]pipe_rxoutclk_in;
  input pipe_dclk_in;
  input pipe_userclk1_in;
  input pipe_userclk2_in;
  input pipe_oobclk_in;
  input pipe_mmcm_lock_in;
  output pipe_txoutclk_out;
  output [3:0]pipe_rxoutclk_out;
  output [3:0]pipe_pclk_sel_out;
  output pipe_gen3_out;
  output user_clk_out;
  output user_reset_out;
  output user_lnk_up;
  output user_app_rdy;
  output [5:0]tx_buf_av;
  output tx_cfg_req;
  output tx_err_drop;
  output s_axis_tx_tready;
  input [63:0]s_axis_tx_tdata;
  input [7:0]s_axis_tx_tkeep;
  input s_axis_tx_tlast;
  input s_axis_tx_tvalid;
  input [3:0]s_axis_tx_tuser;
  input tx_cfg_gnt;
  output [63:0]m_axis_rx_tdata;
  output [7:0]m_axis_rx_tkeep;
  output m_axis_rx_tlast;
  output m_axis_rx_tvalid;
  input m_axis_rx_tready;
  output [21:0]m_axis_rx_tuser;
  input rx_np_ok;
  input rx_np_req;
  output [11:0]fc_cpld;
  output [7:0]fc_cplh;
  output [11:0]fc_npd;
  output [7:0]fc_nph;
  output [11:0]fc_pd;
  output [7:0]fc_ph;
  input [2:0]fc_sel;
  output [31:0]cfg_mgmt_do;
  output cfg_mgmt_rd_wr_done;
  output [15:0]cfg_status;
  output [15:0]cfg_command;
  output [15:0]cfg_dstatus;
  output [15:0]cfg_dcommand;
  output [15:0]cfg_lstatus;
  output [15:0]cfg_lcommand;
  output [15:0]cfg_dcommand2;
  output [2:0]cfg_pcie_link_state;
  output cfg_pmcsr_pme_en;
  output [1:0]cfg_pmcsr_powerstate;
  output cfg_pmcsr_pme_status;
  output cfg_received_func_lvl_rst;
  input [31:0]cfg_mgmt_di;
  input [3:0]cfg_mgmt_byte_en;
  input [9:0]cfg_mgmt_dwaddr;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_mgmt_wr_readonly;
  input cfg_err_ecrc;
  input cfg_err_ur;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_unexpect;
  input cfg_err_cpl_abort;
  input cfg_err_posted;
  input cfg_err_cor;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_internal_cor;
  input cfg_err_malformed;
  input cfg_err_mc_blocked;
  input cfg_err_poisoned;
  input cfg_err_norecovery;
  input [47:0]cfg_err_tlp_cpl_header;
  output cfg_err_cpl_rdy;
  input cfg_err_locked;
  input cfg_err_acs;
  input cfg_err_internal_uncor;
  input cfg_trn_pending;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input [1:0]cfg_pm_force_state;
  input [63:0]cfg_dsn;
  input cfg_interrupt;
  output cfg_interrupt_rdy;
  input cfg_interrupt_assert;
  input [7:0]cfg_interrupt_di;
  output [7:0]cfg_interrupt_do;
  output [2:0]cfg_interrupt_mmenable;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  input cfg_interrupt_stat;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  output cfg_to_turnoff;
  input cfg_turnoff_ok;
  output [7:0]cfg_bus_number;
  output [4:0]cfg_device_number;
  output [2:0]cfg_function_number;
  input cfg_pm_wake;
  input cfg_pm_send_pme_to;
  input [7:0]cfg_ds_bus_number;
  input [4:0]cfg_ds_device_number;
  input [2:0]cfg_ds_function_number;
  input cfg_mgmt_wr_rw1c_as_rw;
  output cfg_msg_received;
  output [15:0]cfg_msg_data;
  output cfg_bridge_serr_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_pme_int_en;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_pm_as_nak;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  output cfg_msg_received_setslotpowerlimit;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input pl_directed_link_speed;
  input pl_directed_link_auton;
  input pl_upstream_prefer_deemph;
  output pl_sel_lnk_rate;
  output [1:0]pl_sel_lnk_width;
  output [5:0]pl_ltssm_state;
  output [1:0]pl_lane_reversal_mode;
  output pl_phy_lnk_up;
  output [2:0]pl_tx_pm_state;
  output [1:0]pl_rx_pm_state;
  output pl_link_upcfg_cap;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output [2:0]pl_initial_link_width;
  output pl_directed_change_done;
  output pl_received_hot_rst;
  input pl_transmit_hot_rst;
  input pl_downstream_deemph_source;
  input [127:0]cfg_err_aer_headerlog;
  input [4:0]cfg_aer_interrupt_msgnum;
  output cfg_err_aer_headerlog_set;
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output [6:0]cfg_vc_tcvc_map;
  input sys_clk;
  input sys_rst_n;
  input pipe_mmcm_rst_n;
  input [3:0]common_commands_in;
  input [24:0]pipe_rx_0_sigs;
  input [24:0]pipe_rx_1_sigs;
  input [24:0]pipe_rx_2_sigs;
  input [24:0]pipe_rx_3_sigs;
  input [24:0]pipe_rx_4_sigs;
  input [24:0]pipe_rx_5_sigs;
  input [24:0]pipe_rx_6_sigs;
  input [24:0]pipe_rx_7_sigs;
  output [11:0]common_commands_out;
  output [22:0]pipe_tx_0_sigs;
  output [22:0]pipe_tx_1_sigs;
  output [22:0]pipe_tx_2_sigs;
  output [22:0]pipe_tx_3_sigs;
  output [22:0]pipe_tx_4_sigs;
  output [22:0]pipe_tx_5_sigs;
  output [22:0]pipe_tx_6_sigs;
  output [22:0]pipe_tx_7_sigs;
  input startup_eos_in;
  output startup_cfgclk;
  output startup_cfgmclk;
  output startup_eos;
  output startup_preq;
  input startup_clk;
  input startup_gsr;
  input startup_gts;
  input startup_keyclearb;
  input startup_pack;
  input startup_usrcclko;
  input startup_usrcclkts;
  input startup_usrdoneo;
  input startup_usrdonets;
  input icap_clk;
  input icap_csib;
  input icap_rdwrb;
  input [31:0]icap_i;
  output [31:0]icap_o;
  input [11:0]qpll_drp_crscode;
  input [17:0]qpll_drp_fsm;
  input [1:0]qpll_drp_done;
  input [1:0]qpll_drp_reset;
  input [1:0]qpll_qplllock;
  input [1:0]qpll_qplloutclk;
  input [1:0]qpll_qplloutrefclk;
  output qpll_qplld;
  output [1:0]qpll_qpllreset;
  output qpll_drp_clk;
  output qpll_drp_rst_n;
  output qpll_drp_ovrd;
  output qpll_drp_gen3;
  output qpll_drp_start;
  input [2:0]pipe_txprbssel;
  input [2:0]pipe_rxprbssel;
  input pipe_txprbsforceerr;
  input pipe_rxprbscntreset;
  input [2:0]pipe_loopback;
  output [3:0]pipe_rxprbserr;
  output [4:0]pipe_rst_fsm;
  output [11:0]pipe_qrst_fsm;
  output [19:0]pipe_rate_fsm;
  output [23:0]pipe_sync_fsm_tx;
  output [27:0]pipe_sync_fsm_rx;
  output [27:0]pipe_drp_fsm;
  output pipe_rst_idle;
  output pipe_qrst_idle;
  output pipe_rate_idle;
  output [3:0]pipe_eyescandataerror;
  output [11:0]pipe_rxstatus;
  output [59:0]pipe_dmonitorout;
  output [3:0]pipe_cpll_lock;
  output [0:0]pipe_qpll_lock;
  output [3:0]pipe_rxpmaresetdone;
  output [11:0]pipe_rxbufstatus;
  output [3:0]pipe_txphaligndone;
  output [3:0]pipe_txphinitdone;
  output [3:0]pipe_txdlysresetdone;
  output [3:0]pipe_rxphaligndone;
  output [3:0]pipe_rxdlysresetdone;
  output [3:0]pipe_rxsyncdone;
  output [31:0]pipe_rxdisperr;
  output [31:0]pipe_rxnotintable;
  output [3:0]pipe_rxcommadet;
  output [3:0]gt_ch_drp_rdy;
  output [3:0]pipe_debug_0;
  output [3:0]pipe_debug_1;
  output [3:0]pipe_debug_2;
  output [3:0]pipe_debug_3;
  output [3:0]pipe_debug_4;
  output [3:0]pipe_debug_5;
  output [3:0]pipe_debug_6;
  output [3:0]pipe_debug_7;
  output [3:0]pipe_debug_8;
  output [3:0]pipe_debug_9;
  output [31:0]pipe_debug;
  output ext_ch_gt_drpclk;
  input [35:0]ext_ch_gt_drpaddr;
  input [3:0]ext_ch_gt_drpen;
  input [63:0]ext_ch_gt_drpdi;
  input [3:0]ext_ch_gt_drpwe;
  output [63:0]ext_ch_gt_drpdo;
  output [3:0]ext_ch_gt_drprdy;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input [8:0]pcie_drp_addr;
  input [15:0]pcie_drp_di;
  output [15:0]pcie_drp_do;
  output pcie_drp_rdy;

  wire \<const0> ;
  wire \<const1> ;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [7:0]cfg_bus_number;
  wire [10:0]\^cfg_command ;
  wire [14:0]\^cfg_dcommand ;
  wire [11:0]\^cfg_dcommand2 ;
  wire [4:0]cfg_device_number;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]\^cfg_dstatus ;
  wire cfg_err_acs;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire [2:0]cfg_function_number;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [11:0]\^cfg_lcommand ;
  wire [15:0]\^cfg_lstatus ;
  wire [3:0]cfg_mgmt_byte_en;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_send_pme_to;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok;
  wire [6:0]cfg_vc_tcvc_map;
  wire [3:0]common_commands_in;
  wire [35:0]ext_ch_gt_drpaddr;
  wire [63:0]ext_ch_gt_drpdi;
  wire [63:0]ext_ch_gt_drpdo;
  wire [3:0]ext_ch_gt_drpen;
  wire [3:0]ext_ch_gt_drprdy;
  wire [3:0]ext_ch_gt_drpwe;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire [3:0]gt_ch_drp_rdy;
  wire icap_clk;
  wire icap_csib;
  wire [31:0]icap_i;
  wire icap_rdwrb;
  wire [3:0]int_pclk_sel_slave;
  wire [0:0]\^int_qplllock_out ;
  wire [0:0]\^int_qplloutclk_out ;
  wire [0:0]\^int_qplloutrefclk_out ;
  wire [63:0]m_axis_rx_tdata;
  wire [7:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [21:0]\^m_axis_rx_tuser ;
  wire m_axis_rx_tvalid;
  wire [3:0]pci_exp_rxn;
  wire [3:0]pci_exp_rxp;
  wire [3:0]pci_exp_txn;
  wire [3:0]pci_exp_txp;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pipe_cpll_lock;
  wire pipe_dclk_in;
  wire [52:0]\^pipe_dmonitorout ;
  wire [11:0]\^pipe_drp_fsm ;
  wire [3:0]pipe_eyescandataerror;
  wire pipe_gen3_out;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_mmcm_rst_n;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [3:0]pipe_pclk_sel_out;
  wire [3:0]\^pipe_qrst_fsm ;
  wire pipe_qrst_idle;
  wire [19:0]pipe_rate_fsm;
  wire pipe_rate_idle;
  wire [4:0]pipe_rst_fsm;
  wire pipe_rst_idle;
  wire [24:0]pipe_rx_0_sigs;
  wire [24:0]pipe_rx_1_sigs;
  wire [24:0]pipe_rx_2_sigs;
  wire [24:0]pipe_rx_3_sigs;
  wire [24:0]pipe_rx_4_sigs;
  wire [24:0]pipe_rx_5_sigs;
  wire [24:0]pipe_rx_6_sigs;
  wire [24:0]pipe_rx_7_sigs;
  wire [11:0]pipe_rxbufstatus;
  wire [3:0]pipe_rxcommadet;
  wire [31:0]pipe_rxdisperr;
  wire [3:0]pipe_rxdlysresetdone;
  wire [31:0]pipe_rxnotintable;
  wire [3:0]pipe_rxoutclk_in;
  wire [3:0]pipe_rxoutclk_out;
  wire [3:0]pipe_rxphaligndone;
  wire pipe_rxprbscntreset;
  wire [3:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [11:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [23:0]pipe_sync_fsm_tx;
  wire [3:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [3:0]pipe_txphaligndone;
  wire [3:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_received_hot_rst;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire [11:0]qpll_drp_crscode;
  wire [1:0]qpll_drp_done;
  wire [17:0]qpll_drp_fsm;
  wire [1:0]qpll_drp_reset;
  wire [1:0]qpll_qplllock;
  wire [1:0]qpll_qplloutclk;
  wire [1:0]qpll_qplloutrefclk;
  wire rx_np_ok;
  wire rx_np_req;
  wire [63:0]s_axis_tx_tdata;
  wire [7:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire s_axis_tx_tready;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire startup_clk;
  wire startup_eos_in;
  wire startup_gsr;
  wire startup_gts;
  wire startup_keyclearb;
  wire startup_pack;
  wire startup_usrcclko;
  wire startup_usrcclkts;
  wire startup_usrdoneo;
  wire startup_usrdonets;
  wire sys_clk;
  wire sys_rst_n;
  wire [5:0]tx_buf_av;
  wire tx_cfg_gnt;
  wire tx_cfg_req;
  wire tx_err_drop;
  wire user_lnk_up;
  wire user_reset_out;

  assign cfg_command[15] = \<const0> ;
  assign cfg_command[14] = \<const0> ;
  assign cfg_command[13] = \<const0> ;
  assign cfg_command[12] = \<const0> ;
  assign cfg_command[11] = \<const0> ;
  assign cfg_command[10] = \^cfg_command [10];
  assign cfg_command[9] = \<const0> ;
  assign cfg_command[8] = \^cfg_command [8];
  assign cfg_command[7] = \<const0> ;
  assign cfg_command[6] = \<const0> ;
  assign cfg_command[5] = \<const0> ;
  assign cfg_command[4] = \<const0> ;
  assign cfg_command[3] = \<const0> ;
  assign cfg_command[2:0] = \^cfg_command [2:0];
  assign cfg_dcommand[15] = \<const0> ;
  assign cfg_dcommand[14:0] = \^cfg_dcommand [14:0];
  assign cfg_dcommand2[15] = \<const0> ;
  assign cfg_dcommand2[14] = \<const0> ;
  assign cfg_dcommand2[13] = \<const0> ;
  assign cfg_dcommand2[12] = \<const0> ;
  assign cfg_dcommand2[11:0] = \^cfg_dcommand2 [11:0];
  assign cfg_dstatus[15] = \<const0> ;
  assign cfg_dstatus[14] = \<const0> ;
  assign cfg_dstatus[13] = \<const0> ;
  assign cfg_dstatus[12] = \<const0> ;
  assign cfg_dstatus[11] = \<const0> ;
  assign cfg_dstatus[10] = \<const0> ;
  assign cfg_dstatus[9] = \<const0> ;
  assign cfg_dstatus[8] = \<const0> ;
  assign cfg_dstatus[7] = \<const0> ;
  assign cfg_dstatus[6] = \<const0> ;
  assign cfg_dstatus[5] = cfg_trn_pending;
  assign cfg_dstatus[4] = \<const0> ;
  assign cfg_dstatus[3:0] = \^cfg_dstatus [3:0];
  assign cfg_lcommand[15] = \<const0> ;
  assign cfg_lcommand[14] = \<const0> ;
  assign cfg_lcommand[13] = \<const0> ;
  assign cfg_lcommand[12] = \<const0> ;
  assign cfg_lcommand[11:3] = \^cfg_lcommand [11:3];
  assign cfg_lcommand[2] = \<const0> ;
  assign cfg_lcommand[1:0] = \^cfg_lcommand [1:0];
  assign cfg_lstatus[15:13] = \^cfg_lstatus [15:13];
  assign cfg_lstatus[12] = \<const1> ;
  assign cfg_lstatus[11] = \^cfg_lstatus [11];
  assign cfg_lstatus[10] = \<const0> ;
  assign cfg_lstatus[9] = \<const0> ;
  assign cfg_lstatus[8] = \<const0> ;
  assign cfg_lstatus[7:4] = \^cfg_lstatus [7:4];
  assign cfg_lstatus[3] = \<const0> ;
  assign cfg_lstatus[2] = \<const0> ;
  assign cfg_lstatus[1:0] = \^cfg_lstatus [1:0];
  assign cfg_status[15] = \<const0> ;
  assign cfg_status[14] = \<const0> ;
  assign cfg_status[13] = \<const0> ;
  assign cfg_status[12] = \<const0> ;
  assign cfg_status[11] = \<const0> ;
  assign cfg_status[10] = \<const0> ;
  assign cfg_status[9] = \<const0> ;
  assign cfg_status[8] = \<const0> ;
  assign cfg_status[7] = \<const0> ;
  assign cfg_status[6] = \<const0> ;
  assign cfg_status[5] = \<const0> ;
  assign cfg_status[4] = \<const0> ;
  assign cfg_status[3] = \<const0> ;
  assign cfg_status[2] = \<const0> ;
  assign cfg_status[1] = \<const0> ;
  assign cfg_status[0] = \<const0> ;
  assign common_commands_out[11] = \<const0> ;
  assign common_commands_out[10] = \<const0> ;
  assign common_commands_out[9] = \<const0> ;
  assign common_commands_out[8] = \<const0> ;
  assign common_commands_out[7] = \<const0> ;
  assign common_commands_out[6] = \<const0> ;
  assign common_commands_out[5] = \<const0> ;
  assign common_commands_out[4] = \<const0> ;
  assign common_commands_out[3] = \<const0> ;
  assign common_commands_out[2] = \<const0> ;
  assign common_commands_out[1] = \<const0> ;
  assign common_commands_out[0] = \<const0> ;
  assign ext_ch_gt_drpclk = pipe_dclk_in;
  assign icap_o[31] = \<const0> ;
  assign icap_o[30] = \<const0> ;
  assign icap_o[29] = \<const0> ;
  assign icap_o[28] = \<const0> ;
  assign icap_o[27] = \<const0> ;
  assign icap_o[26] = \<const0> ;
  assign icap_o[25] = \<const0> ;
  assign icap_o[24] = \<const0> ;
  assign icap_o[23] = \<const0> ;
  assign icap_o[22] = \<const0> ;
  assign icap_o[21] = \<const0> ;
  assign icap_o[20] = \<const0> ;
  assign icap_o[19] = \<const0> ;
  assign icap_o[18] = \<const0> ;
  assign icap_o[17] = \<const0> ;
  assign icap_o[16] = \<const0> ;
  assign icap_o[15] = \<const0> ;
  assign icap_o[14] = \<const0> ;
  assign icap_o[13] = \<const0> ;
  assign icap_o[12] = \<const0> ;
  assign icap_o[11] = \<const0> ;
  assign icap_o[10] = \<const0> ;
  assign icap_o[9] = \<const0> ;
  assign icap_o[8] = \<const0> ;
  assign icap_o[7] = \<const0> ;
  assign icap_o[6] = \<const0> ;
  assign icap_o[5] = \<const0> ;
  assign icap_o[4] = \<const0> ;
  assign icap_o[3] = \<const0> ;
  assign icap_o[2] = \<const0> ;
  assign icap_o[1] = \<const0> ;
  assign icap_o[0] = \<const0> ;
  assign int_dclk_out = \<const0> ;
  assign int_mmcm_lock_out = \<const0> ;
  assign int_oobclk_out = \<const0> ;
  assign int_pclk_out_slave = \<const0> ;
  assign int_pipe_rxusrclk_out = \<const0> ;
  assign int_qplllock_out[1] = \<const0> ;
  assign int_qplllock_out[0] = \^int_qplllock_out [0];
  assign int_qplloutclk_out[1] = \<const0> ;
  assign int_qplloutclk_out[0] = \^int_qplloutclk_out [0];
  assign int_qplloutrefclk_out[1] = \<const0> ;
  assign int_qplloutrefclk_out[0] = \^int_qplloutrefclk_out [0];
  assign int_rxoutclk_out[3] = \<const0> ;
  assign int_rxoutclk_out[2] = \<const0> ;
  assign int_rxoutclk_out[1] = \<const0> ;
  assign int_rxoutclk_out[0] = \<const0> ;
  assign int_userclk1_out = \<const0> ;
  assign int_userclk2_out = \<const0> ;
  assign m_axis_rx_tuser[21] = \^m_axis_rx_tuser [21];
  assign m_axis_rx_tuser[20] = \<const0> ;
  assign m_axis_rx_tuser[19:17] = \^m_axis_rx_tuser [19:17];
  assign m_axis_rx_tuser[16] = \<const0> ;
  assign m_axis_rx_tuser[15] = \<const0> ;
  assign m_axis_rx_tuser[14] = \^m_axis_rx_tuser [14];
  assign m_axis_rx_tuser[13] = \<const0> ;
  assign m_axis_rx_tuser[12] = \<const0> ;
  assign m_axis_rx_tuser[11] = \<const0> ;
  assign m_axis_rx_tuser[10] = \<const0> ;
  assign m_axis_rx_tuser[9] = \<const0> ;
  assign m_axis_rx_tuser[8:0] = \^m_axis_rx_tuser [8:0];
  assign pipe_debug[31] = \<const0> ;
  assign pipe_debug[30] = \<const0> ;
  assign pipe_debug[29] = \<const0> ;
  assign pipe_debug[28] = \<const0> ;
  assign pipe_debug[27] = \<const0> ;
  assign pipe_debug[26] = \<const0> ;
  assign pipe_debug[25] = \<const0> ;
  assign pipe_debug[24] = \<const0> ;
  assign pipe_debug[23] = \<const0> ;
  assign pipe_debug[22] = \<const0> ;
  assign pipe_debug[21] = \<const0> ;
  assign pipe_debug[20] = \<const0> ;
  assign pipe_debug[19] = \<const0> ;
  assign pipe_debug[18] = \<const0> ;
  assign pipe_debug[17] = \<const0> ;
  assign pipe_debug[16] = \<const0> ;
  assign pipe_debug[15] = \<const0> ;
  assign pipe_debug[14] = \<const0> ;
  assign pipe_debug[13] = \<const0> ;
  assign pipe_debug[12] = \<const0> ;
  assign pipe_debug[11] = \<const0> ;
  assign pipe_debug[10] = \<const0> ;
  assign pipe_debug[9] = \<const0> ;
  assign pipe_debug[8] = \<const0> ;
  assign pipe_debug[7] = \<const0> ;
  assign pipe_debug[6] = \<const0> ;
  assign pipe_debug[5] = \<const0> ;
  assign pipe_debug[4] = \<const0> ;
  assign pipe_debug[3] = \<const0> ;
  assign pipe_debug[2] = \<const0> ;
  assign pipe_debug[1] = \<const0> ;
  assign pipe_debug[0] = \<const0> ;
  assign pipe_debug_0[3] = \<const0> ;
  assign pipe_debug_0[2] = \<const0> ;
  assign pipe_debug_0[1] = \<const0> ;
  assign pipe_debug_0[0] = \<const0> ;
  assign pipe_debug_1[3] = \<const0> ;
  assign pipe_debug_1[2] = \<const0> ;
  assign pipe_debug_1[1] = \<const0> ;
  assign pipe_debug_1[0] = \<const0> ;
  assign pipe_debug_2[3] = \<const0> ;
  assign pipe_debug_2[2] = \<const0> ;
  assign pipe_debug_2[1] = \<const0> ;
  assign pipe_debug_2[0] = \<const0> ;
  assign pipe_debug_3[3] = \<const0> ;
  assign pipe_debug_3[2] = \<const0> ;
  assign pipe_debug_3[1] = \<const0> ;
  assign pipe_debug_3[0] = \<const0> ;
  assign pipe_debug_4[3] = \<const0> ;
  assign pipe_debug_4[2] = \<const0> ;
  assign pipe_debug_4[1] = \<const0> ;
  assign pipe_debug_4[0] = \<const0> ;
  assign pipe_debug_5[3] = \<const0> ;
  assign pipe_debug_5[2] = \<const0> ;
  assign pipe_debug_5[1] = \<const0> ;
  assign pipe_debug_5[0] = \<const0> ;
  assign pipe_debug_6[3] = \<const0> ;
  assign pipe_debug_6[2] = \<const0> ;
  assign pipe_debug_6[1] = \<const0> ;
  assign pipe_debug_6[0] = \<const0> ;
  assign pipe_debug_7[3] = \<const0> ;
  assign pipe_debug_7[2] = \<const0> ;
  assign pipe_debug_7[1] = \<const0> ;
  assign pipe_debug_7[0] = \<const0> ;
  assign pipe_debug_8[3] = \<const0> ;
  assign pipe_debug_8[2] = \<const0> ;
  assign pipe_debug_8[1] = \<const0> ;
  assign pipe_debug_8[0] = \<const0> ;
  assign pipe_debug_9[3] = \<const0> ;
  assign pipe_debug_9[2] = \<const0> ;
  assign pipe_debug_9[1] = \<const0> ;
  assign pipe_debug_9[0] = \<const0> ;
  assign pipe_dmonitorout[59] = \<const0> ;
  assign pipe_dmonitorout[58] = \<const0> ;
  assign pipe_dmonitorout[57] = \<const0> ;
  assign pipe_dmonitorout[56] = \<const0> ;
  assign pipe_dmonitorout[55] = \<const0> ;
  assign pipe_dmonitorout[54] = \<const0> ;
  assign pipe_dmonitorout[53] = \<const0> ;
  assign pipe_dmonitorout[52:45] = \^pipe_dmonitorout [52:45];
  assign pipe_dmonitorout[44] = \<const0> ;
  assign pipe_dmonitorout[43] = \<const0> ;
  assign pipe_dmonitorout[42] = \<const0> ;
  assign pipe_dmonitorout[41] = \<const0> ;
  assign pipe_dmonitorout[40] = \<const0> ;
  assign pipe_dmonitorout[39] = \<const0> ;
  assign pipe_dmonitorout[38] = \<const0> ;
  assign pipe_dmonitorout[37:30] = \^pipe_dmonitorout [37:30];
  assign pipe_dmonitorout[29] = \<const0> ;
  assign pipe_dmonitorout[28] = \<const0> ;
  assign pipe_dmonitorout[27] = \<const0> ;
  assign pipe_dmonitorout[26] = \<const0> ;
  assign pipe_dmonitorout[25] = \<const0> ;
  assign pipe_dmonitorout[24] = \<const0> ;
  assign pipe_dmonitorout[23] = \<const0> ;
  assign pipe_dmonitorout[22:15] = \^pipe_dmonitorout [22:15];
  assign pipe_dmonitorout[14] = \<const0> ;
  assign pipe_dmonitorout[13] = \<const0> ;
  assign pipe_dmonitorout[12] = \<const0> ;
  assign pipe_dmonitorout[11] = \<const0> ;
  assign pipe_dmonitorout[10] = \<const0> ;
  assign pipe_dmonitorout[9] = \<const0> ;
  assign pipe_dmonitorout[8] = \<const0> ;
  assign pipe_dmonitorout[7:0] = \^pipe_dmonitorout [7:0];
  assign pipe_drp_fsm[27] = \<const0> ;
  assign pipe_drp_fsm[26] = \<const0> ;
  assign pipe_drp_fsm[25] = \<const0> ;
  assign pipe_drp_fsm[24] = \<const0> ;
  assign pipe_drp_fsm[23] = \<const0> ;
  assign pipe_drp_fsm[22] = \<const0> ;
  assign pipe_drp_fsm[21] = \<const0> ;
  assign pipe_drp_fsm[20] = \<const0> ;
  assign pipe_drp_fsm[19] = \<const0> ;
  assign pipe_drp_fsm[18] = \<const0> ;
  assign pipe_drp_fsm[17] = \<const0> ;
  assign pipe_drp_fsm[16] = \<const0> ;
  assign pipe_drp_fsm[15] = \<const0> ;
  assign pipe_drp_fsm[14] = \<const0> ;
  assign pipe_drp_fsm[13] = \<const0> ;
  assign pipe_drp_fsm[12] = \<const0> ;
  assign pipe_drp_fsm[11:0] = \^pipe_drp_fsm [11:0];
  assign pipe_qpll_lock[0] = \^int_qplllock_out [0];
  assign pipe_qrst_fsm[11] = \<const0> ;
  assign pipe_qrst_fsm[10] = \<const0> ;
  assign pipe_qrst_fsm[9] = \<const0> ;
  assign pipe_qrst_fsm[8] = \<const0> ;
  assign pipe_qrst_fsm[7] = \<const0> ;
  assign pipe_qrst_fsm[6] = \<const0> ;
  assign pipe_qrst_fsm[5] = \<const0> ;
  assign pipe_qrst_fsm[4] = \<const0> ;
  assign pipe_qrst_fsm[3:0] = \^pipe_qrst_fsm [3:0];
  assign pipe_rxpmaresetdone[3] = \<const0> ;
  assign pipe_rxpmaresetdone[2] = \<const0> ;
  assign pipe_rxpmaresetdone[1] = \<const0> ;
  assign pipe_rxpmaresetdone[0] = \<const0> ;
  assign pipe_rxsyncdone[3] = \<const0> ;
  assign pipe_rxsyncdone[2] = \<const0> ;
  assign pipe_rxsyncdone[1] = \<const0> ;
  assign pipe_rxsyncdone[0] = \<const0> ;
  assign pipe_sync_fsm_rx[27] = \<const0> ;
  assign pipe_sync_fsm_rx[26] = \<const0> ;
  assign pipe_sync_fsm_rx[25] = \<const0> ;
  assign pipe_sync_fsm_rx[24] = \<const0> ;
  assign pipe_sync_fsm_rx[23] = \<const0> ;
  assign pipe_sync_fsm_rx[22] = \<const0> ;
  assign pipe_sync_fsm_rx[21] = \<const1> ;
  assign pipe_sync_fsm_rx[20] = \<const0> ;
  assign pipe_sync_fsm_rx[19] = \<const0> ;
  assign pipe_sync_fsm_rx[18] = \<const0> ;
  assign pipe_sync_fsm_rx[17] = \<const0> ;
  assign pipe_sync_fsm_rx[16] = \<const0> ;
  assign pipe_sync_fsm_rx[15] = \<const0> ;
  assign pipe_sync_fsm_rx[14] = \<const1> ;
  assign pipe_sync_fsm_rx[13] = \<const0> ;
  assign pipe_sync_fsm_rx[12] = \<const0> ;
  assign pipe_sync_fsm_rx[11] = \<const0> ;
  assign pipe_sync_fsm_rx[10] = \<const0> ;
  assign pipe_sync_fsm_rx[9] = \<const0> ;
  assign pipe_sync_fsm_rx[8] = \<const0> ;
  assign pipe_sync_fsm_rx[7] = \<const1> ;
  assign pipe_sync_fsm_rx[6] = \<const0> ;
  assign pipe_sync_fsm_rx[5] = \<const0> ;
  assign pipe_sync_fsm_rx[4] = \<const0> ;
  assign pipe_sync_fsm_rx[3] = \<const0> ;
  assign pipe_sync_fsm_rx[2] = \<const0> ;
  assign pipe_sync_fsm_rx[1] = \<const0> ;
  assign pipe_sync_fsm_rx[0] = \<const1> ;
  assign pipe_tx_0_sigs[22] = \<const0> ;
  assign pipe_tx_0_sigs[21] = \<const0> ;
  assign pipe_tx_0_sigs[20] = \<const0> ;
  assign pipe_tx_0_sigs[19] = \<const0> ;
  assign pipe_tx_0_sigs[18] = \<const0> ;
  assign pipe_tx_0_sigs[17] = \<const0> ;
  assign pipe_tx_0_sigs[16] = \<const0> ;
  assign pipe_tx_0_sigs[15] = \<const0> ;
  assign pipe_tx_0_sigs[14] = \<const0> ;
  assign pipe_tx_0_sigs[13] = \<const0> ;
  assign pipe_tx_0_sigs[12] = \<const0> ;
  assign pipe_tx_0_sigs[11] = \<const0> ;
  assign pipe_tx_0_sigs[10] = \<const0> ;
  assign pipe_tx_0_sigs[9] = \<const0> ;
  assign pipe_tx_0_sigs[8] = \<const0> ;
  assign pipe_tx_0_sigs[7] = \<const0> ;
  assign pipe_tx_0_sigs[6] = \<const0> ;
  assign pipe_tx_0_sigs[5] = \<const0> ;
  assign pipe_tx_0_sigs[4] = \<const0> ;
  assign pipe_tx_0_sigs[3] = \<const0> ;
  assign pipe_tx_0_sigs[2] = \<const0> ;
  assign pipe_tx_0_sigs[1] = \<const0> ;
  assign pipe_tx_0_sigs[0] = \<const0> ;
  assign pipe_tx_1_sigs[22] = \<const0> ;
  assign pipe_tx_1_sigs[21] = \<const0> ;
  assign pipe_tx_1_sigs[20] = \<const0> ;
  assign pipe_tx_1_sigs[19] = \<const0> ;
  assign pipe_tx_1_sigs[18] = \<const0> ;
  assign pipe_tx_1_sigs[17] = \<const0> ;
  assign pipe_tx_1_sigs[16] = \<const0> ;
  assign pipe_tx_1_sigs[15] = \<const0> ;
  assign pipe_tx_1_sigs[14] = \<const0> ;
  assign pipe_tx_1_sigs[13] = \<const0> ;
  assign pipe_tx_1_sigs[12] = \<const0> ;
  assign pipe_tx_1_sigs[11] = \<const0> ;
  assign pipe_tx_1_sigs[10] = \<const0> ;
  assign pipe_tx_1_sigs[9] = \<const0> ;
  assign pipe_tx_1_sigs[8] = \<const0> ;
  assign pipe_tx_1_sigs[7] = \<const0> ;
  assign pipe_tx_1_sigs[6] = \<const0> ;
  assign pipe_tx_1_sigs[5] = \<const0> ;
  assign pipe_tx_1_sigs[4] = \<const0> ;
  assign pipe_tx_1_sigs[3] = \<const0> ;
  assign pipe_tx_1_sigs[2] = \<const0> ;
  assign pipe_tx_1_sigs[1] = \<const0> ;
  assign pipe_tx_1_sigs[0] = \<const0> ;
  assign pipe_tx_2_sigs[22] = \<const0> ;
  assign pipe_tx_2_sigs[21] = \<const0> ;
  assign pipe_tx_2_sigs[20] = \<const0> ;
  assign pipe_tx_2_sigs[19] = \<const0> ;
  assign pipe_tx_2_sigs[18] = \<const0> ;
  assign pipe_tx_2_sigs[17] = \<const0> ;
  assign pipe_tx_2_sigs[16] = \<const0> ;
  assign pipe_tx_2_sigs[15] = \<const0> ;
  assign pipe_tx_2_sigs[14] = \<const0> ;
  assign pipe_tx_2_sigs[13] = \<const0> ;
  assign pipe_tx_2_sigs[12] = \<const0> ;
  assign pipe_tx_2_sigs[11] = \<const0> ;
  assign pipe_tx_2_sigs[10] = \<const0> ;
  assign pipe_tx_2_sigs[9] = \<const0> ;
  assign pipe_tx_2_sigs[8] = \<const0> ;
  assign pipe_tx_2_sigs[7] = \<const0> ;
  assign pipe_tx_2_sigs[6] = \<const0> ;
  assign pipe_tx_2_sigs[5] = \<const0> ;
  assign pipe_tx_2_sigs[4] = \<const0> ;
  assign pipe_tx_2_sigs[3] = \<const0> ;
  assign pipe_tx_2_sigs[2] = \<const0> ;
  assign pipe_tx_2_sigs[1] = \<const0> ;
  assign pipe_tx_2_sigs[0] = \<const0> ;
  assign pipe_tx_3_sigs[22] = \<const0> ;
  assign pipe_tx_3_sigs[21] = \<const0> ;
  assign pipe_tx_3_sigs[20] = \<const0> ;
  assign pipe_tx_3_sigs[19] = \<const0> ;
  assign pipe_tx_3_sigs[18] = \<const0> ;
  assign pipe_tx_3_sigs[17] = \<const0> ;
  assign pipe_tx_3_sigs[16] = \<const0> ;
  assign pipe_tx_3_sigs[15] = \<const0> ;
  assign pipe_tx_3_sigs[14] = \<const0> ;
  assign pipe_tx_3_sigs[13] = \<const0> ;
  assign pipe_tx_3_sigs[12] = \<const0> ;
  assign pipe_tx_3_sigs[11] = \<const0> ;
  assign pipe_tx_3_sigs[10] = \<const0> ;
  assign pipe_tx_3_sigs[9] = \<const0> ;
  assign pipe_tx_3_sigs[8] = \<const0> ;
  assign pipe_tx_3_sigs[7] = \<const0> ;
  assign pipe_tx_3_sigs[6] = \<const0> ;
  assign pipe_tx_3_sigs[5] = \<const0> ;
  assign pipe_tx_3_sigs[4] = \<const0> ;
  assign pipe_tx_3_sigs[3] = \<const0> ;
  assign pipe_tx_3_sigs[2] = \<const0> ;
  assign pipe_tx_3_sigs[1] = \<const0> ;
  assign pipe_tx_3_sigs[0] = \<const0> ;
  assign pipe_tx_4_sigs[22] = \<const0> ;
  assign pipe_tx_4_sigs[21] = \<const0> ;
  assign pipe_tx_4_sigs[20] = \<const0> ;
  assign pipe_tx_4_sigs[19] = \<const0> ;
  assign pipe_tx_4_sigs[18] = \<const0> ;
  assign pipe_tx_4_sigs[17] = \<const0> ;
  assign pipe_tx_4_sigs[16] = \<const0> ;
  assign pipe_tx_4_sigs[15] = \<const0> ;
  assign pipe_tx_4_sigs[14] = \<const0> ;
  assign pipe_tx_4_sigs[13] = \<const0> ;
  assign pipe_tx_4_sigs[12] = \<const0> ;
  assign pipe_tx_4_sigs[11] = \<const0> ;
  assign pipe_tx_4_sigs[10] = \<const0> ;
  assign pipe_tx_4_sigs[9] = \<const0> ;
  assign pipe_tx_4_sigs[8] = \<const0> ;
  assign pipe_tx_4_sigs[7] = \<const0> ;
  assign pipe_tx_4_sigs[6] = \<const0> ;
  assign pipe_tx_4_sigs[5] = \<const0> ;
  assign pipe_tx_4_sigs[4] = \<const0> ;
  assign pipe_tx_4_sigs[3] = \<const0> ;
  assign pipe_tx_4_sigs[2] = \<const0> ;
  assign pipe_tx_4_sigs[1] = \<const0> ;
  assign pipe_tx_4_sigs[0] = \<const0> ;
  assign pipe_tx_5_sigs[22] = \<const0> ;
  assign pipe_tx_5_sigs[21] = \<const0> ;
  assign pipe_tx_5_sigs[20] = \<const0> ;
  assign pipe_tx_5_sigs[19] = \<const0> ;
  assign pipe_tx_5_sigs[18] = \<const0> ;
  assign pipe_tx_5_sigs[17] = \<const0> ;
  assign pipe_tx_5_sigs[16] = \<const0> ;
  assign pipe_tx_5_sigs[15] = \<const0> ;
  assign pipe_tx_5_sigs[14] = \<const0> ;
  assign pipe_tx_5_sigs[13] = \<const0> ;
  assign pipe_tx_5_sigs[12] = \<const0> ;
  assign pipe_tx_5_sigs[11] = \<const0> ;
  assign pipe_tx_5_sigs[10] = \<const0> ;
  assign pipe_tx_5_sigs[9] = \<const0> ;
  assign pipe_tx_5_sigs[8] = \<const0> ;
  assign pipe_tx_5_sigs[7] = \<const0> ;
  assign pipe_tx_5_sigs[6] = \<const0> ;
  assign pipe_tx_5_sigs[5] = \<const0> ;
  assign pipe_tx_5_sigs[4] = \<const0> ;
  assign pipe_tx_5_sigs[3] = \<const0> ;
  assign pipe_tx_5_sigs[2] = \<const0> ;
  assign pipe_tx_5_sigs[1] = \<const0> ;
  assign pipe_tx_5_sigs[0] = \<const0> ;
  assign pipe_tx_6_sigs[22] = \<const0> ;
  assign pipe_tx_6_sigs[21] = \<const0> ;
  assign pipe_tx_6_sigs[20] = \<const0> ;
  assign pipe_tx_6_sigs[19] = \<const0> ;
  assign pipe_tx_6_sigs[18] = \<const0> ;
  assign pipe_tx_6_sigs[17] = \<const0> ;
  assign pipe_tx_6_sigs[16] = \<const0> ;
  assign pipe_tx_6_sigs[15] = \<const0> ;
  assign pipe_tx_6_sigs[14] = \<const0> ;
  assign pipe_tx_6_sigs[13] = \<const0> ;
  assign pipe_tx_6_sigs[12] = \<const0> ;
  assign pipe_tx_6_sigs[11] = \<const0> ;
  assign pipe_tx_6_sigs[10] = \<const0> ;
  assign pipe_tx_6_sigs[9] = \<const0> ;
  assign pipe_tx_6_sigs[8] = \<const0> ;
  assign pipe_tx_6_sigs[7] = \<const0> ;
  assign pipe_tx_6_sigs[6] = \<const0> ;
  assign pipe_tx_6_sigs[5] = \<const0> ;
  assign pipe_tx_6_sigs[4] = \<const0> ;
  assign pipe_tx_6_sigs[3] = \<const0> ;
  assign pipe_tx_6_sigs[2] = \<const0> ;
  assign pipe_tx_6_sigs[1] = \<const0> ;
  assign pipe_tx_6_sigs[0] = \<const0> ;
  assign pipe_tx_7_sigs[22] = \<const0> ;
  assign pipe_tx_7_sigs[21] = \<const0> ;
  assign pipe_tx_7_sigs[20] = \<const0> ;
  assign pipe_tx_7_sigs[19] = \<const0> ;
  assign pipe_tx_7_sigs[18] = \<const0> ;
  assign pipe_tx_7_sigs[17] = \<const0> ;
  assign pipe_tx_7_sigs[16] = \<const0> ;
  assign pipe_tx_7_sigs[15] = \<const0> ;
  assign pipe_tx_7_sigs[14] = \<const0> ;
  assign pipe_tx_7_sigs[13] = \<const0> ;
  assign pipe_tx_7_sigs[12] = \<const0> ;
  assign pipe_tx_7_sigs[11] = \<const0> ;
  assign pipe_tx_7_sigs[10] = \<const0> ;
  assign pipe_tx_7_sigs[9] = \<const0> ;
  assign pipe_tx_7_sigs[8] = \<const0> ;
  assign pipe_tx_7_sigs[7] = \<const0> ;
  assign pipe_tx_7_sigs[6] = \<const0> ;
  assign pipe_tx_7_sigs[5] = \<const0> ;
  assign pipe_tx_7_sigs[4] = \<const0> ;
  assign pipe_tx_7_sigs[3] = \<const0> ;
  assign pipe_tx_7_sigs[2] = \<const0> ;
  assign pipe_tx_7_sigs[1] = \<const0> ;
  assign pipe_tx_7_sigs[0] = \<const0> ;
  assign qpll_drp_clk = \<const0> ;
  assign qpll_drp_gen3 = \<const0> ;
  assign qpll_drp_ovrd = \<const0> ;
  assign qpll_drp_rst_n = \<const0> ;
  assign qpll_drp_start = \<const0> ;
  assign qpll_qplld = \<const0> ;
  assign qpll_qpllreset[1] = \<const0> ;
  assign qpll_qpllreset[0] = \<const0> ;
  assign startup_cfgclk = \<const0> ;
  assign startup_cfgmclk = \<const0> ;
  assign startup_eos = \<const0> ;
  assign startup_preq = \<const0> ;
  assign user_app_rdy = \<const1> ;
  assign user_clk_out = pipe_userclk2_in;
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
pcie_k7_gen2x4_pcie_k7_gen2x4_core_top__parameterized0 inst
       (.O1(pipe_gen3_out),
        .PIPE_DRP_FSM(\^pipe_drp_fsm ),
        .PIPE_RATE_FSM(pipe_rate_fsm),
        .PIPE_SYNC_FSM_TX(pipe_sync_fsm_tx),
        .Q(pipe_rst_fsm[4]),
        .RATE_RST_IDLE(pipe_rst_idle),
        .cfg_aer_ecrc_check_en(cfg_aer_ecrc_check_en),
        .cfg_aer_ecrc_gen_en(cfg_aer_ecrc_gen_en),
        .cfg_aer_interrupt_msgnum(cfg_aer_interrupt_msgnum),
        .cfg_aer_rooterr_corr_err_received(cfg_aer_rooterr_corr_err_received),
        .cfg_aer_rooterr_corr_err_reporting_en(cfg_aer_rooterr_corr_err_reporting_en),
        .cfg_aer_rooterr_fatal_err_received(cfg_aer_rooterr_fatal_err_received),
        .cfg_aer_rooterr_fatal_err_reporting_en(cfg_aer_rooterr_fatal_err_reporting_en),
        .cfg_aer_rooterr_non_fatal_err_received(cfg_aer_rooterr_non_fatal_err_received),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .cfg_bridge_serr_en(cfg_bridge_serr_en),
        .cfg_bus_number(cfg_bus_number),
        .cfg_command({\^cfg_command [10],\^cfg_command [8],\^cfg_command [2:0]}),
        .cfg_dcommand(\^cfg_dcommand ),
        .cfg_dcommand2(\^cfg_dcommand2 ),
        .cfg_device_number(cfg_device_number),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_dsn(cfg_dsn),
        .cfg_dstatus(\^cfg_dstatus ),
        .cfg_err_aer_headerlog(cfg_err_aer_headerlog),
        .cfg_err_aer_headerlog_set(cfg_err_aer_headerlog_set),
        .cfg_err_atomic_egress_blocked(cfg_err_atomic_egress_blocked),
        .cfg_err_cor(cfg_err_cor),
        .cfg_err_cpl_abort(cfg_err_cpl_abort),
        .cfg_err_cpl_rdy(cfg_err_cpl_rdy),
        .cfg_err_cpl_timeout(cfg_err_cpl_timeout),
        .cfg_err_cpl_unexpect(cfg_err_cpl_unexpect),
        .cfg_err_ecrc(cfg_err_ecrc),
        .cfg_err_internal_cor(cfg_err_internal_cor),
        .cfg_err_internal_uncor(cfg_err_internal_uncor),
        .cfg_err_locked(cfg_err_locked),
        .cfg_err_malformed(cfg_err_malformed),
        .cfg_err_mc_blocked(cfg_err_mc_blocked),
        .cfg_err_norecovery(cfg_err_norecovery),
        .cfg_err_poisoned(cfg_err_poisoned),
        .cfg_err_posted(cfg_err_posted),
        .cfg_err_tlp_cpl_header(cfg_err_tlp_cpl_header),
        .cfg_err_ur(cfg_err_ur),
        .cfg_function_number(cfg_function_number),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand({\^cfg_lcommand [11:3],\^cfg_lcommand [1:0]}),
        .cfg_lstatus({\^cfg_lstatus [15:13],\^cfg_lstatus [11],\^cfg_lstatus [7:4],\^cfg_lstatus [1:0]}),
        .cfg_mgmt_byte_en(cfg_mgmt_byte_en),
        .cfg_mgmt_di(cfg_mgmt_di),
        .cfg_mgmt_do(cfg_mgmt_do),
        .cfg_mgmt_dwaddr(cfg_mgmt_dwaddr),
        .cfg_mgmt_rd_en(cfg_mgmt_rd_en),
        .cfg_mgmt_rd_wr_done(cfg_mgmt_rd_wr_done),
        .cfg_mgmt_wr_en(cfg_mgmt_wr_en),
        .cfg_mgmt_wr_readonly(cfg_mgmt_wr_readonly),
        .cfg_mgmt_wr_rw1c_as_rw(cfg_mgmt_wr_rw1c_as_rw),
        .cfg_msg_data(cfg_msg_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_assert_int_a(cfg_msg_received_assert_int_a),
        .cfg_msg_received_assert_int_b(cfg_msg_received_assert_int_b),
        .cfg_msg_received_assert_int_c(cfg_msg_received_assert_int_c),
        .cfg_msg_received_assert_int_d(cfg_msg_received_assert_int_d),
        .cfg_msg_received_deassert_int_a(cfg_msg_received_deassert_int_a),
        .cfg_msg_received_deassert_int_b(cfg_msg_received_deassert_int_b),
        .cfg_msg_received_deassert_int_c(cfg_msg_received_deassert_int_c),
        .cfg_msg_received_deassert_int_d(cfg_msg_received_deassert_int_d),
        .cfg_msg_received_err_cor(cfg_msg_received_err_cor),
        .cfg_msg_received_err_fatal(cfg_msg_received_err_fatal),
        .cfg_msg_received_err_non_fatal(cfg_msg_received_err_non_fatal),
        .cfg_msg_received_pm_as_nak(cfg_msg_received_pm_as_nak),
        .cfg_msg_received_pm_pme(cfg_msg_received_pm_pme),
        .cfg_msg_received_pme_to_ack(cfg_msg_received_pme_to_ack),
        .cfg_msg_received_setslotpowerlimit(cfg_msg_received_setslotpowerlimit),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state(cfg_pm_force_state),
        .cfg_pm_force_state_en(cfg_pm_force_state_en),
        .cfg_pm_halt_aspm_l0s(cfg_pm_halt_aspm_l0s),
        .cfg_pm_halt_aspm_l1(cfg_pm_halt_aspm_l1),
        .cfg_pm_wake(cfg_pm_wake),
        .cfg_pmcsr_pme_en(cfg_pmcsr_pme_en),
        .cfg_pmcsr_pme_status(cfg_pmcsr_pme_status),
        .cfg_pmcsr_powerstate(cfg_pmcsr_powerstate),
        .cfg_received_func_lvl_rst(cfg_received_func_lvl_rst),
        .cfg_root_control_pme_int_en(cfg_root_control_pme_int_en),
        .cfg_root_control_syserr_corr_err_en(cfg_root_control_syserr_corr_err_en),
        .cfg_root_control_syserr_fatal_err_en(cfg_root_control_syserr_fatal_err_en),
        .cfg_root_control_syserr_non_fatal_err_en(cfg_root_control_syserr_non_fatal_err_en),
        .cfg_slot_control_electromech_il_ctl_pulse(cfg_slot_control_electromech_il_ctl_pulse),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_trn_pending(cfg_trn_pending),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .cfg_vc_tcvc_map(cfg_vc_tcvc_map),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .fc_cpld(fc_cpld),
        .fc_cplh(fc_cplh),
        .fc_npd(fc_npd),
        .fc_nph(fc_nph),
        .fc_pd(fc_pd),
        .fc_ph(fc_ph),
        .fc_sel(fc_sel),
        .gt_ch_drp_rdy(gt_ch_drp_rdy),
        .int_qplllock_out(\^int_qplllock_out ),
        .int_qplloutclk_out(\^int_qplloutclk_out ),
        .int_qplloutrefclk_out(\^int_qplloutrefclk_out ),
        .m_axis_rx_tdata(m_axis_rx_tdata),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser({\^m_axis_rx_tuser [21],\^m_axis_rx_tuser [19:17],\^m_axis_rx_tuser [14],\^m_axis_rx_tuser [8:0]}),
        .m_axis_rx_tvalid(m_axis_rx_tvalid),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pipe_cpll_lock(pipe_cpll_lock),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout({\^pipe_dmonitorout [52:45],\^pipe_dmonitorout [37:30],\^pipe_dmonitorout [22:15],\^pipe_dmonitorout [7:0]}),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qrst_fsm(\^pipe_qrst_fsm ),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rate_idle(pipe_rate_idle),
        .pipe_rst_fsm(pipe_rst_fsm[3:0]),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .pl_directed_change_done(pl_directed_change_done),
        .pl_directed_link_auton(pl_directed_link_auton),
        .pl_directed_link_change(pl_directed_link_change),
        .pl_directed_link_speed(pl_directed_link_speed),
        .pl_directed_link_width(pl_directed_link_width),
        .pl_downstream_deemph_source(pl_downstream_deemph_source),
        .pl_initial_link_width(pl_initial_link_width),
        .pl_lane_reversal_mode(pl_lane_reversal_mode),
        .pl_link_gen2_cap(pl_link_gen2_cap),
        .pl_link_partner_gen2_supported(pl_link_partner_gen2_supported),
        .pl_link_upcfg_cap(pl_link_upcfg_cap),
        .pl_ltssm_state(pl_ltssm_state),
        .pl_phy_lnk_up(pl_phy_lnk_up),
        .pl_received_hot_rst(pl_received_hot_rst),
        .pl_rx_pm_state(pl_rx_pm_state),
        .pl_sel_lnk_rate(pl_sel_lnk_rate),
        .pl_sel_lnk_width(pl_sel_lnk_width),
        .pl_transmit_hot_rst(pl_transmit_hot_rst),
        .pl_tx_pm_state(pl_tx_pm_state),
        .pl_upstream_prefer_deemph(pl_upstream_prefer_deemph),
        .rx_np_ok(rx_np_ok),
        .rx_np_req(rx_np_req),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep[7]),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tready(s_axis_tx_tready),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .sys_clk(sys_clk),
        .sys_rst_n(sys_rst_n),
        .tx_buf_av(tx_buf_av),
        .tx_cfg_gnt(tx_cfg_gnt),
        .tx_cfg_req(tx_cfg_req),
        .tx_err_drop(tx_err_drop),
        .user_lnk_up(user_lnk_up),
        .user_reset_out(user_reset_out));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_7x__parameterized0
   (O4,
    tbuf_av_min_trig,
    trn_tbuf_av,
    O1,
    cfg_mgmt_rd_wr_done,
    cfg_err_aer_headerlog_set,
    cfg_err_cpl_rdy,
    cfg_interrupt_rdy,
    cfg_received_func_lvl_rst,
    E,
    cfg_msg_received,
    O5,
    O2,
    O3,
    cfg_pcie_link_state,
    O6,
    trn_reof,
    trn_rsof,
    trn_rsrc_dsc,
    rsrc_rdy_filtered10_out,
    O7,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_fatal_err_received,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_bridge_serr_en,
    cfg_command,
    cfg_dcommand2,
    cfg_dcommand,
    cfg_dstatus,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_lcommand,
    cfg_lstatus,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_fatal,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_to_turnoff,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_pm_pme,
    cfg_msg_received_setslotpowerlimit,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_pme_status,
    cfg_root_control_pme_int_en,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    pcie_drp_rdy,
    pipe_rx0_polarity,
    pipe_rx1_polarity,
    pipe_rx2_polarity,
    pipe_rx3_polarity,
    pipe_tx0_compliance,
    pipe_tx0_elec_idle,
    pipe_tx1_compliance,
    pipe_tx1_elec_idle,
    pipe_tx2_compliance,
    pipe_tx2_elec_idle,
    pipe_tx3_compliance,
    pipe_tx3_elec_idle,
    pipe_tx_deemph,
    pipe_tx_rate,
    pipe_tx_rcvr_det,
    pl_directed_change_done,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_link_upcfg_cap,
    pl_received_hot_rst,
    pl_sel_lnk_rate,
    trn_lnk_up,
    trn_recrc_err,
    trn_rerrfwd,
    trn_tcfg_req,
    tx_err_drop,
    fc_cpld,
    fc_npd,
    fc_pd,
    trn_rd,
    cfg_msg_data,
    pcie_drp_do,
    pipe_tx0_data,
    pipe_tx1_data,
    pipe_tx2_data,
    pipe_tx3_data,
    cfg_pmcsr_powerstate,
    pipe_tx0_char_is_k,
    pipe_tx0_powerdown,
    pipe_tx1_char_is_k,
    pipe_tx1_powerdown,
    pipe_tx2_char_is_k,
    pipe_tx2_powerdown,
    pipe_tx3_char_is_k,
    pipe_tx3_powerdown,
    pl_lane_reversal_mode,
    pl_rx_pm_state,
    pl_sel_lnk_width,
    trn_rrem,
    cfg_interrupt_mmenable,
    pipe_tx_margin,
    pl_initial_link_width,
    pl_tx_pm_state,
    cfg_mgmt_do,
    trn_tdst_rdy,
    pl_ltssm_state,
    cfg_vc_tcvc_map,
    cfg_interrupt_do,
    fc_cplh,
    fc_nph,
    fc_ph,
    trn_rbar_hit,
    bridge_reset_int,
    pl_phy_lnk_up,
    I1,
    cfg_trn_pending,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_mgmt_wr_readonly,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_err_malformed,
    cfg_err_cor,
    cfg_err_ur,
    cfg_err_ecrc,
    cfg_err_cpl_timeout,
    cfg_err_cpl_abort,
    cfg_err_cpl_unexpect,
    cfg_err_poisoned,
    cfg_err_atomic_egress_blocked,
    cfg_err_mc_blocked,
    cfg_err_internal_uncor,
    cfg_err_internal_cor,
    cfg_err_posted,
    cfg_err_locked,
    cfg_err_norecovery,
    cfg_interrupt,
    cfg_interrupt_assert,
    cfg_interrupt_stat,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_wake,
    SR,
    I2,
    I3,
    I4,
    trn_rdst_rdy,
    trn_rsrc_dsc_d,
    tcfg_req_thrtl,
    I5,
    I6,
    pipe_userclk1_in,
    cfg_pm_turnoff_ok_n,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pipe_pclk_in,
    pipe_rx0_chanisaligned,
    pipe_rx0_elec_idle,
    pipe_rx0_phy_status,
    pipe_rx0_valid,
    pipe_rx1_chanisaligned,
    pipe_rx1_elec_idle,
    pipe_rx1_phy_status,
    pipe_rx1_valid,
    pipe_rx2_chanisaligned,
    pipe_rx2_elec_idle,
    pipe_rx2_phy_status,
    pipe_rx2_valid,
    pipe_rx3_chanisaligned,
    pipe_rx3_elec_idle,
    pipe_rx3_phy_status,
    pipe_rx3_valid,
    pl_directed_link_auton,
    pl_directed_link_speed,
    pl_downstream_deemph_source,
    pl_transmit_hot_rst,
    pl_upstream_prefer_deemph,
    sys_rst_n,
    rx_np_ok,
    rx_np_req,
    trn_tcfg_gnt,
    O9,
    trn_teof,
    trn_tsof,
    trn_tsrc_rdy,
    pipe_userclk2_in,
    cfg_err_aer_headerlog,
    trn_td,
    pcie_drp_di,
    Q,
    I7,
    I8,
    I9,
    cfg_pm_force_state,
    I10,
    I11,
    I12,
    I13,
    pl_directed_link_change,
    pl_directed_link_width,
    trn_trem,
    cfg_ds_function_number,
    I14,
    I15,
    I16,
    I17,
    fc_sel,
    cfg_mgmt_di,
    cfg_mgmt_byte_en_n,
    cfg_err_tlp_cpl_header,
    cfg_aer_interrupt_msgnum,
    cfg_ds_device_number,
    cfg_pciecap_interrupt_msgnum,
    cfg_dsn,
    cfg_ds_bus_number,
    cfg_interrupt_di,
    pcie_drp_addr,
    cfg_mgmt_dwaddr);
  output O4;
  output tbuf_av_min_trig;
  output [5:0]trn_tbuf_av;
  output O1;
  output cfg_mgmt_rd_wr_done;
  output cfg_err_aer_headerlog_set;
  output cfg_err_cpl_rdy;
  output cfg_interrupt_rdy;
  output cfg_received_func_lvl_rst;
  output [0:0]E;
  output cfg_msg_received;
  output O5;
  output O2;
  output O3;
  output [2:0]cfg_pcie_link_state;
  output O6;
  output trn_reof;
  output trn_rsof;
  output trn_rsrc_dsc;
  output rsrc_rdy_filtered10_out;
  output O7;
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_bridge_serr_en;
  output [4:0]cfg_command;
  output [11:0]cfg_dcommand2;
  output [14:0]cfg_dcommand;
  output [3:0]cfg_dstatus;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  output [10:0]cfg_lcommand;
  output [9:0]cfg_lstatus;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_pm_as_nak;
  output cfg_to_turnoff;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_setslotpowerlimit;
  output cfg_pmcsr_pme_en;
  output cfg_pmcsr_pme_status;
  output cfg_root_control_pme_int_en;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output pcie_drp_rdy;
  output pipe_rx0_polarity;
  output pipe_rx1_polarity;
  output pipe_rx2_polarity;
  output pipe_rx3_polarity;
  output pipe_tx0_compliance;
  output pipe_tx0_elec_idle;
  output pipe_tx1_compliance;
  output pipe_tx1_elec_idle;
  output pipe_tx2_compliance;
  output pipe_tx2_elec_idle;
  output pipe_tx3_compliance;
  output pipe_tx3_elec_idle;
  output pipe_tx_deemph;
  output pipe_tx_rate;
  output pipe_tx_rcvr_det;
  output pl_directed_change_done;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output pl_link_upcfg_cap;
  output pl_received_hot_rst;
  output pl_sel_lnk_rate;
  output trn_lnk_up;
  output trn_recrc_err;
  output trn_rerrfwd;
  output trn_tcfg_req;
  output tx_err_drop;
  output [11:0]fc_cpld;
  output [11:0]fc_npd;
  output [11:0]fc_pd;
  output [63:0]trn_rd;
  output [15:0]cfg_msg_data;
  output [15:0]pcie_drp_do;
  output [15:0]pipe_tx0_data;
  output [15:0]pipe_tx1_data;
  output [15:0]pipe_tx2_data;
  output [15:0]pipe_tx3_data;
  output [1:0]cfg_pmcsr_powerstate;
  output [1:0]pipe_tx0_char_is_k;
  output [1:0]pipe_tx0_powerdown;
  output [1:0]pipe_tx1_char_is_k;
  output [1:0]pipe_tx1_powerdown;
  output [1:0]pipe_tx2_char_is_k;
  output [1:0]pipe_tx2_powerdown;
  output [1:0]pipe_tx3_char_is_k;
  output [1:0]pipe_tx3_powerdown;
  output [1:0]pl_lane_reversal_mode;
  output [1:0]pl_rx_pm_state;
  output [1:0]pl_sel_lnk_width;
  output [0:0]trn_rrem;
  output [2:0]cfg_interrupt_mmenable;
  output [2:0]pipe_tx_margin;
  output [2:0]pl_initial_link_width;
  output [2:0]pl_tx_pm_state;
  output [31:0]cfg_mgmt_do;
  output trn_tdst_rdy;
  output [5:0]pl_ltssm_state;
  output [6:0]cfg_vc_tcvc_map;
  output [7:0]cfg_interrupt_do;
  output [7:0]fc_cplh;
  output [7:0]fc_nph;
  output [7:0]fc_ph;
  output [6:0]trn_rbar_hit;
  input bridge_reset_int;
  input pl_phy_lnk_up;
  input I1;
  input cfg_trn_pending;
  input cfg_mgmt_wr_rw1c_as_rw;
  input cfg_mgmt_wr_readonly;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_err_malformed;
  input cfg_err_cor;
  input cfg_err_ur;
  input cfg_err_ecrc;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_abort;
  input cfg_err_cpl_unexpect;
  input cfg_err_poisoned;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_mc_blocked;
  input cfg_err_internal_uncor;
  input cfg_err_internal_cor;
  input cfg_err_posted;
  input cfg_err_locked;
  input cfg_err_norecovery;
  input cfg_interrupt;
  input cfg_interrupt_assert;
  input cfg_interrupt_stat;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input cfg_pm_wake;
  input [0:0]SR;
  input I2;
  input I3;
  input I4;
  input trn_rdst_rdy;
  input trn_rsrc_dsc_d;
  input tcfg_req_thrtl;
  input I5;
  input I6;
  input pipe_userclk1_in;
  input cfg_pm_turnoff_ok_n;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input pipe_pclk_in;
  input pipe_rx0_chanisaligned;
  input pipe_rx0_elec_idle;
  input pipe_rx0_phy_status;
  input pipe_rx0_valid;
  input pipe_rx1_chanisaligned;
  input pipe_rx1_elec_idle;
  input pipe_rx1_phy_status;
  input pipe_rx1_valid;
  input pipe_rx2_chanisaligned;
  input pipe_rx2_elec_idle;
  input pipe_rx2_phy_status;
  input pipe_rx2_valid;
  input pipe_rx3_chanisaligned;
  input pipe_rx3_elec_idle;
  input pipe_rx3_phy_status;
  input pipe_rx3_valid;
  input pl_directed_link_auton;
  input pl_directed_link_speed;
  input pl_downstream_deemph_source;
  input pl_transmit_hot_rst;
  input pl_upstream_prefer_deemph;
  input sys_rst_n;
  input rx_np_ok;
  input rx_np_req;
  input trn_tcfg_gnt;
  input [3:0]O9;
  input trn_teof;
  input trn_tsof;
  input trn_tsrc_rdy;
  input pipe_userclk2_in;
  input [127:0]cfg_err_aer_headerlog;
  input [63:0]trn_td;
  input [15:0]pcie_drp_di;
  input [15:0]Q;
  input [15:0]I7;
  input [15:0]I8;
  input [15:0]I9;
  input [1:0]cfg_pm_force_state;
  input [1:0]I10;
  input [1:0]I11;
  input [1:0]I12;
  input [1:0]I13;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input [0:0]trn_trem;
  input [2:0]cfg_ds_function_number;
  input [2:0]I14;
  input [2:0]I15;
  input [2:0]I16;
  input [2:0]I17;
  input [2:0]fc_sel;
  input [31:0]cfg_mgmt_di;
  input [3:0]cfg_mgmt_byte_en_n;
  input [47:0]cfg_err_tlp_cpl_header;
  input [4:0]cfg_aer_interrupt_msgnum;
  input [4:0]cfg_ds_device_number;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  input [63:0]cfg_dsn;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_interrupt_di;
  input [8:0]pcie_drp_addr;
  input [9:0]cfg_mgmt_dwaddr;

  wire [0:0]E;
  wire I1;
  wire [1:0]I10;
  wire [1:0]I11;
  wire [1:0]I12;
  wire [1:0]I13;
  wire [2:0]I14;
  wire [2:0]I15;
  wire [2:0]I16;
  wire [2:0]I17;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [15:0]I7;
  wire [15:0]I8;
  wire [15:0]I9;
  wire [12:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [12:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [12:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [12:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [3:0]O9;
  wire [15:0]Q;
  wire [0:0]SR;
  wire bridge_reset_int;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [4:0]cfg_command;
  wire [14:0]cfg_dcommand;
  wire [11:0]cfg_dcommand2;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]cfg_dstatus;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_aer_headerlog_set_n;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_atomic_egress_blocked_n;
  wire cfg_err_cor;
  wire cfg_err_cor_n;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_abort_n;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_rdy_n;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_timeout_n;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_cpl_unexpect_n;
  wire cfg_err_ecrc;
  wire cfg_err_ecrc_n;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_cor_n;
  wire cfg_err_internal_uncor;
  wire cfg_err_internal_uncor_n;
  wire cfg_err_locked;
  wire cfg_err_locked_n;
  wire cfg_err_malformed;
  wire cfg_err_malformed_n;
  wire cfg_err_mc_blocked;
  wire cfg_err_mc_blocked_n;
  wire cfg_err_norecovery;
  wire cfg_err_norecovery_n;
  wire cfg_err_poisoned;
  wire cfg_err_poisoned_n;
  wire cfg_err_posted;
  wire cfg_err_posted_n;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire cfg_err_ur_n;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire cfg_interrupt_assert_n;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_n;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_rdy_n;
  wire cfg_interrupt_stat;
  wire cfg_interrupt_stat_n;
  wire [10:0]cfg_lcommand;
  wire [9:0]cfg_lstatus;
  wire [3:0]cfg_mgmt_byte_en_n;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_en_n;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_rd_wr_done_n;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_en_n;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_readonly_n;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire cfg_mgmt_wr_rw1c_as_rw_n;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_force_state_en_n;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l0s_n;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_halt_aspm_l1_n;
  wire cfg_pm_turnoff_ok_n;
  wire cfg_pm_wake;
  wire cfg_pm_wake_n;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_trn_pending_n;
  wire [6:0]cfg_vc_tcvc_map;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire n_0_pcie_bram_top;
  wire n_0_tready_thrtl_xhdl1_i_8;
  wire n_0_tready_thrtl_xhdl1_i_9;
  wire n_0_trn_in_packet_i_2;
  wire n_0_trn_in_packet_i_3;
  wire n_1000_pcie_block_i;
  wire n_1001_pcie_block_i;
  wire n_1002_pcie_block_i;
  wire n_1003_pcie_block_i;
  wire n_1004_pcie_block_i;
  wire n_1005_pcie_block_i;
  wire n_1006_pcie_block_i;
  wire n_1007_pcie_block_i;
  wire n_1008_pcie_block_i;
  wire n_1009_pcie_block_i;
  wire n_100_pcie_block_i;
  wire n_100_pcie_bram_top;
  wire n_1010_pcie_block_i;
  wire n_1011_pcie_block_i;
  wire n_1012_pcie_block_i;
  wire n_1013_pcie_block_i;
  wire n_1014_pcie_block_i;
  wire n_1015_pcie_block_i;
  wire n_1016_pcie_block_i;
  wire n_1017_pcie_block_i;
  wire n_1018_pcie_block_i;
  wire n_1019_pcie_block_i;
  wire n_101_pcie_block_i;
  wire n_101_pcie_bram_top;
  wire n_1020_pcie_block_i;
  wire n_1021_pcie_block_i;
  wire n_1022_pcie_block_i;
  wire n_1023_pcie_block_i;
  wire n_1024_pcie_block_i;
  wire n_1025_pcie_block_i;
  wire n_1026_pcie_block_i;
  wire n_1027_pcie_block_i;
  wire n_1028_pcie_block_i;
  wire n_1029_pcie_block_i;
  wire n_102_pcie_block_i;
  wire n_102_pcie_bram_top;
  wire n_1030_pcie_block_i;
  wire n_1031_pcie_block_i;
  wire n_1032_pcie_block_i;
  wire n_1033_pcie_block_i;
  wire n_1034_pcie_block_i;
  wire n_1035_pcie_block_i;
  wire n_1036_pcie_block_i;
  wire n_1037_pcie_block_i;
  wire n_1038_pcie_block_i;
  wire n_1039_pcie_block_i;
  wire n_103_pcie_block_i;
  wire n_103_pcie_bram_top;
  wire n_1040_pcie_block_i;
  wire n_1041_pcie_block_i;
  wire n_1042_pcie_block_i;
  wire n_1043_pcie_block_i;
  wire n_1044_pcie_block_i;
  wire n_1045_pcie_block_i;
  wire n_1046_pcie_block_i;
  wire n_1047_pcie_block_i;
  wire n_1048_pcie_block_i;
  wire n_1049_pcie_block_i;
  wire n_104_pcie_block_i;
  wire n_104_pcie_bram_top;
  wire n_1050_pcie_block_i;
  wire n_1051_pcie_block_i;
  wire n_1052_pcie_block_i;
  wire n_1053_pcie_block_i;
  wire n_1054_pcie_block_i;
  wire n_1055_pcie_block_i;
  wire n_1056_pcie_block_i;
  wire n_1057_pcie_block_i;
  wire n_1058_pcie_block_i;
  wire n_1059_pcie_block_i;
  wire n_105_pcie_block_i;
  wire n_105_pcie_bram_top;
  wire n_1060_pcie_block_i;
  wire n_1061_pcie_block_i;
  wire n_1062_pcie_block_i;
  wire n_1063_pcie_block_i;
  wire n_1064_pcie_block_i;
  wire n_1065_pcie_block_i;
  wire n_1066_pcie_block_i;
  wire n_1067_pcie_block_i;
  wire n_1068_pcie_block_i;
  wire n_1069_pcie_block_i;
  wire n_106_pcie_block_i;
  wire n_106_pcie_bram_top;
  wire n_1070_pcie_block_i;
  wire n_1071_pcie_block_i;
  wire n_1072_pcie_block_i;
  wire n_1073_pcie_block_i;
  wire n_1074_pcie_block_i;
  wire n_1075_pcie_block_i;
  wire n_1076_pcie_block_i;
  wire n_1077_pcie_block_i;
  wire n_1078_pcie_block_i;
  wire n_1079_pcie_block_i;
  wire n_107_pcie_block_i;
  wire n_107_pcie_bram_top;
  wire n_1080_pcie_block_i;
  wire n_1081_pcie_block_i;
  wire n_1082_pcie_block_i;
  wire n_1083_pcie_block_i;
  wire n_1084_pcie_block_i;
  wire n_1085_pcie_block_i;
  wire n_1086_pcie_block_i;
  wire n_1087_pcie_block_i;
  wire n_1088_pcie_block_i;
  wire n_1089_pcie_block_i;
  wire n_108_pcie_block_i;
  wire n_108_pcie_bram_top;
  wire n_1090_pcie_block_i;
  wire n_1091_pcie_block_i;
  wire n_1092_pcie_block_i;
  wire n_1093_pcie_block_i;
  wire n_1094_pcie_block_i;
  wire n_1095_pcie_block_i;
  wire n_1096_pcie_block_i;
  wire n_1097_pcie_block_i;
  wire n_1098_pcie_block_i;
  wire n_1099_pcie_block_i;
  wire n_109_pcie_bram_top;
  wire n_10_pcie_bram_top;
  wire n_1100_pcie_block_i;
  wire n_1101_pcie_block_i;
  wire n_1102_pcie_block_i;
  wire n_1103_pcie_block_i;
  wire n_110_pcie_bram_top;
  wire n_111_pcie_bram_top;
  wire n_112_pcie_bram_top;
  wire n_113_pcie_bram_top;
  wire n_1143_pcie_block_i;
  wire n_114_pcie_bram_top;
  wire n_115_pcie_bram_top;
  wire n_116_pcie_bram_top;
  wire n_117_pcie_bram_top;
  wire n_118_pcie_bram_top;
  wire n_119_pcie_bram_top;
  wire n_11_pcie_bram_top;
  wire n_120_pcie_bram_top;
  wire n_121_pcie_bram_top;
  wire n_122_pcie_bram_top;
  wire n_123_pcie_bram_top;
  wire n_124_pcie_bram_top;
  wire n_125_pcie_bram_top;
  wire n_126_pcie_bram_top;
  wire n_127_pcie_bram_top;
  wire n_128_pcie_bram_top;
  wire n_129_pcie_bram_top;
  wire n_12_pcie_bram_top;
  wire n_130_pcie_bram_top;
  wire n_131_pcie_bram_top;
  wire n_132_pcie_bram_top;
  wire n_133_pcie_bram_top;
  wire n_134_pcie_bram_top;
  wire n_135_pcie_bram_top;
  wire n_136_pcie_bram_top;
  wire n_13_pcie_bram_top;
  wire n_140_pcie_block_i;
  wire n_141_pcie_block_i;
  wire n_142_pcie_block_i;
  wire n_143_pcie_block_i;
  wire n_144_pcie_block_i;
  wire n_145_pcie_block_i;
  wire n_146_pcie_block_i;
  wire n_14_pcie_bram_top;
  wire n_155_pcie_block_i;
  wire n_156_pcie_block_i;
  wire n_157_pcie_block_i;
  wire n_158_pcie_block_i;
  wire n_159_pcie_block_i;
  wire n_15_pcie_bram_top;
  wire n_160_pcie_block_i;
  wire n_169_pcie_block_i;
  wire n_16_pcie_bram_top;
  wire n_172_pcie_block_i;
  wire n_173_pcie_block_i;
  wire n_174_pcie_block_i;
  wire n_175_pcie_block_i;
  wire n_176_pcie_block_i;
  wire n_177_pcie_block_i;
  wire n_178_pcie_block_i;
  wire n_179_pcie_block_i;
  wire n_17_pcie_bram_top;
  wire n_180_pcie_block_i;
  wire n_181_pcie_block_i;
  wire n_182_pcie_block_i;
  wire n_183_pcie_block_i;
  wire n_184_pcie_block_i;
  wire n_185_pcie_block_i;
  wire n_186_pcie_block_i;
  wire n_187_pcie_block_i;
  wire n_188_pcie_block_i;
  wire n_189_pcie_block_i;
  wire n_18_pcie_bram_top;
  wire n_190_pcie_block_i;
  wire n_191_pcie_block_i;
  wire n_192_pcie_block_i;
  wire n_193_pcie_block_i;
  wire n_194_pcie_block_i;
  wire n_195_pcie_block_i;
  wire n_19_pcie_bram_top;
  wire n_1_pcie_bram_top;
  wire n_20_pcie_bram_top;
  wire n_21_pcie_bram_top;
  wire n_22_pcie_bram_top;
  wire n_23_pcie_bram_top;
  wire n_24_pcie_bram_top;
  wire n_25_pcie_bram_top;
  wire n_26_pcie_bram_top;
  wire n_27_pcie_bram_top;
  wire n_28_pcie_bram_top;
  wire n_29_pcie_bram_top;
  wire n_2_pcie_bram_top;
  wire n_30_pcie_bram_top;
  wire n_31_pcie_bram_top;
  wire n_32_pcie_bram_top;
  wire n_33_pcie_bram_top;
  wire n_34_pcie_bram_top;
  wire n_35_pcie_bram_top;
  wire n_36_pcie_bram_top;
  wire n_37_pcie_bram_top;
  wire n_38_pcie_bram_top;
  wire n_39_pcie_bram_top;
  wire n_3_pcie_bram_top;
  wire n_40_pcie_bram_top;
  wire n_41_pcie_bram_top;
  wire n_42_pcie_bram_top;
  wire n_43_pcie_bram_top;
  wire n_44_pcie_bram_top;
  wire n_45_pcie_bram_top;
  wire n_46_pcie_bram_top;
  wire n_47_pcie_bram_top;
  wire n_48_pcie_bram_top;
  wire n_49_pcie_bram_top;
  wire n_4_pcie_bram_top;
  wire n_50_pcie_bram_top;
  wire n_51_pcie_bram_top;
  wire n_52_pcie_bram_top;
  wire n_53_pcie_bram_top;
  wire n_54_pcie_bram_top;
  wire n_55_pcie_bram_top;
  wire n_56_pcie_bram_top;
  wire n_57_pcie_bram_top;
  wire n_58_pcie_bram_top;
  wire n_59_pcie_bram_top;
  wire n_5_pcie_bram_top;
  wire n_60_pcie_bram_top;
  wire n_610_pcie_block_i;
  wire n_611_pcie_block_i;
  wire n_618_pcie_block_i;
  wire n_619_pcie_block_i;
  wire n_61_pcie_bram_top;
  wire n_62_pcie_bram_top;
  wire n_63_pcie_bram_top;
  wire n_64_pcie_bram_top;
  wire n_65_pcie_bram_top;
  wire n_66_pcie_bram_top;
  wire n_67_pcie_bram_top;
  wire n_687_pcie_block_i;
  wire n_688_pcie_block_i;
  wire n_689_pcie_block_i;
  wire n_68_pcie_bram_top;
  wire n_690_pcie_block_i;
  wire n_691_pcie_block_i;
  wire n_69_pcie_bram_top;
  wire n_6_pcie_bram_top;
  wire n_704_pcie_block_i;
  wire n_705_pcie_block_i;
  wire n_706_pcie_block_i;
  wire n_707_pcie_block_i;
  wire n_708_pcie_block_i;
  wire n_709_pcie_block_i;
  wire n_70_pcie_bram_top;
  wire n_710_pcie_block_i;
  wire n_711_pcie_block_i;
  wire n_712_pcie_block_i;
  wire n_713_pcie_block_i;
  wire n_714_pcie_block_i;
  wire n_715_pcie_block_i;
  wire n_716_pcie_block_i;
  wire n_717_pcie_block_i;
  wire n_718_pcie_block_i;
  wire n_719_pcie_block_i;
  wire n_71_pcie_bram_top;
  wire n_720_pcie_block_i;
  wire n_721_pcie_block_i;
  wire n_722_pcie_block_i;
  wire n_723_pcie_block_i;
  wire n_724_pcie_block_i;
  wire n_725_pcie_block_i;
  wire n_726_pcie_block_i;
  wire n_727_pcie_block_i;
  wire n_728_pcie_block_i;
  wire n_729_pcie_block_i;
  wire n_72_pcie_block_i;
  wire n_72_pcie_bram_top;
  wire n_730_pcie_block_i;
  wire n_731_pcie_block_i;
  wire n_732_pcie_block_i;
  wire n_733_pcie_block_i;
  wire n_734_pcie_block_i;
  wire n_735_pcie_block_i;
  wire n_736_pcie_block_i;
  wire n_737_pcie_block_i;
  wire n_738_pcie_block_i;
  wire n_739_pcie_block_i;
  wire n_73_pcie_bram_top;
  wire n_740_pcie_block_i;
  wire n_741_pcie_block_i;
  wire n_742_pcie_block_i;
  wire n_743_pcie_block_i;
  wire n_744_pcie_block_i;
  wire n_745_pcie_block_i;
  wire n_746_pcie_block_i;
  wire n_747_pcie_block_i;
  wire n_748_pcie_block_i;
  wire n_749_pcie_block_i;
  wire n_74_pcie_bram_top;
  wire n_750_pcie_block_i;
  wire n_751_pcie_block_i;
  wire n_752_pcie_block_i;
  wire n_753_pcie_block_i;
  wire n_754_pcie_block_i;
  wire n_755_pcie_block_i;
  wire n_756_pcie_block_i;
  wire n_757_pcie_block_i;
  wire n_758_pcie_block_i;
  wire n_759_pcie_block_i;
  wire n_75_pcie_block_i;
  wire n_75_pcie_bram_top;
  wire n_760_pcie_block_i;
  wire n_761_pcie_block_i;
  wire n_762_pcie_block_i;
  wire n_763_pcie_block_i;
  wire n_764_pcie_block_i;
  wire n_765_pcie_block_i;
  wire n_766_pcie_block_i;
  wire n_767_pcie_block_i;
  wire n_768_pcie_block_i;
  wire n_769_pcie_block_i;
  wire n_76_pcie_block_i;
  wire n_76_pcie_bram_top;
  wire n_770_pcie_block_i;
  wire n_771_pcie_block_i;
  wire n_772_pcie_block_i;
  wire n_773_pcie_block_i;
  wire n_774_pcie_block_i;
  wire n_775_pcie_block_i;
  wire n_776_pcie_block_i;
  wire n_777_pcie_block_i;
  wire n_778_pcie_block_i;
  wire n_779_pcie_block_i;
  wire n_77_pcie_block_i;
  wire n_77_pcie_bram_top;
  wire n_780_pcie_block_i;
  wire n_781_pcie_block_i;
  wire n_782_pcie_block_i;
  wire n_783_pcie_block_i;
  wire n_784_pcie_block_i;
  wire n_785_pcie_block_i;
  wire n_786_pcie_block_i;
  wire n_787_pcie_block_i;
  wire n_788_pcie_block_i;
  wire n_789_pcie_block_i;
  wire n_78_pcie_block_i;
  wire n_78_pcie_bram_top;
  wire n_790_pcie_block_i;
  wire n_791_pcie_block_i;
  wire n_792_pcie_block_i;
  wire n_793_pcie_block_i;
  wire n_794_pcie_block_i;
  wire n_795_pcie_block_i;
  wire n_796_pcie_block_i;
  wire n_797_pcie_block_i;
  wire n_798_pcie_block_i;
  wire n_799_pcie_block_i;
  wire n_79_pcie_bram_top;
  wire n_7_pcie_bram_top;
  wire n_800_pcie_block_i;
  wire n_801_pcie_block_i;
  wire n_802_pcie_block_i;
  wire n_803_pcie_block_i;
  wire n_804_pcie_block_i;
  wire n_805_pcie_block_i;
  wire n_806_pcie_block_i;
  wire n_807_pcie_block_i;
  wire n_808_pcie_block_i;
  wire n_809_pcie_block_i;
  wire n_80_pcie_bram_top;
  wire n_810_pcie_block_i;
  wire n_811_pcie_block_i;
  wire n_812_pcie_block_i;
  wire n_813_pcie_block_i;
  wire n_814_pcie_block_i;
  wire n_815_pcie_block_i;
  wire n_816_pcie_block_i;
  wire n_817_pcie_block_i;
  wire n_818_pcie_block_i;
  wire n_819_pcie_block_i;
  wire n_81_pcie_bram_top;
  wire n_820_pcie_block_i;
  wire n_821_pcie_block_i;
  wire n_822_pcie_block_i;
  wire n_823_pcie_block_i;
  wire n_824_pcie_block_i;
  wire n_825_pcie_block_i;
  wire n_826_pcie_block_i;
  wire n_827_pcie_block_i;
  wire n_828_pcie_block_i;
  wire n_829_pcie_block_i;
  wire n_82_pcie_bram_top;
  wire n_830_pcie_block_i;
  wire n_831_pcie_block_i;
  wire n_832_pcie_block_i;
  wire n_833_pcie_block_i;
  wire n_834_pcie_block_i;
  wire n_835_pcie_block_i;
  wire n_836_pcie_block_i;
  wire n_837_pcie_block_i;
  wire n_838_pcie_block_i;
  wire n_839_pcie_block_i;
  wire n_83_pcie_bram_top;
  wire n_840_pcie_block_i;
  wire n_841_pcie_block_i;
  wire n_842_pcie_block_i;
  wire n_843_pcie_block_i;
  wire n_844_pcie_block_i;
  wire n_845_pcie_block_i;
  wire n_846_pcie_block_i;
  wire n_847_pcie_block_i;
  wire n_848_pcie_block_i;
  wire n_849_pcie_block_i;
  wire n_84_pcie_block_i;
  wire n_84_pcie_bram_top;
  wire n_850_pcie_block_i;
  wire n_851_pcie_block_i;
  wire n_852_pcie_block_i;
  wire n_853_pcie_block_i;
  wire n_854_pcie_block_i;
  wire n_855_pcie_block_i;
  wire n_856_pcie_block_i;
  wire n_857_pcie_block_i;
  wire n_858_pcie_block_i;
  wire n_859_pcie_block_i;
  wire n_85_pcie_block_i;
  wire n_85_pcie_bram_top;
  wire n_860_pcie_block_i;
  wire n_861_pcie_block_i;
  wire n_862_pcie_block_i;
  wire n_863_pcie_block_i;
  wire n_864_pcie_block_i;
  wire n_865_pcie_block_i;
  wire n_866_pcie_block_i;
  wire n_867_pcie_block_i;
  wire n_868_pcie_block_i;
  wire n_869_pcie_block_i;
  wire n_86_pcie_block_i;
  wire n_86_pcie_bram_top;
  wire n_870_pcie_block_i;
  wire n_871_pcie_block_i;
  wire n_872_pcie_block_i;
  wire n_873_pcie_block_i;
  wire n_874_pcie_block_i;
  wire n_875_pcie_block_i;
  wire n_876_pcie_block_i;
  wire n_877_pcie_block_i;
  wire n_878_pcie_block_i;
  wire n_879_pcie_block_i;
  wire n_87_pcie_block_i;
  wire n_87_pcie_bram_top;
  wire n_880_pcie_block_i;
  wire n_881_pcie_block_i;
  wire n_882_pcie_block_i;
  wire n_883_pcie_block_i;
  wire n_884_pcie_block_i;
  wire n_885_pcie_block_i;
  wire n_886_pcie_block_i;
  wire n_887_pcie_block_i;
  wire n_888_pcie_block_i;
  wire n_889_pcie_block_i;
  wire n_88_pcie_block_i;
  wire n_88_pcie_bram_top;
  wire n_890_pcie_block_i;
  wire n_891_pcie_block_i;
  wire n_892_pcie_block_i;
  wire n_893_pcie_block_i;
  wire n_894_pcie_block_i;
  wire n_895_pcie_block_i;
  wire n_896_pcie_block_i;
  wire n_897_pcie_block_i;
  wire n_898_pcie_block_i;
  wire n_899_pcie_block_i;
  wire n_89_pcie_block_i;
  wire n_89_pcie_bram_top;
  wire n_8_pcie_bram_top;
  wire n_900_pcie_block_i;
  wire n_901_pcie_block_i;
  wire n_902_pcie_block_i;
  wire n_903_pcie_block_i;
  wire n_904_pcie_block_i;
  wire n_905_pcie_block_i;
  wire n_906_pcie_block_i;
  wire n_907_pcie_block_i;
  wire n_908_pcie_block_i;
  wire n_909_pcie_block_i;
  wire n_90_pcie_block_i;
  wire n_90_pcie_bram_top;
  wire n_910_pcie_block_i;
  wire n_911_pcie_block_i;
  wire n_912_pcie_block_i;
  wire n_913_pcie_block_i;
  wire n_914_pcie_block_i;
  wire n_915_pcie_block_i;
  wire n_916_pcie_block_i;
  wire n_917_pcie_block_i;
  wire n_918_pcie_block_i;
  wire n_919_pcie_block_i;
  wire n_91_pcie_block_i;
  wire n_91_pcie_bram_top;
  wire n_920_pcie_block_i;
  wire n_921_pcie_block_i;
  wire n_922_pcie_block_i;
  wire n_923_pcie_block_i;
  wire n_924_pcie_block_i;
  wire n_925_pcie_block_i;
  wire n_926_pcie_block_i;
  wire n_927_pcie_block_i;
  wire n_928_pcie_block_i;
  wire n_929_pcie_block_i;
  wire n_92_pcie_block_i;
  wire n_92_pcie_bram_top;
  wire n_930_pcie_block_i;
  wire n_931_pcie_block_i;
  wire n_932_pcie_block_i;
  wire n_933_pcie_block_i;
  wire n_934_pcie_block_i;
  wire n_935_pcie_block_i;
  wire n_936_pcie_block_i;
  wire n_937_pcie_block_i;
  wire n_938_pcie_block_i;
  wire n_939_pcie_block_i;
  wire n_93_pcie_block_i;
  wire n_93_pcie_bram_top;
  wire n_940_pcie_block_i;
  wire n_941_pcie_block_i;
  wire n_942_pcie_block_i;
  wire n_943_pcie_block_i;
  wire n_944_pcie_block_i;
  wire n_945_pcie_block_i;
  wire n_946_pcie_block_i;
  wire n_947_pcie_block_i;
  wire n_948_pcie_block_i;
  wire n_949_pcie_block_i;
  wire n_94_pcie_block_i;
  wire n_94_pcie_bram_top;
  wire n_950_pcie_block_i;
  wire n_951_pcie_block_i;
  wire n_952_pcie_block_i;
  wire n_953_pcie_block_i;
  wire n_954_pcie_block_i;
  wire n_955_pcie_block_i;
  wire n_956_pcie_block_i;
  wire n_957_pcie_block_i;
  wire n_958_pcie_block_i;
  wire n_959_pcie_block_i;
  wire n_95_pcie_block_i;
  wire n_95_pcie_bram_top;
  wire n_960_pcie_block_i;
  wire n_961_pcie_block_i;
  wire n_962_pcie_block_i;
  wire n_963_pcie_block_i;
  wire n_964_pcie_block_i;
  wire n_965_pcie_block_i;
  wire n_966_pcie_block_i;
  wire n_967_pcie_block_i;
  wire n_968_pcie_block_i;
  wire n_969_pcie_block_i;
  wire n_96_pcie_block_i;
  wire n_96_pcie_bram_top;
  wire n_970_pcie_block_i;
  wire n_971_pcie_block_i;
  wire n_972_pcie_block_i;
  wire n_973_pcie_block_i;
  wire n_974_pcie_block_i;
  wire n_975_pcie_block_i;
  wire n_976_pcie_block_i;
  wire n_977_pcie_block_i;
  wire n_978_pcie_block_i;
  wire n_979_pcie_block_i;
  wire n_97_pcie_bram_top;
  wire n_980_pcie_block_i;
  wire n_981_pcie_block_i;
  wire n_982_pcie_block_i;
  wire n_983_pcie_block_i;
  wire n_984_pcie_block_i;
  wire n_985_pcie_block_i;
  wire n_986_pcie_block_i;
  wire n_987_pcie_block_i;
  wire n_988_pcie_block_i;
  wire n_989_pcie_block_i;
  wire n_98_pcie_block_i;
  wire n_98_pcie_bram_top;
  wire n_990_pcie_block_i;
  wire n_991_pcie_block_i;
  wire n_992_pcie_block_i;
  wire n_993_pcie_block_i;
  wire n_994_pcie_block_i;
  wire n_995_pcie_block_i;
  wire n_996_pcie_block_i;
  wire n_997_pcie_block_i;
  wire n_998_pcie_block_i;
  wire n_999_pcie_block_i;
  wire n_99_pcie_block_i;
  wire n_99_pcie_bram_top;
  wire n_9_pcie_bram_top;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire pipe_pclk_in;
  wire pipe_rx0_chanisaligned;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire pipe_rx1_chanisaligned;
  wire pipe_rx1_elec_idle;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire pipe_rx1_valid;
  wire pipe_rx2_chanisaligned;
  wire pipe_rx2_elec_idle;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire pipe_rx2_valid;
  wire pipe_rx3_chanisaligned;
  wire pipe_rx3_elec_idle;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire pipe_rx3_valid;
  wire pipe_rx4_polarity_i;
  wire pipe_rx5_polarity_i;
  wire pipe_rx6_polarity_i;
  wire pipe_rx7_polarity_i;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [15:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [1:0]pipe_tx0_powerdown;
  wire [1:0]pipe_tx1_char_is_k;
  wire pipe_tx1_compliance;
  wire [15:0]pipe_tx1_data;
  wire pipe_tx1_elec_idle;
  wire [1:0]pipe_tx1_powerdown;
  wire [1:0]pipe_tx2_char_is_k;
  wire pipe_tx2_compliance;
  wire [15:0]pipe_tx2_data;
  wire pipe_tx2_elec_idle;
  wire [1:0]pipe_tx2_powerdown;
  wire [1:0]pipe_tx3_char_is_k;
  wire pipe_tx3_compliance;
  wire [15:0]pipe_tx3_data;
  wire pipe_tx3_elec_idle;
  wire [1:0]pipe_tx3_powerdown;
  wire [1:0]pipe_tx4_char_is_k_i;
  wire pipe_tx4_compliance_i;
  wire [15:0]pipe_tx4_data_i;
  wire pipe_tx4_elec_idle_i;
  wire [1:0]pipe_tx4_powerdown_i;
  wire [1:0]pipe_tx5_char_is_k_i;
  wire pipe_tx5_compliance_i;
  wire [15:0]pipe_tx5_data_i;
  wire pipe_tx5_elec_idle_i;
  wire [1:0]pipe_tx5_powerdown_i;
  wire [1:0]pipe_tx6_char_is_k_i;
  wire pipe_tx6_compliance_i;
  wire [15:0]pipe_tx6_data_i;
  wire pipe_tx6_elec_idle_i;
  wire [1:0]pipe_tx6_powerdown_i;
  wire [1:0]pipe_tx7_char_is_k_i;
  wire pipe_tx7_compliance_i;
  wire [15:0]pipe_tx7_data_i;
  wire pipe_tx7_elec_idle_i;
  wire [1:0]pipe_tx7_powerdown_i;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire pipe_tx_rate;
  wire pipe_tx_rcvr_det;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_phy_lnk_up_n;
  wire pl_received_hot_rst;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire received_func_lvl_rst_n;
  wire rsrc_rdy_filtered10_out;
  wire rx_np_ok;
  wire rx_np_req;
  wire sys_rst_n;
  wire tbuf_av_min_trig;
  wire tcfg_req_thrtl;
  wire trn_lnk_up;
  wire [6:0]trn_rbar_hit;
  wire [63:0]trn_rd;
  wire trn_rdst_rdy;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire [0:0]trn_rrem;
  wire trn_rsof;
  wire trn_rsrc_dsc;
  wire trn_rsrc_dsc_d;
  wire trn_rsrc_rdy;
  wire [5:0]trn_tbuf_av;
  wire trn_tcfg_gnt;
  wire trn_tcfg_req;
  wire [63:0]trn_td;
  wire trn_tdst_rdy;
  wire trn_teof;
  wire [0:0]trn_trem;
  wire trn_tsof;
  wire trn_tsrc_rdy;
  wire tx_err_drop;
  wire user_rst_n;
  wire [127:64]NLW_pcie_block_i_TRNRD_UNCONNECTED;
  wire [1:1]NLW_pcie_block_i_TRNRREM_UNCONNECTED;
  wire [3:1]NLW_pcie_block_i_TRNTDSTRDY_UNCONNECTED;

LUT1 #(
    .INIT(2'h1)) 
     \cfg_bus_number_d[7]_i_2 
       (.I0(cfg_msg_received),
        .O(E));
LUT1 #(
    .INIT(2'h1)) 
     cfg_err_aer_headerlog_set_INST_0
       (.I0(cfg_err_aer_headerlog_set_n),
        .O(cfg_err_aer_headerlog_set));
LUT1 #(
    .INIT(2'h1)) 
     cfg_err_cpl_rdy_INST_0
       (.I0(cfg_err_cpl_rdy_n),
        .O(cfg_err_cpl_rdy));
LUT1 #(
    .INIT(2'h1)) 
     cfg_interrupt_rdy_INST_0
       (.I0(cfg_interrupt_rdy_n),
        .O(cfg_interrupt_rdy));
LUT1 #(
    .INIT(2'h1)) 
     cfg_mgmt_rd_wr_done_INST_0
       (.I0(cfg_mgmt_rd_wr_done_n),
        .O(cfg_mgmt_rd_wr_done));
LUT1 #(
    .INIT(2'h1)) 
     cfg_received_func_lvl_rst_INST_0
       (.I0(received_func_lvl_rst_n),
        .O(cfg_received_func_lvl_rst));
LUT6 #(
    .INIT(64'h0000270000000000)) 
     m_axis_rx_tvalid_xhdl2_i_2
       (.I0(trn_reof),
        .I1(trn_rdst_rdy),
        .I2(trn_rsof),
        .I3(I2),
        .I4(trn_rsrc_dsc_d),
        .I5(trn_rsrc_dsc),
        .O(O6));
(* box_type = "PRIMITIVE" *) 
   PCIE_2_1 #(
    .AER_BASE_PTR(12'h000),
    .AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .AER_CAP_ID(16'h0001),
    .AER_CAP_MULTIHEADER("FALSE"),
    .AER_CAP_NEXTPTR(12'h000),
    .AER_CAP_ON("FALSE"),
    .AER_CAP_OPTIONAL_ERR_SUPPORT(24'h000000),
    .AER_CAP_PERMIT_ROOTERR_UPDATE("FALSE"),
    .AER_CAP_VERSION(4'h1),
    .ALLOW_X8_GEN2("FALSE"),
    .BAR0(32'hFFFFFC00),
    .BAR1(32'h00000000),
    .BAR2(32'h00000000),
    .BAR3(32'h00000000),
    .BAR4(32'h00000000),
    .BAR5(32'h00000000),
    .CAPABILITIES_PTR(8'h40),
    .CARDBUS_CIS_POINTER(32'h00000000),
    .CFG_ECRC_ERR_CPLSTAT(0),
    .CLASS_CODE(24'h058000),
    .CMD_INTX_IMPLEMENTED("TRUE"),
    .CPL_TIMEOUT_DISABLE_SUPPORTED("FALSE"),
    .CPL_TIMEOUT_RANGES_SUPPORTED(4'h2),
    .CRM_MODULE_RSTS(7'h00),
    .DEV_CAP2_ARI_FORWARDING_SUPPORTED("FALSE"),
    .DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED("FALSE"),
    .DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED("FALSE"),
    .DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED("FALSE"),
    .DEV_CAP2_CAS128_COMPLETER_SUPPORTED("FALSE"),
    .DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED("FALSE"),
    .DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED("FALSE"),
    .DEV_CAP2_LTR_MECHANISM_SUPPORTED("FALSE"),
    .DEV_CAP2_MAX_ENDEND_TLP_PREFIXES(2'h0),
    .DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING("FALSE"),
    .DEV_CAP2_TPH_COMPLETER_SUPPORTED(2'h0),
    .DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE("TRUE"),
    .DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE("TRUE"),
    .DEV_CAP_ENDPOINT_L0S_LATENCY(0),
    .DEV_CAP_ENDPOINT_L1_LATENCY(7),
    .DEV_CAP_EXT_TAG_SUPPORTED("FALSE"),
    .DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE("FALSE"),
    .DEV_CAP_MAX_PAYLOAD_SUPPORTED(3),
    .DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT(0),
    .DEV_CAP_ROLE_BASED_ERROR("TRUE"),
    .DEV_CAP_RSVD_14_12(0),
    .DEV_CAP_RSVD_17_16(0),
    .DEV_CAP_RSVD_31_29(0),
    .DEV_CONTROL_AUX_POWER_SUPPORTED("FALSE"),
    .DEV_CONTROL_EXT_TAG_DEFAULT("FALSE"),
    .DISABLE_ASPM_L1_TIMER("FALSE"),
    .DISABLE_BAR_FILTERING("FALSE"),
    .DISABLE_ERR_MSG("FALSE"),
    .DISABLE_ID_CHECK("FALSE"),
    .DISABLE_LANE_REVERSAL("TRUE"),
    .DISABLE_LOCKED_FILTER("FALSE"),
    .DISABLE_PPM_FILTER("FALSE"),
    .DISABLE_RX_POISONED_RESP("FALSE"),
    .DISABLE_RX_TC_FILTER("FALSE"),
    .DISABLE_SCRAMBLING("FALSE"),
    .DNSTREAM_LINK_NUM(8'h00),
    .DSN_BASE_PTR(12'h100),
    .DSN_CAP_ID(16'h0003),
    .DSN_CAP_NEXTPTR(12'h000),
    .DSN_CAP_ON("TRUE"),
    .DSN_CAP_VERSION(4'h1),
    .ENABLE_MSG_ROUTE(11'h000),
    .ENABLE_RX_TD_ECRC_TRIM("FALSE"),
    .ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED("FALSE"),
    .ENTER_RVRY_EI_L0("TRUE"),
    .EXIT_LOOPBACK_ON_EI("TRUE"),
    .EXPANSION_ROM(32'h00000000),
    .EXT_CFG_CAP_PTR(6'h3F),
    .EXT_CFG_XP_CAP_PTR(10'h3FF),
    .HEADER_TYPE(8'h00),
    .INFER_EI(5'h00),
    .INTERRUPT_PIN(8'h01),
    .INTERRUPT_STAT_AUTO("TRUE"),
    .IS_SWITCH("FALSE"),
    .LAST_CONFIG_DWORD(10'h3FF),
    .LINK_CAP_ASPM_OPTIONALITY("FALSE"),
    .LINK_CAP_ASPM_SUPPORT(1),
    .LINK_CAP_CLOCK_POWER_MANAGEMENT("FALSE"),
    .LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP("FALSE"),
    .LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1(7),
    .LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2(7),
    .LINK_CAP_L0S_EXIT_LATENCY_GEN1(7),
    .LINK_CAP_L0S_EXIT_LATENCY_GEN2(7),
    .LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1(7),
    .LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2(7),
    .LINK_CAP_L1_EXIT_LATENCY_GEN1(7),
    .LINK_CAP_L1_EXIT_LATENCY_GEN2(7),
    .LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP("FALSE"),
    .LINK_CAP_MAX_LINK_SPEED(4'h2),
    .LINK_CAP_MAX_LINK_WIDTH(6'h04),
    .LINK_CAP_RSVD_23(0),
    .LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE("FALSE"),
    .LINK_CONTROL_RCB(0),
    .LINK_CTRL2_DEEMPHASIS("FALSE"),
    .LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE("FALSE"),
    .LINK_CTRL2_TARGET_LINK_SPEED(4'h2),
    .LINK_STATUS_SLOT_CLOCK_CONFIG("TRUE"),
    .LL_ACK_TIMEOUT(15'h0000),
    .LL_ACK_TIMEOUT_EN("FALSE"),
    .LL_ACK_TIMEOUT_FUNC(0),
    .LL_REPLAY_TIMEOUT(15'h0000),
    .LL_REPLAY_TIMEOUT_EN("FALSE"),
    .LL_REPLAY_TIMEOUT_FUNC(1),
    .LTSSM_MAX_LINK_WIDTH(6'h04),
    .MPS_FORCE("FALSE"),
    .MSIX_BASE_PTR(8'h9C),
    .MSIX_CAP_ID(8'h11),
    .MSIX_CAP_NEXTPTR(8'h00),
    .MSIX_CAP_ON("FALSE"),
    .MSIX_CAP_PBA_BIR(0),
    .MSIX_CAP_PBA_OFFSET(29'h00000000),
    .MSIX_CAP_TABLE_BIR(0),
    .MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .MSIX_CAP_TABLE_SIZE(11'h000),
    .MSI_BASE_PTR(8'h48),
    .MSI_CAP_64_BIT_ADDR_CAPABLE("TRUE"),
    .MSI_CAP_ID(8'h05),
    .MSI_CAP_MULTIMSGCAP(0),
    .MSI_CAP_MULTIMSG_EXTENSION(0),
    .MSI_CAP_NEXTPTR(8'h60),
    .MSI_CAP_ON("TRUE"),
    .MSI_CAP_PER_VECTOR_MASKING_CAPABLE("FALSE"),
    .N_FTS_COMCLK_GEN1(255),
    .N_FTS_COMCLK_GEN2(255),
    .N_FTS_GEN1(255),
    .N_FTS_GEN2(255),
    .PCIE_BASE_PTR(8'h60),
    .PCIE_CAP_CAPABILITY_ID(8'h10),
    .PCIE_CAP_CAPABILITY_VERSION(4'h2),
    .PCIE_CAP_DEVICE_PORT_TYPE(4'h0),
    .PCIE_CAP_NEXTPTR(8'h00),
    .PCIE_CAP_ON("TRUE"),
    .PCIE_CAP_RSVD_15_14(0),
    .PCIE_CAP_SLOT_IMPLEMENTED("FALSE"),
    .PCIE_REVISION(2),
    .PL_AUTO_CONFIG(0),
    .PL_FAST_TRAIN("FALSE"),
    .PM_ASPML0S_TIMEOUT(15'h0000),
    .PM_ASPML0S_TIMEOUT_EN("FALSE"),
    .PM_ASPML0S_TIMEOUT_FUNC(0),
    .PM_ASPM_FASTEXIT("FALSE"),
    .PM_BASE_PTR(8'h40),
    .PM_CAP_AUXCURRENT(0),
    .PM_CAP_D1SUPPORT("FALSE"),
    .PM_CAP_D2SUPPORT("FALSE"),
    .PM_CAP_DSI("FALSE"),
    .PM_CAP_ID(8'h01),
    .PM_CAP_NEXTPTR(8'h48),
    .PM_CAP_ON("TRUE"),
    .PM_CAP_PMESUPPORT(5'h0F),
    .PM_CAP_PME_CLOCK("FALSE"),
    .PM_CAP_RSVD_04(0),
    .PM_CAP_VERSION(3),
    .PM_CSR_B2B3("FALSE"),
    .PM_CSR_BPCCEN("FALSE"),
    .PM_CSR_NOSOFTRST("TRUE"),
    .PM_DATA0(8'h00),
    .PM_DATA1(8'h00),
    .PM_DATA2(8'h00),
    .PM_DATA3(8'h00),
    .PM_DATA4(8'h00),
    .PM_DATA5(8'h00),
    .PM_DATA6(8'h00),
    .PM_DATA7(8'h00),
    .PM_DATA_SCALE0(2'h0),
    .PM_DATA_SCALE1(2'h0),
    .PM_DATA_SCALE2(2'h0),
    .PM_DATA_SCALE3(2'h0),
    .PM_DATA_SCALE4(2'h0),
    .PM_DATA_SCALE5(2'h0),
    .PM_DATA_SCALE6(2'h0),
    .PM_DATA_SCALE7(2'h0),
    .PM_MF("FALSE"),
    .RBAR_BASE_PTR(12'h000),
    .RBAR_CAP_CONTROL_ENCODEDBAR0(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR1(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR2(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR3(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR4(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR5(5'h00),
    .RBAR_CAP_ID(16'h0015),
    .RBAR_CAP_INDEX0(3'h0),
    .RBAR_CAP_INDEX1(3'h0),
    .RBAR_CAP_INDEX2(3'h0),
    .RBAR_CAP_INDEX3(3'h0),
    .RBAR_CAP_INDEX4(3'h0),
    .RBAR_CAP_INDEX5(3'h0),
    .RBAR_CAP_NEXTPTR(12'h000),
    .RBAR_CAP_ON("FALSE"),
    .RBAR_CAP_SUP0(32'h00000001),
    .RBAR_CAP_SUP1(32'h00000001),
    .RBAR_CAP_SUP2(32'h00000001),
    .RBAR_CAP_SUP3(32'h00000001),
    .RBAR_CAP_SUP4(32'h00000001),
    .RBAR_CAP_SUP5(32'h00000001),
    .RBAR_CAP_VERSION(4'h1),
    .RBAR_NUM(3'h0),
    .RECRC_CHK(0),
    .RECRC_CHK_TRIM("FALSE"),
    .ROOT_CAP_CRS_SW_VISIBILITY("FALSE"),
    .RP_AUTO_SPD(2'h1),
    .RP_AUTO_SPD_LOOPCNT(5'h1F),
    .SELECT_DLL_IF("FALSE"),
    .SIM_VERSION("1.0"),
    .SLOT_CAP_ATT_BUTTON_PRESENT("FALSE"),
    .SLOT_CAP_ATT_INDICATOR_PRESENT("FALSE"),
    .SLOT_CAP_ELEC_INTERLOCK_PRESENT("FALSE"),
    .SLOT_CAP_HOTPLUG_CAPABLE("FALSE"),
    .SLOT_CAP_HOTPLUG_SURPRISE("FALSE"),
    .SLOT_CAP_MRL_SENSOR_PRESENT("FALSE"),
    .SLOT_CAP_NO_CMD_COMPLETED_SUPPORT("FALSE"),
    .SLOT_CAP_PHYSICAL_SLOT_NUM(13'h0000),
    .SLOT_CAP_POWER_CONTROLLER_PRESENT("FALSE"),
    .SLOT_CAP_POWER_INDICATOR_PRESENT("FALSE"),
    .SLOT_CAP_SLOT_POWER_LIMIT_SCALE(0),
    .SLOT_CAP_SLOT_POWER_LIMIT_VALUE(8'h00),
    .SPARE_BIT0(0),
    .SPARE_BIT1(0),
    .SPARE_BIT2(0),
    .SPARE_BIT3(0),
    .SPARE_BIT4(0),
    .SPARE_BIT5(0),
    .SPARE_BIT6(0),
    .SPARE_BIT7(0),
    .SPARE_BIT8(0),
    .SPARE_BYTE0(8'h00),
    .SPARE_BYTE1(8'h00),
    .SPARE_BYTE2(8'h00),
    .SPARE_BYTE3(8'h00),
    .SPARE_WORD0(32'h00000000),
    .SPARE_WORD1(32'h00000000),
    .SPARE_WORD2(32'h00000000),
    .SPARE_WORD3(32'h00000000),
    .SSL_MESSAGE_AUTO("FALSE"),
    .TECRC_EP_INV("FALSE"),
    .TL_RBYPASS("FALSE"),
    .TL_RX_RAM_RADDR_LATENCY(0),
    .TL_RX_RAM_RDATA_LATENCY(2),
    .TL_RX_RAM_WRITE_LATENCY(0),
    .TL_TFC_DISABLE("FALSE"),
    .TL_TX_CHECKS_DISABLE("FALSE"),
    .TL_TX_RAM_RADDR_LATENCY(0),
    .TL_TX_RAM_RDATA_LATENCY(2),
    .TL_TX_RAM_WRITE_LATENCY(0),
    .TRN_DW("FALSE"),
    .TRN_NP_FC("TRUE"),
    .UPCONFIG_CAPABLE("TRUE"),
    .UPSTREAM_FACING("TRUE"),
    .UR_ATOMIC("FALSE"),
    .UR_CFG1("TRUE"),
    .UR_INV_REQ("TRUE"),
    .UR_PRS_RESPONSE("TRUE"),
    .USER_CLK2_DIV2("FALSE"),
    .USER_CLK_FREQ(3),
    .USE_RID_PINS("FALSE"),
    .VC0_CPL_INFINITE("TRUE"),
    .VC0_RX_RAM_LIMIT(13'h0FFF),
    .VC0_TOTAL_CREDITS_CD(973),
    .VC0_TOTAL_CREDITS_CH(36),
    .VC0_TOTAL_CREDITS_NPD(24),
    .VC0_TOTAL_CREDITS_NPH(12),
    .VC0_TOTAL_CREDITS_PD(949),
    .VC0_TOTAL_CREDITS_PH(32),
    .VC0_TX_LASTPACKET(30),
    .VC_BASE_PTR(12'h000),
    .VC_CAP_ID(16'h0002),
    .VC_CAP_NEXTPTR(12'h000),
    .VC_CAP_ON("FALSE"),
    .VC_CAP_REJECT_SNOOP_TRANSACTIONS("FALSE"),
    .VC_CAP_VERSION(4'h1),
    .VSEC_BASE_PTR(12'h000),
    .VSEC_CAP_HDR_ID(16'h1234),
    .VSEC_CAP_HDR_LENGTH(12'h018),
    .VSEC_CAP_HDR_REVISION(4'h1),
    .VSEC_CAP_ID(16'h000B),
    .VSEC_CAP_IS_LINK_VISIBLE("TRUE"),
    .VSEC_CAP_NEXTPTR(12'h000),
    .VSEC_CAP_ON("FALSE"),
    .VSEC_CAP_VERSION(4'h1)) 
     pcie_block_i
       (.CFGAERECRCCHECKEN(cfg_aer_ecrc_check_en),
        .CFGAERECRCGENEN(cfg_aer_ecrc_gen_en),
        .CFGAERINTERRUPTMSGNUM(cfg_aer_interrupt_msgnum),
        .CFGAERROOTERRCORRERRRECEIVED(cfg_aer_rooterr_corr_err_received),
        .CFGAERROOTERRCORRERRREPORTINGEN(cfg_aer_rooterr_corr_err_reporting_en),
        .CFGAERROOTERRFATALERRRECEIVED(cfg_aer_rooterr_fatal_err_received),
        .CFGAERROOTERRFATALERRREPORTINGEN(cfg_aer_rooterr_fatal_err_reporting_en),
        .CFGAERROOTERRNONFATALERRRECEIVED(cfg_aer_rooterr_non_fatal_err_received),
        .CFGAERROOTERRNONFATALERRREPORTINGEN(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .CFGBRIDGESERREN(cfg_bridge_serr_en),
        .CFGCOMMANDBUSMASTERENABLE(cfg_command[2]),
        .CFGCOMMANDINTERRUPTDISABLE(cfg_command[4]),
        .CFGCOMMANDIOENABLE(cfg_command[0]),
        .CFGCOMMANDMEMENABLE(cfg_command[1]),
        .CFGCOMMANDSERREN(cfg_command[3]),
        .CFGDEVCONTROL2ARIFORWARDEN(cfg_dcommand2[5]),
        .CFGDEVCONTROL2ATOMICEGRESSBLOCK(cfg_dcommand2[7]),
        .CFGDEVCONTROL2ATOMICREQUESTEREN(cfg_dcommand2[6]),
        .CFGDEVCONTROL2CPLTIMEOUTDIS(cfg_dcommand2[4]),
        .CFGDEVCONTROL2CPLTIMEOUTVAL(cfg_dcommand2[3:0]),
        .CFGDEVCONTROL2IDOCPLEN(cfg_dcommand2[9]),
        .CFGDEVCONTROL2IDOREQEN(cfg_dcommand2[8]),
        .CFGDEVCONTROL2LTREN(cfg_dcommand2[10]),
        .CFGDEVCONTROL2TLPPREFIXBLOCK(cfg_dcommand2[11]),
        .CFGDEVCONTROLAUXPOWEREN(cfg_dcommand[10]),
        .CFGDEVCONTROLCORRERRREPORTINGEN(cfg_dcommand[0]),
        .CFGDEVCONTROLENABLERO(cfg_dcommand[4]),
        .CFGDEVCONTROLEXTTAGEN(cfg_dcommand[8]),
        .CFGDEVCONTROLFATALERRREPORTINGEN(cfg_dcommand[2]),
        .CFGDEVCONTROLMAXPAYLOAD(cfg_dcommand[7:5]),
        .CFGDEVCONTROLMAXREADREQ(cfg_dcommand[14:12]),
        .CFGDEVCONTROLNONFATALREPORTINGEN(cfg_dcommand[1]),
        .CFGDEVCONTROLNOSNOOPEN(cfg_dcommand[11]),
        .CFGDEVCONTROLPHANTOMEN(cfg_dcommand[9]),
        .CFGDEVCONTROLURERRREPORTINGEN(cfg_dcommand[3]),
        .CFGDEVID({1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CFGDEVSTATUSCORRERRDETECTED(cfg_dstatus[0]),
        .CFGDEVSTATUSFATALERRDETECTED(cfg_dstatus[2]),
        .CFGDEVSTATUSNONFATALERRDETECTED(cfg_dstatus[1]),
        .CFGDEVSTATUSURDETECTED(cfg_dstatus[3]),
        .CFGDSBUSNUMBER(cfg_ds_bus_number),
        .CFGDSDEVICENUMBER(cfg_ds_device_number),
        .CFGDSFUNCTIONNUMBER(cfg_ds_function_number),
        .CFGDSN(cfg_dsn),
        .CFGERRACSN(1'b1),
        .CFGERRAERHEADERLOG(cfg_err_aer_headerlog),
        .CFGERRAERHEADERLOGSETN(cfg_err_aer_headerlog_set_n),
        .CFGERRATOMICEGRESSBLOCKEDN(cfg_err_atomic_egress_blocked_n),
        .CFGERRCORN(cfg_err_cor_n),
        .CFGERRCPLABORTN(cfg_err_cpl_abort_n),
        .CFGERRCPLRDYN(cfg_err_cpl_rdy_n),
        .CFGERRCPLTIMEOUTN(cfg_err_cpl_timeout_n),
        .CFGERRCPLUNEXPECTN(cfg_err_cpl_unexpect_n),
        .CFGERRECRCN(cfg_err_ecrc_n),
        .CFGERRINTERNALCORN(cfg_err_internal_cor_n),
        .CFGERRINTERNALUNCORN(cfg_err_internal_uncor_n),
        .CFGERRLOCKEDN(cfg_err_locked_n),
        .CFGERRMALFORMEDN(cfg_err_malformed_n),
        .CFGERRMCBLOCKEDN(cfg_err_mc_blocked_n),
        .CFGERRNORECOVERYN(cfg_err_norecovery_n),
        .CFGERRPOISONEDN(cfg_err_poisoned_n),
        .CFGERRPOSTEDN(cfg_err_posted_n),
        .CFGERRTLPCPLHEADER(cfg_err_tlp_cpl_header),
        .CFGERRURN(cfg_err_ur_n),
        .CFGFORCECOMMONCLOCKOFF(1'b0),
        .CFGFORCEEXTENDEDSYNCON(1'b0),
        .CFGFORCEMPS({1'b0,1'b0,1'b0}),
        .CFGINTERRUPTASSERTN(cfg_interrupt_assert_n),
        .CFGINTERRUPTDI(cfg_interrupt_di),
        .CFGINTERRUPTDO(cfg_interrupt_do),
        .CFGINTERRUPTMMENABLE(cfg_interrupt_mmenable),
        .CFGINTERRUPTMSIENABLE(cfg_interrupt_msienable),
        .CFGINTERRUPTMSIXENABLE(cfg_interrupt_msixenable),
        .CFGINTERRUPTMSIXFM(cfg_interrupt_msixfm),
        .CFGINTERRUPTN(cfg_interrupt_n),
        .CFGINTERRUPTRDYN(cfg_interrupt_rdy_n),
        .CFGINTERRUPTSTATN(cfg_interrupt_stat_n),
        .CFGLINKCONTROLASPMCONTROL(cfg_lcommand[1:0]),
        .CFGLINKCONTROLAUTOBANDWIDTHINTEN(cfg_lcommand[10]),
        .CFGLINKCONTROLBANDWIDTHINTEN(cfg_lcommand[9]),
        .CFGLINKCONTROLCLOCKPMEN(cfg_lcommand[7]),
        .CFGLINKCONTROLCOMMONCLOCK(cfg_lcommand[5]),
        .CFGLINKCONTROLEXTENDEDSYNC(cfg_lcommand[6]),
        .CFGLINKCONTROLHWAUTOWIDTHDIS(cfg_lcommand[8]),
        .CFGLINKCONTROLLINKDISABLE(cfg_lcommand[3]),
        .CFGLINKCONTROLRCB(cfg_lcommand[2]),
        .CFGLINKCONTROLRETRAINLINK(cfg_lcommand[4]),
        .CFGLINKSTATUSAUTOBANDWIDTHSTATUS(cfg_lstatus[9]),
        .CFGLINKSTATUSBANDWIDTHSTATUS(cfg_lstatus[8]),
        .CFGLINKSTATUSCURRENTSPEED(cfg_lstatus[1:0]),
        .CFGLINKSTATUSDLLACTIVE(cfg_lstatus[7]),
        .CFGLINKSTATUSLINKTRAINING(cfg_lstatus[6]),
        .CFGLINKSTATUSNEGOTIATEDWIDTH(cfg_lstatus[5:2]),
        .CFGMGMTBYTEENN(cfg_mgmt_byte_en_n),
        .CFGMGMTDI(cfg_mgmt_di),
        .CFGMGMTDO(cfg_mgmt_do),
        .CFGMGMTDWADDR(cfg_mgmt_dwaddr),
        .CFGMGMTRDENN(cfg_mgmt_rd_en_n),
        .CFGMGMTRDWRDONEN(cfg_mgmt_rd_wr_done_n),
        .CFGMGMTWRENN(cfg_mgmt_wr_en_n),
        .CFGMGMTWRREADONLYN(cfg_mgmt_wr_readonly_n),
        .CFGMGMTWRRW1CASRWN(cfg_mgmt_wr_rw1c_as_rw_n),
        .CFGMSGDATA(cfg_msg_data),
        .CFGMSGRECEIVED(cfg_msg_received),
        .CFGMSGRECEIVEDASSERTINTA(cfg_msg_received_assert_int_a),
        .CFGMSGRECEIVEDASSERTINTB(cfg_msg_received_assert_int_b),
        .CFGMSGRECEIVEDASSERTINTC(cfg_msg_received_assert_int_c),
        .CFGMSGRECEIVEDASSERTINTD(cfg_msg_received_assert_int_d),
        .CFGMSGRECEIVEDDEASSERTINTA(cfg_msg_received_deassert_int_a),
        .CFGMSGRECEIVEDDEASSERTINTB(cfg_msg_received_deassert_int_b),
        .CFGMSGRECEIVEDDEASSERTINTC(cfg_msg_received_deassert_int_c),
        .CFGMSGRECEIVEDDEASSERTINTD(cfg_msg_received_deassert_int_d),
        .CFGMSGRECEIVEDERRCOR(cfg_msg_received_err_cor),
        .CFGMSGRECEIVEDERRFATAL(cfg_msg_received_err_fatal),
        .CFGMSGRECEIVEDERRNONFATAL(cfg_msg_received_err_non_fatal),
        .CFGMSGRECEIVEDPMASNAK(cfg_msg_received_pm_as_nak),
        .CFGMSGRECEIVEDPMETO(cfg_to_turnoff),
        .CFGMSGRECEIVEDPMETOACK(cfg_msg_received_pme_to_ack),
        .CFGMSGRECEIVEDPMPME(cfg_msg_received_pm_pme),
        .CFGMSGRECEIVEDSETSLOTPOWERLIMIT(cfg_msg_received_setslotpowerlimit),
        .CFGMSGRECEIVEDUNLOCK(n_72_pcie_block_i),
        .CFGPCIECAPINTERRUPTMSGNUM(cfg_pciecap_interrupt_msgnum),
        .CFGPCIELINKSTATE(cfg_pcie_link_state),
        .CFGPMCSRPMEEN(cfg_pmcsr_pme_en),
        .CFGPMCSRPMESTATUS(cfg_pmcsr_pme_status),
        .CFGPMCSRPOWERSTATE(cfg_pmcsr_powerstate),
        .CFGPMFORCESTATE(cfg_pm_force_state),
        .CFGPMFORCESTATEENN(cfg_pm_force_state_en_n),
        .CFGPMHALTASPML0SN(cfg_pm_halt_aspm_l0s_n),
        .CFGPMHALTASPML1N(cfg_pm_halt_aspm_l1_n),
        .CFGPMRCVASREQL1N(n_75_pcie_block_i),
        .CFGPMRCVENTERL1N(n_76_pcie_block_i),
        .CFGPMRCVENTERL23N(n_77_pcie_block_i),
        .CFGPMRCVREQACKN(n_78_pcie_block_i),
        .CFGPMSENDPMETON(1'b1),
        .CFGPMTURNOFFOKN(cfg_pm_turnoff_ok_n),
        .CFGPMWAKEN(cfg_pm_wake_n),
        .CFGPORTNUMBER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGREVID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGROOTCONTROLPMEINTEN(cfg_root_control_pme_int_en),
        .CFGROOTCONTROLSYSERRCORRERREN(cfg_root_control_syserr_corr_err_en),
        .CFGROOTCONTROLSYSERRFATALERREN(cfg_root_control_syserr_fatal_err_en),
        .CFGROOTCONTROLSYSERRNONFATALERREN(cfg_root_control_syserr_non_fatal_err_en),
        .CFGSLOTCONTROLELECTROMECHILCTLPULSE(cfg_slot_control_electromech_il_ctl_pulse),
        .CFGSUBSYSID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .CFGSUBSYSVENDID({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CFGTRANSACTION(n_84_pcie_block_i),
        .CFGTRANSACTIONADDR({n_1097_pcie_block_i,n_1098_pcie_block_i,n_1099_pcie_block_i,n_1100_pcie_block_i,n_1101_pcie_block_i,n_1102_pcie_block_i,n_1103_pcie_block_i}),
        .CFGTRANSACTIONTYPE(n_85_pcie_block_i),
        .CFGTRNPENDINGN(cfg_trn_pending_n),
        .CFGVCTCVCMAP(cfg_vc_tcvc_map),
        .CFGVENDID({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CMRSTN(1'b1),
        .CMSTICKYRSTN(1'b1),
        .DBGMODE({1'b0,1'b0}),
        .DBGSCLRA(n_86_pcie_block_i),
        .DBGSCLRB(n_87_pcie_block_i),
        .DBGSCLRC(n_88_pcie_block_i),
        .DBGSCLRD(n_89_pcie_block_i),
        .DBGSCLRE(n_90_pcie_block_i),
        .DBGSCLRF(n_91_pcie_block_i),
        .DBGSCLRG(n_92_pcie_block_i),
        .DBGSCLRH(n_93_pcie_block_i),
        .DBGSCLRI(n_94_pcie_block_i),
        .DBGSCLRJ(n_95_pcie_block_i),
        .DBGSCLRK(n_96_pcie_block_i),
        .DBGSUBMODE(1'b0),
        .DBGVECA({n_704_pcie_block_i,n_705_pcie_block_i,n_706_pcie_block_i,n_707_pcie_block_i,n_708_pcie_block_i,n_709_pcie_block_i,n_710_pcie_block_i,n_711_pcie_block_i,n_712_pcie_block_i,n_713_pcie_block_i,n_714_pcie_block_i,n_715_pcie_block_i,n_716_pcie_block_i,n_717_pcie_block_i,n_718_pcie_block_i,n_719_pcie_block_i,n_720_pcie_block_i,n_721_pcie_block_i,n_722_pcie_block_i,n_723_pcie_block_i,n_724_pcie_block_i,n_725_pcie_block_i,n_726_pcie_block_i,n_727_pcie_block_i,n_728_pcie_block_i,n_729_pcie_block_i,n_730_pcie_block_i,n_731_pcie_block_i,n_732_pcie_block_i,n_733_pcie_block_i,n_734_pcie_block_i,n_735_pcie_block_i,n_736_pcie_block_i,n_737_pcie_block_i,n_738_pcie_block_i,n_739_pcie_block_i,n_740_pcie_block_i,n_741_pcie_block_i,n_742_pcie_block_i,n_743_pcie_block_i,n_744_pcie_block_i,n_745_pcie_block_i,n_746_pcie_block_i,n_747_pcie_block_i,n_748_pcie_block_i,n_749_pcie_block_i,n_750_pcie_block_i,n_751_pcie_block_i,n_752_pcie_block_i,n_753_pcie_block_i,n_754_pcie_block_i,n_755_pcie_block_i,n_756_pcie_block_i,n_757_pcie_block_i,n_758_pcie_block_i,n_759_pcie_block_i,n_760_pcie_block_i,n_761_pcie_block_i,n_762_pcie_block_i,n_763_pcie_block_i,n_764_pcie_block_i,n_765_pcie_block_i,n_766_pcie_block_i,n_767_pcie_block_i}),
        .DBGVECB({n_768_pcie_block_i,n_769_pcie_block_i,n_770_pcie_block_i,n_771_pcie_block_i,n_772_pcie_block_i,n_773_pcie_block_i,n_774_pcie_block_i,n_775_pcie_block_i,n_776_pcie_block_i,n_777_pcie_block_i,n_778_pcie_block_i,n_779_pcie_block_i,n_780_pcie_block_i,n_781_pcie_block_i,n_782_pcie_block_i,n_783_pcie_block_i,n_784_pcie_block_i,n_785_pcie_block_i,n_786_pcie_block_i,n_787_pcie_block_i,n_788_pcie_block_i,n_789_pcie_block_i,n_790_pcie_block_i,n_791_pcie_block_i,n_792_pcie_block_i,n_793_pcie_block_i,n_794_pcie_block_i,n_795_pcie_block_i,n_796_pcie_block_i,n_797_pcie_block_i,n_798_pcie_block_i,n_799_pcie_block_i,n_800_pcie_block_i,n_801_pcie_block_i,n_802_pcie_block_i,n_803_pcie_block_i,n_804_pcie_block_i,n_805_pcie_block_i,n_806_pcie_block_i,n_807_pcie_block_i,n_808_pcie_block_i,n_809_pcie_block_i,n_810_pcie_block_i,n_811_pcie_block_i,n_812_pcie_block_i,n_813_pcie_block_i,n_814_pcie_block_i,n_815_pcie_block_i,n_816_pcie_block_i,n_817_pcie_block_i,n_818_pcie_block_i,n_819_pcie_block_i,n_820_pcie_block_i,n_821_pcie_block_i,n_822_pcie_block_i,n_823_pcie_block_i,n_824_pcie_block_i,n_825_pcie_block_i,n_826_pcie_block_i,n_827_pcie_block_i,n_828_pcie_block_i,n_829_pcie_block_i,n_830_pcie_block_i,n_831_pcie_block_i}),
        .DBGVECC({n_172_pcie_block_i,n_173_pcie_block_i,n_174_pcie_block_i,n_175_pcie_block_i,n_176_pcie_block_i,n_177_pcie_block_i,n_178_pcie_block_i,n_179_pcie_block_i,n_180_pcie_block_i,n_181_pcie_block_i,n_182_pcie_block_i,n_183_pcie_block_i}),
        .DLRSTN(1'b1),
        .DRPADDR(pcie_drp_addr),
        .DRPCLK(pcie_drp_clk),
        .DRPDI(pcie_drp_di),
        .DRPDO(pcie_drp_do),
        .DRPEN(pcie_drp_en),
        .DRPRDY(pcie_drp_rdy),
        .DRPWE(pcie_drp_we),
        .FUNCLVLRSTN(1'b1),
        .LL2BADDLLPERR(n_98_pcie_block_i),
        .LL2BADTLPERR(n_99_pcie_block_i),
        .LL2LINKSTATUS({n_687_pcie_block_i,n_688_pcie_block_i,n_689_pcie_block_i,n_690_pcie_block_i,n_691_pcie_block_i}),
        .LL2PROTOCOLERR(n_100_pcie_block_i),
        .LL2RECEIVERERR(n_101_pcie_block_i),
        .LL2REPLAYROERR(n_102_pcie_block_i),
        .LL2REPLAYTOERR(n_103_pcie_block_i),
        .LL2SENDASREQL1(1'b0),
        .LL2SENDENTERL1(1'b0),
        .LL2SENDENTERL23(1'b0),
        .LL2SENDPMACK(1'b0),
        .LL2SUSPENDNOW(1'b0),
        .LL2SUSPENDOK(n_104_pcie_block_i),
        .LL2TFCINIT1SEQ(n_105_pcie_block_i),
        .LL2TFCINIT2SEQ(n_106_pcie_block_i),
        .LL2TLPRCV(1'b0),
        .LL2TXIDLE(n_107_pcie_block_i),
        .LNKCLKEN(n_108_pcie_block_i),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXRDATA({n_69_pcie_bram_top,n_70_pcie_bram_top,n_71_pcie_bram_top,n_72_pcie_bram_top,n_73_pcie_bram_top,n_74_pcie_bram_top,n_75_pcie_bram_top,n_76_pcie_bram_top,n_77_pcie_bram_top,n_78_pcie_bram_top,n_79_pcie_bram_top,n_80_pcie_bram_top,n_81_pcie_bram_top,n_82_pcie_bram_top,n_83_pcie_bram_top,n_84_pcie_bram_top,n_85_pcie_bram_top,n_86_pcie_bram_top,n_87_pcie_bram_top,n_88_pcie_bram_top,n_89_pcie_bram_top,n_90_pcie_bram_top,n_91_pcie_bram_top,n_92_pcie_bram_top,n_93_pcie_bram_top,n_94_pcie_bram_top,n_95_pcie_bram_top,n_96_pcie_bram_top,n_97_pcie_bram_top,n_98_pcie_bram_top,n_99_pcie_bram_top,n_100_pcie_bram_top,n_101_pcie_bram_top,n_102_pcie_bram_top,n_103_pcie_bram_top,n_104_pcie_bram_top,n_105_pcie_bram_top,n_106_pcie_bram_top,n_107_pcie_bram_top,n_108_pcie_bram_top,n_109_pcie_bram_top,n_110_pcie_bram_top,n_111_pcie_bram_top,n_112_pcie_bram_top,n_113_pcie_bram_top,n_114_pcie_bram_top,n_115_pcie_bram_top,n_116_pcie_bram_top,n_117_pcie_bram_top,n_118_pcie_bram_top,n_119_pcie_bram_top,n_120_pcie_bram_top,n_121_pcie_bram_top,n_122_pcie_bram_top,n_123_pcie_bram_top,n_124_pcie_bram_top,n_125_pcie_bram_top,n_126_pcie_bram_top,n_127_pcie_bram_top,n_128_pcie_bram_top,n_129_pcie_bram_top,n_130_pcie_bram_top,n_131_pcie_bram_top,n_132_pcie_bram_top,n_133_pcie_bram_top,n_134_pcie_bram_top,n_135_pcie_bram_top,n_136_pcie_bram_top}),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWDATA({n_960_pcie_block_i,n_961_pcie_block_i,n_962_pcie_block_i,n_963_pcie_block_i,n_964_pcie_block_i,n_965_pcie_block_i,n_966_pcie_block_i,n_967_pcie_block_i,n_968_pcie_block_i,n_969_pcie_block_i,n_970_pcie_block_i,n_971_pcie_block_i,n_972_pcie_block_i,n_973_pcie_block_i,n_974_pcie_block_i,n_975_pcie_block_i,n_976_pcie_block_i,n_977_pcie_block_i,n_978_pcie_block_i,n_979_pcie_block_i,n_980_pcie_block_i,n_981_pcie_block_i,n_982_pcie_block_i,n_983_pcie_block_i,n_984_pcie_block_i,n_985_pcie_block_i,n_986_pcie_block_i,n_987_pcie_block_i,n_988_pcie_block_i,n_989_pcie_block_i,n_990_pcie_block_i,n_991_pcie_block_i,n_992_pcie_block_i,n_993_pcie_block_i,n_994_pcie_block_i,n_995_pcie_block_i,n_996_pcie_block_i,n_997_pcie_block_i,n_998_pcie_block_i,n_999_pcie_block_i,n_1000_pcie_block_i,n_1001_pcie_block_i,n_1002_pcie_block_i,n_1003_pcie_block_i,n_1004_pcie_block_i,n_1005_pcie_block_i,n_1006_pcie_block_i,n_1007_pcie_block_i,n_1008_pcie_block_i,n_1009_pcie_block_i,n_1010_pcie_block_i,n_1011_pcie_block_i,n_1012_pcie_block_i,n_1013_pcie_block_i,n_1014_pcie_block_i,n_1015_pcie_block_i,n_1016_pcie_block_i,n_1017_pcie_block_i,n_1018_pcie_block_i,n_1019_pcie_block_i,n_1020_pcie_block_i,n_1021_pcie_block_i,n_1022_pcie_block_i,n_1023_pcie_block_i,n_1024_pcie_block_i,n_1025_pcie_block_i,n_1026_pcie_block_i,n_1027_pcie_block_i}),
        .MIMRXWEN(MIMRXWEN),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXRDATA({n_0_pcie_bram_top,n_1_pcie_bram_top,n_2_pcie_bram_top,n_3_pcie_bram_top,n_4_pcie_bram_top,n_5_pcie_bram_top,n_6_pcie_bram_top,n_7_pcie_bram_top,n_8_pcie_bram_top,n_9_pcie_bram_top,n_10_pcie_bram_top,n_11_pcie_bram_top,n_12_pcie_bram_top,n_13_pcie_bram_top,n_14_pcie_bram_top,n_15_pcie_bram_top,n_16_pcie_bram_top,n_17_pcie_bram_top,n_18_pcie_bram_top,n_19_pcie_bram_top,n_20_pcie_bram_top,n_21_pcie_bram_top,n_22_pcie_bram_top,n_23_pcie_bram_top,n_24_pcie_bram_top,n_25_pcie_bram_top,n_26_pcie_bram_top,n_27_pcie_bram_top,n_28_pcie_bram_top,n_29_pcie_bram_top,n_30_pcie_bram_top,n_31_pcie_bram_top,n_32_pcie_bram_top,n_33_pcie_bram_top,n_34_pcie_bram_top,n_35_pcie_bram_top,n_36_pcie_bram_top,n_37_pcie_bram_top,n_38_pcie_bram_top,n_39_pcie_bram_top,n_40_pcie_bram_top,n_41_pcie_bram_top,n_42_pcie_bram_top,n_43_pcie_bram_top,n_44_pcie_bram_top,n_45_pcie_bram_top,n_46_pcie_bram_top,n_47_pcie_bram_top,n_48_pcie_bram_top,n_49_pcie_bram_top,n_50_pcie_bram_top,n_51_pcie_bram_top,n_52_pcie_bram_top,n_53_pcie_bram_top,n_54_pcie_bram_top,n_55_pcie_bram_top,n_56_pcie_bram_top,n_57_pcie_bram_top,n_58_pcie_bram_top,n_59_pcie_bram_top,n_60_pcie_bram_top,n_61_pcie_bram_top,n_62_pcie_bram_top,n_63_pcie_bram_top,n_64_pcie_bram_top,n_65_pcie_bram_top,n_66_pcie_bram_top,n_67_pcie_bram_top,n_68_pcie_bram_top}),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWDATA({n_1028_pcie_block_i,n_1029_pcie_block_i,n_1030_pcie_block_i,n_1031_pcie_block_i,n_1032_pcie_block_i,n_1033_pcie_block_i,n_1034_pcie_block_i,n_1035_pcie_block_i,n_1036_pcie_block_i,n_1037_pcie_block_i,n_1038_pcie_block_i,n_1039_pcie_block_i,n_1040_pcie_block_i,n_1041_pcie_block_i,n_1042_pcie_block_i,n_1043_pcie_block_i,n_1044_pcie_block_i,n_1045_pcie_block_i,n_1046_pcie_block_i,n_1047_pcie_block_i,n_1048_pcie_block_i,n_1049_pcie_block_i,n_1050_pcie_block_i,n_1051_pcie_block_i,n_1052_pcie_block_i,n_1053_pcie_block_i,n_1054_pcie_block_i,n_1055_pcie_block_i,n_1056_pcie_block_i,n_1057_pcie_block_i,n_1058_pcie_block_i,n_1059_pcie_block_i,n_1060_pcie_block_i,n_1061_pcie_block_i,n_1062_pcie_block_i,n_1063_pcie_block_i,n_1064_pcie_block_i,n_1065_pcie_block_i,n_1066_pcie_block_i,n_1067_pcie_block_i,n_1068_pcie_block_i,n_1069_pcie_block_i,n_1070_pcie_block_i,n_1071_pcie_block_i,n_1072_pcie_block_i,n_1073_pcie_block_i,n_1074_pcie_block_i,n_1075_pcie_block_i,n_1076_pcie_block_i,n_1077_pcie_block_i,n_1078_pcie_block_i,n_1079_pcie_block_i,n_1080_pcie_block_i,n_1081_pcie_block_i,n_1082_pcie_block_i,n_1083_pcie_block_i,n_1084_pcie_block_i,n_1085_pcie_block_i,n_1086_pcie_block_i,n_1087_pcie_block_i,n_1088_pcie_block_i,n_1089_pcie_block_i,n_1090_pcie_block_i,n_1091_pcie_block_i,n_1092_pcie_block_i,n_1093_pcie_block_i,n_1094_pcie_block_i,n_1095_pcie_block_i,n_1096_pcie_block_i}),
        .MIMTXWEN(MIMTXWEN),
        .PIPECLK(pipe_pclk_in),
        .PIPERX0CHANISALIGNED(pipe_rx0_chanisaligned),
        .PIPERX0CHARISK(I10),
        .PIPERX0DATA(Q),
        .PIPERX0ELECIDLE(pipe_rx0_elec_idle),
        .PIPERX0PHYSTATUS(pipe_rx0_phy_status),
        .PIPERX0POLARITY(pipe_rx0_polarity),
        .PIPERX0STATUS(I14),
        .PIPERX0VALID(pipe_rx0_valid),
        .PIPERX1CHANISALIGNED(pipe_rx1_chanisaligned),
        .PIPERX1CHARISK(I11),
        .PIPERX1DATA(I7),
        .PIPERX1ELECIDLE(pipe_rx1_elec_idle),
        .PIPERX1PHYSTATUS(pipe_rx1_phy_status),
        .PIPERX1POLARITY(pipe_rx1_polarity),
        .PIPERX1STATUS(I15),
        .PIPERX1VALID(pipe_rx1_valid),
        .PIPERX2CHANISALIGNED(pipe_rx2_chanisaligned),
        .PIPERX2CHARISK(I12),
        .PIPERX2DATA(I8),
        .PIPERX2ELECIDLE(pipe_rx2_elec_idle),
        .PIPERX2PHYSTATUS(pipe_rx2_phy_status),
        .PIPERX2POLARITY(pipe_rx2_polarity),
        .PIPERX2STATUS(I16),
        .PIPERX2VALID(pipe_rx2_valid),
        .PIPERX3CHANISALIGNED(pipe_rx3_chanisaligned),
        .PIPERX3CHARISK(I13),
        .PIPERX3DATA(I9),
        .PIPERX3ELECIDLE(pipe_rx3_elec_idle),
        .PIPERX3PHYSTATUS(pipe_rx3_phy_status),
        .PIPERX3POLARITY(pipe_rx3_polarity),
        .PIPERX3STATUS(I17),
        .PIPERX3VALID(pipe_rx3_valid),
        .PIPERX4CHANISALIGNED(1'b0),
        .PIPERX4CHARISK({1'b0,1'b0}),
        .PIPERX4DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX4ELECIDLE(1'b1),
        .PIPERX4PHYSTATUS(1'b0),
        .PIPERX4POLARITY(pipe_rx4_polarity_i),
        .PIPERX4STATUS({1'b0,1'b0,1'b0}),
        .PIPERX4VALID(1'b0),
        .PIPERX5CHANISALIGNED(1'b0),
        .PIPERX5CHARISK({1'b0,1'b0}),
        .PIPERX5DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX5ELECIDLE(1'b1),
        .PIPERX5PHYSTATUS(1'b0),
        .PIPERX5POLARITY(pipe_rx5_polarity_i),
        .PIPERX5STATUS({1'b0,1'b0,1'b0}),
        .PIPERX5VALID(1'b0),
        .PIPERX6CHANISALIGNED(1'b0),
        .PIPERX6CHARISK({1'b0,1'b0}),
        .PIPERX6DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX6ELECIDLE(1'b1),
        .PIPERX6PHYSTATUS(1'b0),
        .PIPERX6POLARITY(pipe_rx6_polarity_i),
        .PIPERX6STATUS({1'b0,1'b0,1'b0}),
        .PIPERX6VALID(1'b0),
        .PIPERX7CHANISALIGNED(1'b0),
        .PIPERX7CHARISK({1'b0,1'b0}),
        .PIPERX7DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX7ELECIDLE(1'b1),
        .PIPERX7PHYSTATUS(1'b0),
        .PIPERX7POLARITY(pipe_rx7_polarity_i),
        .PIPERX7STATUS({1'b0,1'b0,1'b0}),
        .PIPERX7VALID(1'b0),
        .PIPETX0CHARISK(pipe_tx0_char_is_k),
        .PIPETX0COMPLIANCE(pipe_tx0_compliance),
        .PIPETX0DATA(pipe_tx0_data),
        .PIPETX0ELECIDLE(pipe_tx0_elec_idle),
        .PIPETX0POWERDOWN(pipe_tx0_powerdown),
        .PIPETX1CHARISK(pipe_tx1_char_is_k),
        .PIPETX1COMPLIANCE(pipe_tx1_compliance),
        .PIPETX1DATA(pipe_tx1_data),
        .PIPETX1ELECIDLE(pipe_tx1_elec_idle),
        .PIPETX1POWERDOWN(pipe_tx1_powerdown),
        .PIPETX2CHARISK(pipe_tx2_char_is_k),
        .PIPETX2COMPLIANCE(pipe_tx2_compliance),
        .PIPETX2DATA(pipe_tx2_data),
        .PIPETX2ELECIDLE(pipe_tx2_elec_idle),
        .PIPETX2POWERDOWN(pipe_tx2_powerdown),
        .PIPETX3CHARISK(pipe_tx3_char_is_k),
        .PIPETX3COMPLIANCE(pipe_tx3_compliance),
        .PIPETX3DATA(pipe_tx3_data),
        .PIPETX3ELECIDLE(pipe_tx3_elec_idle),
        .PIPETX3POWERDOWN(pipe_tx3_powerdown),
        .PIPETX4CHARISK(pipe_tx4_char_is_k_i),
        .PIPETX4COMPLIANCE(pipe_tx4_compliance_i),
        .PIPETX4DATA(pipe_tx4_data_i),
        .PIPETX4ELECIDLE(pipe_tx4_elec_idle_i),
        .PIPETX4POWERDOWN(pipe_tx4_powerdown_i),
        .PIPETX5CHARISK(pipe_tx5_char_is_k_i),
        .PIPETX5COMPLIANCE(pipe_tx5_compliance_i),
        .PIPETX5DATA(pipe_tx5_data_i),
        .PIPETX5ELECIDLE(pipe_tx5_elec_idle_i),
        .PIPETX5POWERDOWN(pipe_tx5_powerdown_i),
        .PIPETX6CHARISK(pipe_tx6_char_is_k_i),
        .PIPETX6COMPLIANCE(pipe_tx6_compliance_i),
        .PIPETX6DATA(pipe_tx6_data_i),
        .PIPETX6ELECIDLE(pipe_tx6_elec_idle_i),
        .PIPETX6POWERDOWN(pipe_tx6_powerdown_i),
        .PIPETX7CHARISK(pipe_tx7_char_is_k_i),
        .PIPETX7COMPLIANCE(pipe_tx7_compliance_i),
        .PIPETX7DATA(pipe_tx7_data_i),
        .PIPETX7ELECIDLE(pipe_tx7_elec_idle_i),
        .PIPETX7POWERDOWN(pipe_tx7_powerdown_i),
        .PIPETXDEEMPH(pipe_tx_deemph),
        .PIPETXMARGIN(pipe_tx_margin),
        .PIPETXRATE(pipe_tx_rate),
        .PIPETXRCVRDET(pipe_tx_rcvr_det),
        .PIPETXRESET(n_140_pcie_block_i),
        .PL2DIRECTEDLSTATE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PL2L0REQ(n_141_pcie_block_i),
        .PL2LINKUP(n_142_pcie_block_i),
        .PL2RECEIVERERR(n_143_pcie_block_i),
        .PL2RECOVERY(n_144_pcie_block_i),
        .PL2RXELECIDLE(n_145_pcie_block_i),
        .PL2RXPMSTATE({n_610_pcie_block_i,n_611_pcie_block_i}),
        .PL2SUSPENDOK(n_146_pcie_block_i),
        .PLDBGMODE({1'b0,1'b0,1'b0}),
        .PLDBGVEC({n_184_pcie_block_i,n_185_pcie_block_i,n_186_pcie_block_i,n_187_pcie_block_i,n_188_pcie_block_i,n_189_pcie_block_i,n_190_pcie_block_i,n_191_pcie_block_i,n_192_pcie_block_i,n_193_pcie_block_i,n_194_pcie_block_i,n_195_pcie_block_i}),
        .PLDIRECTEDCHANGEDONE(pl_directed_change_done),
        .PLDIRECTEDLINKAUTON(pl_directed_link_auton),
        .PLDIRECTEDLINKCHANGE(pl_directed_link_change),
        .PLDIRECTEDLINKSPEED(pl_directed_link_speed),
        .PLDIRECTEDLINKWIDTH(pl_directed_link_width),
        .PLDIRECTEDLTSSMNEW({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PLDIRECTEDLTSSMNEWVLD(1'b0),
        .PLDIRECTEDLTSSMSTALL(1'b0),
        .PLDOWNSTREAMDEEMPHSOURCE(pl_downstream_deemph_source),
        .PLINITIALLINKWIDTH(pl_initial_link_width),
        .PLLANEREVERSALMODE(pl_lane_reversal_mode),
        .PLLINKGEN2CAP(pl_link_gen2_cap),
        .PLLINKPARTNERGEN2SUPPORTED(pl_link_partner_gen2_supported),
        .PLLINKUPCFGCAP(pl_link_upcfg_cap),
        .PLLTSSMSTATE(pl_ltssm_state),
        .PLPHYLNKUPN(pl_phy_lnk_up_n),
        .PLRECEIVEDHOTRST(pl_received_hot_rst),
        .PLRSTN(1'b1),
        .PLRXPMSTATE(pl_rx_pm_state),
        .PLSELLNKRATE(pl_sel_lnk_rate),
        .PLSELLNKWIDTH(pl_sel_lnk_width),
        .PLTRANSMITHOTRST(pl_transmit_hot_rst),
        .PLTXPMSTATE(pl_tx_pm_state),
        .PLUPSTREAMPREFERDEEMPH(pl_upstream_prefer_deemph),
        .RECEIVEDFUNCLVLRSTN(received_func_lvl_rst_n),
        .SYSRSTN(sys_rst_n),
        .TL2ASPMSUSPENDCREDITCHECK(1'b0),
        .TL2ASPMSUSPENDCREDITCHECKOK(n_155_pcie_block_i),
        .TL2ASPMSUSPENDREQ(n_156_pcie_block_i),
        .TL2ERRFCPE(n_157_pcie_block_i),
        .TL2ERRHDR({n_832_pcie_block_i,n_833_pcie_block_i,n_834_pcie_block_i,n_835_pcie_block_i,n_836_pcie_block_i,n_837_pcie_block_i,n_838_pcie_block_i,n_839_pcie_block_i,n_840_pcie_block_i,n_841_pcie_block_i,n_842_pcie_block_i,n_843_pcie_block_i,n_844_pcie_block_i,n_845_pcie_block_i,n_846_pcie_block_i,n_847_pcie_block_i,n_848_pcie_block_i,n_849_pcie_block_i,n_850_pcie_block_i,n_851_pcie_block_i,n_852_pcie_block_i,n_853_pcie_block_i,n_854_pcie_block_i,n_855_pcie_block_i,n_856_pcie_block_i,n_857_pcie_block_i,n_858_pcie_block_i,n_859_pcie_block_i,n_860_pcie_block_i,n_861_pcie_block_i,n_862_pcie_block_i,n_863_pcie_block_i,n_864_pcie_block_i,n_865_pcie_block_i,n_866_pcie_block_i,n_867_pcie_block_i,n_868_pcie_block_i,n_869_pcie_block_i,n_870_pcie_block_i,n_871_pcie_block_i,n_872_pcie_block_i,n_873_pcie_block_i,n_874_pcie_block_i,n_875_pcie_block_i,n_876_pcie_block_i,n_877_pcie_block_i,n_878_pcie_block_i,n_879_pcie_block_i,n_880_pcie_block_i,n_881_pcie_block_i,n_882_pcie_block_i,n_883_pcie_block_i,n_884_pcie_block_i,n_885_pcie_block_i,n_886_pcie_block_i,n_887_pcie_block_i,n_888_pcie_block_i,n_889_pcie_block_i,n_890_pcie_block_i,n_891_pcie_block_i,n_892_pcie_block_i,n_893_pcie_block_i,n_894_pcie_block_i,n_895_pcie_block_i}),
        .TL2ERRMALFORMED(n_158_pcie_block_i),
        .TL2ERRRXOVERFLOW(n_159_pcie_block_i),
        .TL2PPMSUSPENDOK(n_160_pcie_block_i),
        .TL2PPMSUSPENDREQ(1'b0),
        .TLRSTN(1'b1),
        .TRNFCCPLD(fc_cpld),
        .TRNFCCPLH(fc_cplh),
        .TRNFCNPD(fc_npd),
        .TRNFCNPH(fc_nph),
        .TRNFCPD(fc_pd),
        .TRNFCPH(fc_ph),
        .TRNFCSEL(fc_sel),
        .TRNLNKUP(trn_lnk_up),
        .TRNRBARHIT({n_1143_pcie_block_i,trn_rbar_hit}),
        .TRNRD({NLW_pcie_block_i_TRNRD_UNCONNECTED[127:64],trn_rd}),
        .TRNRDLLPDATA({n_896_pcie_block_i,n_897_pcie_block_i,n_898_pcie_block_i,n_899_pcie_block_i,n_900_pcie_block_i,n_901_pcie_block_i,n_902_pcie_block_i,n_903_pcie_block_i,n_904_pcie_block_i,n_905_pcie_block_i,n_906_pcie_block_i,n_907_pcie_block_i,n_908_pcie_block_i,n_909_pcie_block_i,n_910_pcie_block_i,n_911_pcie_block_i,n_912_pcie_block_i,n_913_pcie_block_i,n_914_pcie_block_i,n_915_pcie_block_i,n_916_pcie_block_i,n_917_pcie_block_i,n_918_pcie_block_i,n_919_pcie_block_i,n_920_pcie_block_i,n_921_pcie_block_i,n_922_pcie_block_i,n_923_pcie_block_i,n_924_pcie_block_i,n_925_pcie_block_i,n_926_pcie_block_i,n_927_pcie_block_i,n_928_pcie_block_i,n_929_pcie_block_i,n_930_pcie_block_i,n_931_pcie_block_i,n_932_pcie_block_i,n_933_pcie_block_i,n_934_pcie_block_i,n_935_pcie_block_i,n_936_pcie_block_i,n_937_pcie_block_i,n_938_pcie_block_i,n_939_pcie_block_i,n_940_pcie_block_i,n_941_pcie_block_i,n_942_pcie_block_i,n_943_pcie_block_i,n_944_pcie_block_i,n_945_pcie_block_i,n_946_pcie_block_i,n_947_pcie_block_i,n_948_pcie_block_i,n_949_pcie_block_i,n_950_pcie_block_i,n_951_pcie_block_i,n_952_pcie_block_i,n_953_pcie_block_i,n_954_pcie_block_i,n_955_pcie_block_i,n_956_pcie_block_i,n_957_pcie_block_i,n_958_pcie_block_i,n_959_pcie_block_i}),
        .TRNRDLLPSRCRDY({n_618_pcie_block_i,n_619_pcie_block_i}),
        .TRNRDSTRDY(trn_rdst_rdy),
        .TRNRECRCERR(trn_recrc_err),
        .TRNREOF(trn_reof),
        .TRNRERRFWD(trn_rerrfwd),
        .TRNRFCPRET(1'b1),
        .TRNRNPOK(rx_np_ok),
        .TRNRNPREQ(rx_np_req),
        .TRNRREM({NLW_pcie_block_i_TRNRREM_UNCONNECTED[1],trn_rrem}),
        .TRNRSOF(trn_rsof),
        .TRNRSRCDSC(trn_rsrc_dsc),
        .TRNRSRCRDY(trn_rsrc_rdy),
        .TRNTBUFAV(trn_tbuf_av),
        .TRNTCFGGNT(trn_tcfg_gnt),
        .TRNTCFGREQ(trn_tcfg_req),
        .TRNTD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,trn_td}),
        .TRNTDLLPDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TRNTDLLPDSTRDY(n_169_pcie_block_i),
        .TRNTDLLPSRCRDY(1'b0),
        .TRNTDSTRDY({NLW_pcie_block_i_TRNTDSTRDY_UNCONNECTED[3:1],trn_tdst_rdy}),
        .TRNTECRCGEN(O9[0]),
        .TRNTEOF(trn_teof),
        .TRNTERRDROP(tx_err_drop),
        .TRNTERRFWD(O9[1]),
        .TRNTREM({1'b0,trn_trem}),
        .TRNTSOF(trn_tsof),
        .TRNTSRCDSC(O9[3]),
        .TRNTSRCRDY(trn_tsrc_rdy),
        .TRNTSTR(O9[2]),
        .USERCLK(pipe_userclk1_in),
        .USERCLK2(pipe_userclk2_in),
        .USERRSTN(user_rst_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_1
       (.I0(cfg_err_atomic_egress_blocked),
        .O(cfg_err_atomic_egress_blocked_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_10
       (.I0(cfg_err_malformed),
        .O(cfg_err_malformed_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_11
       (.I0(cfg_err_mc_blocked),
        .O(cfg_err_mc_blocked_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_12
       (.I0(cfg_err_norecovery),
        .O(cfg_err_norecovery_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_13
       (.I0(cfg_err_poisoned),
        .O(cfg_err_poisoned_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_14
       (.I0(cfg_err_posted),
        .O(cfg_err_posted_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_15
       (.I0(cfg_err_ur),
        .O(cfg_err_ur_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_16
       (.I0(cfg_interrupt_assert),
        .O(cfg_interrupt_assert_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_17
       (.I0(cfg_interrupt),
        .O(cfg_interrupt_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_18
       (.I0(cfg_interrupt_stat),
        .O(cfg_interrupt_stat_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_19
       (.I0(cfg_mgmt_rd_en),
        .O(cfg_mgmt_rd_en_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_2
       (.I0(cfg_err_cor),
        .O(cfg_err_cor_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_20
       (.I0(cfg_mgmt_wr_en),
        .O(cfg_mgmt_wr_en_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_21
       (.I0(cfg_mgmt_wr_readonly),
        .O(cfg_mgmt_wr_readonly_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_22
       (.I0(cfg_mgmt_wr_rw1c_as_rw),
        .O(cfg_mgmt_wr_rw1c_as_rw_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_23
       (.I0(cfg_pm_force_state_en),
        .O(cfg_pm_force_state_en_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_24
       (.I0(cfg_pm_halt_aspm_l0s),
        .O(cfg_pm_halt_aspm_l0s_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_25
       (.I0(cfg_pm_halt_aspm_l1),
        .O(cfg_pm_halt_aspm_l1_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_27
       (.I0(cfg_pm_wake),
        .O(cfg_pm_wake_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_28
       (.I0(cfg_trn_pending),
        .O(cfg_trn_pending_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_3
       (.I0(cfg_err_cpl_abort),
        .O(cfg_err_cpl_abort_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_4
       (.I0(cfg_err_cpl_timeout),
        .O(cfg_err_cpl_timeout_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_5
       (.I0(cfg_err_cpl_unexpect),
        .O(cfg_err_cpl_unexpect_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_6
       (.I0(cfg_err_ecrc),
        .O(cfg_err_ecrc_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_7
       (.I0(cfg_err_internal_cor),
        .O(cfg_err_internal_cor_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_8
       (.I0(cfg_err_internal_uncor),
        .O(cfg_err_internal_uncor_n));
LUT1 #(
    .INIT(2'h1)) 
     pcie_block_i_i_9
       (.I0(cfg_err_locked),
        .O(cfg_err_locked_n));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_top_7x__parameterized0 pcie_bram_top
       (.I1({n_960_pcie_block_i,n_961_pcie_block_i,n_962_pcie_block_i,n_963_pcie_block_i,n_964_pcie_block_i,n_965_pcie_block_i,n_966_pcie_block_i,n_967_pcie_block_i,n_968_pcie_block_i,n_969_pcie_block_i,n_970_pcie_block_i,n_971_pcie_block_i,n_972_pcie_block_i,n_973_pcie_block_i,n_974_pcie_block_i,n_975_pcie_block_i,n_976_pcie_block_i,n_977_pcie_block_i,n_978_pcie_block_i,n_979_pcie_block_i,n_980_pcie_block_i,n_981_pcie_block_i,n_982_pcie_block_i,n_983_pcie_block_i,n_984_pcie_block_i,n_985_pcie_block_i,n_986_pcie_block_i,n_987_pcie_block_i,n_988_pcie_block_i,n_989_pcie_block_i,n_990_pcie_block_i,n_991_pcie_block_i,n_992_pcie_block_i,n_993_pcie_block_i,n_994_pcie_block_i,n_995_pcie_block_i,n_996_pcie_block_i,n_997_pcie_block_i,n_998_pcie_block_i,n_999_pcie_block_i,n_1000_pcie_block_i,n_1001_pcie_block_i,n_1002_pcie_block_i,n_1003_pcie_block_i,n_1004_pcie_block_i,n_1005_pcie_block_i,n_1006_pcie_block_i,n_1007_pcie_block_i,n_1008_pcie_block_i,n_1009_pcie_block_i,n_1010_pcie_block_i,n_1011_pcie_block_i,n_1012_pcie_block_i,n_1013_pcie_block_i,n_1014_pcie_block_i,n_1015_pcie_block_i,n_1016_pcie_block_i,n_1017_pcie_block_i,n_1018_pcie_block_i,n_1019_pcie_block_i,n_1020_pcie_block_i,n_1021_pcie_block_i,n_1022_pcie_block_i,n_1023_pcie_block_i,n_1024_pcie_block_i,n_1025_pcie_block_i,n_1026_pcie_block_i,n_1027_pcie_block_i}),
        .MIMRXRADDR(MIMRXRADDR[11:0]),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR[11:0]),
        .MIMRXWEN(MIMRXWEN),
        .MIMTXRADDR(MIMTXRADDR[11:0]),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR[11:0]),
        .MIMTXWEN(MIMTXWEN),
        .O1({n_69_pcie_bram_top,n_70_pcie_bram_top,n_71_pcie_bram_top,n_72_pcie_bram_top,n_73_pcie_bram_top,n_74_pcie_bram_top,n_75_pcie_bram_top,n_76_pcie_bram_top,n_77_pcie_bram_top,n_78_pcie_bram_top,n_79_pcie_bram_top,n_80_pcie_bram_top,n_81_pcie_bram_top,n_82_pcie_bram_top,n_83_pcie_bram_top,n_84_pcie_bram_top,n_85_pcie_bram_top,n_86_pcie_bram_top,n_87_pcie_bram_top,n_88_pcie_bram_top,n_89_pcie_bram_top,n_90_pcie_bram_top,n_91_pcie_bram_top,n_92_pcie_bram_top,n_93_pcie_bram_top,n_94_pcie_bram_top,n_95_pcie_bram_top,n_96_pcie_bram_top,n_97_pcie_bram_top,n_98_pcie_bram_top,n_99_pcie_bram_top,n_100_pcie_bram_top,n_101_pcie_bram_top,n_102_pcie_bram_top,n_103_pcie_bram_top,n_104_pcie_bram_top,n_105_pcie_bram_top,n_106_pcie_bram_top,n_107_pcie_bram_top,n_108_pcie_bram_top,n_109_pcie_bram_top,n_110_pcie_bram_top,n_111_pcie_bram_top,n_112_pcie_bram_top,n_113_pcie_bram_top,n_114_pcie_bram_top,n_115_pcie_bram_top,n_116_pcie_bram_top,n_117_pcie_bram_top,n_118_pcie_bram_top,n_119_pcie_bram_top,n_120_pcie_bram_top,n_121_pcie_bram_top,n_122_pcie_bram_top,n_123_pcie_bram_top,n_124_pcie_bram_top,n_125_pcie_bram_top,n_126_pcie_bram_top,n_127_pcie_bram_top,n_128_pcie_bram_top,n_129_pcie_bram_top,n_130_pcie_bram_top,n_131_pcie_bram_top,n_132_pcie_bram_top,n_133_pcie_bram_top,n_134_pcie_bram_top,n_135_pcie_bram_top,n_136_pcie_bram_top}),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata({n_0_pcie_bram_top,n_1_pcie_bram_top,n_2_pcie_bram_top,n_3_pcie_bram_top,n_4_pcie_bram_top,n_5_pcie_bram_top,n_6_pcie_bram_top,n_7_pcie_bram_top,n_8_pcie_bram_top,n_9_pcie_bram_top,n_10_pcie_bram_top,n_11_pcie_bram_top,n_12_pcie_bram_top,n_13_pcie_bram_top,n_14_pcie_bram_top,n_15_pcie_bram_top,n_16_pcie_bram_top,n_17_pcie_bram_top,n_18_pcie_bram_top,n_19_pcie_bram_top,n_20_pcie_bram_top,n_21_pcie_bram_top,n_22_pcie_bram_top,n_23_pcie_bram_top,n_24_pcie_bram_top,n_25_pcie_bram_top,n_26_pcie_bram_top,n_27_pcie_bram_top,n_28_pcie_bram_top,n_29_pcie_bram_top,n_30_pcie_bram_top,n_31_pcie_bram_top,n_32_pcie_bram_top,n_33_pcie_bram_top,n_34_pcie_bram_top,n_35_pcie_bram_top,n_36_pcie_bram_top,n_37_pcie_bram_top,n_38_pcie_bram_top,n_39_pcie_bram_top,n_40_pcie_bram_top,n_41_pcie_bram_top,n_42_pcie_bram_top,n_43_pcie_bram_top,n_44_pcie_bram_top,n_45_pcie_bram_top,n_46_pcie_bram_top,n_47_pcie_bram_top,n_48_pcie_bram_top,n_49_pcie_bram_top,n_50_pcie_bram_top,n_51_pcie_bram_top,n_52_pcie_bram_top,n_53_pcie_bram_top,n_54_pcie_bram_top,n_55_pcie_bram_top,n_56_pcie_bram_top,n_57_pcie_bram_top,n_58_pcie_bram_top,n_59_pcie_bram_top,n_60_pcie_bram_top,n_61_pcie_bram_top,n_62_pcie_bram_top,n_63_pcie_bram_top,n_64_pcie_bram_top,n_65_pcie_bram_top,n_66_pcie_bram_top,n_67_pcie_bram_top,n_68_pcie_bram_top}),
        .wdata({n_1028_pcie_block_i,n_1029_pcie_block_i,n_1030_pcie_block_i,n_1031_pcie_block_i,n_1032_pcie_block_i,n_1033_pcie_block_i,n_1034_pcie_block_i,n_1035_pcie_block_i,n_1036_pcie_block_i,n_1037_pcie_block_i,n_1038_pcie_block_i,n_1039_pcie_block_i,n_1040_pcie_block_i,n_1041_pcie_block_i,n_1042_pcie_block_i,n_1043_pcie_block_i,n_1044_pcie_block_i,n_1045_pcie_block_i,n_1046_pcie_block_i,n_1047_pcie_block_i,n_1048_pcie_block_i,n_1049_pcie_block_i,n_1050_pcie_block_i,n_1051_pcie_block_i,n_1052_pcie_block_i,n_1053_pcie_block_i,n_1054_pcie_block_i,n_1055_pcie_block_i,n_1056_pcie_block_i,n_1057_pcie_block_i,n_1058_pcie_block_i,n_1059_pcie_block_i,n_1060_pcie_block_i,n_1061_pcie_block_i,n_1062_pcie_block_i,n_1063_pcie_block_i,n_1064_pcie_block_i,n_1065_pcie_block_i,n_1066_pcie_block_i,n_1067_pcie_block_i,n_1068_pcie_block_i,n_1069_pcie_block_i,n_1070_pcie_block_i,n_1071_pcie_block_i,n_1072_pcie_block_i,n_1073_pcie_block_i,n_1074_pcie_block_i,n_1075_pcie_block_i,n_1076_pcie_block_i,n_1077_pcie_block_i,n_1078_pcie_block_i,n_1079_pcie_block_i,n_1080_pcie_block_i,n_1081_pcie_block_i,n_1082_pcie_block_i,n_1083_pcie_block_i,n_1084_pcie_block_i,n_1085_pcie_block_i,n_1086_pcie_block_i,n_1087_pcie_block_i,n_1088_pcie_block_i,n_1089_pcie_block_i,n_1090_pcie_block_i,n_1091_pcie_block_i,n_1092_pcie_block_i,n_1093_pcie_block_i,n_1094_pcie_block_i,n_1095_pcie_block_i,n_1096_pcie_block_i}));
LUT1 #(
    .INIT(2'h1)) 
     pl_phy_lnk_up_q_i_1
       (.I0(pl_phy_lnk_up_n),
        .O(O5));
LUT6 #(
    .INIT(64'h0000FFFE0000AAAA)) 
     ppm_L1_thrtl_i_1
       (.I0(I3),
        .I1(cfg_pcie_link_state[0]),
        .I2(cfg_pcie_link_state[1]),
        .I3(cfg_pcie_link_state[2]),
        .I4(SR),
        .I5(I4),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     tbuf_av_min_thrtl_i_1
       (.I0(trn_tbuf_av[5]),
        .I1(trn_tbuf_av[3]),
        .I2(trn_tbuf_av[1]),
        .I3(trn_tbuf_av[2]),
        .I4(trn_tbuf_av[4]),
        .O(tbuf_av_min_trig));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     tready_thrtl_xhdl1_i_10
       (.I0(trn_tbuf_av[4]),
        .I1(trn_tbuf_av[2]),
        .I2(trn_tbuf_av[1]),
        .I3(trn_tbuf_av[3]),
        .I4(trn_tbuf_av[5]),
        .O(O1));
LUT6 #(
    .INIT(64'hF222F222FFFFF222)) 
     tready_thrtl_xhdl1_i_5
       (.I0(n_0_tready_thrtl_xhdl1_i_8),
        .I1(trn_tbuf_av[4]),
        .I2(tcfg_req_thrtl),
        .I3(I5),
        .I4(I6),
        .I5(n_0_tready_thrtl_xhdl1_i_9),
        .O(O7));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     tready_thrtl_xhdl1_i_8
       (.I0(trn_tbuf_av[2]),
        .I1(trn_tbuf_av[3]),
        .I2(I1),
        .I3(trn_tbuf_av[0]),
        .I4(trn_tbuf_av[1]),
        .I5(trn_tbuf_av[5]),
        .O(n_0_tready_thrtl_xhdl1_i_8));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
     tready_thrtl_xhdl1_i_9
       (.I0(trn_tbuf_av[4]),
        .I1(trn_tbuf_av[5]),
        .I2(trn_tbuf_av[2]),
        .I3(trn_tbuf_av[3]),
        .I4(trn_tbuf_av[1]),
        .I5(trn_tbuf_av[0]),
        .O(n_0_tready_thrtl_xhdl1_i_9));
LUT4 #(
    .INIT(16'h4744)) 
     trn_in_packet_i_1
       (.I0(SR),
        .I1(n_0_trn_in_packet_i_2),
        .I2(n_0_trn_in_packet_i_3),
        .I3(I2),
        .O(O2));
LUT6 #(
    .INIT(64'h0000B00000000000)) 
     trn_in_packet_i_2
       (.I0(I2),
        .I1(trn_rsrc_dsc),
        .I2(trn_rsrc_rdy),
        .I3(trn_rdst_rdy),
        .I4(trn_reof),
        .I5(trn_rsof),
        .O(n_0_trn_in_packet_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
     trn_in_packet_i_3
       (.I0(trn_rsof),
        .I1(trn_rsrc_rdy),
        .I2(trn_reof),
        .I3(trn_rdst_rdy),
        .I4(trn_rsrc_dsc),
        .I5(SR),
        .O(n_0_trn_in_packet_i_3));
LUT4 #(
    .INIT(16'hAA08)) 
     trn_rsrc_rdy_prev_i_1
       (.I0(trn_rsrc_rdy),
        .I1(trn_rsof),
        .I2(trn_rsrc_dsc),
        .I3(I2),
        .O(rsrc_rdy_filtered10_out));
LUT3 #(
    .INIT(8'h2A)) 
     user_reset_int_i_1
       (.I0(bridge_reset_int),
        .I1(pl_phy_lnk_up),
        .I2(user_rst_n),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_17 \use_tdp.ramb36 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_10
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [5:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [5:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire pipe_userclk1_in;
  wire [5:0]rdata;
  wire [5:0]wdata;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO \use_tdp.ramb36 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_18
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire pipe_userclk1_in;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_33 \use_tdp.ramb36 
       (.I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_19
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire pipe_userclk1_in;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_32 \use_tdp.ramb36 
       (.I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_20
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire pipe_userclk1_in;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_31 \use_tdp.ramb36 
       (.I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_21
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire pipe_userclk1_in;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_30 \use_tdp.ramb36 
       (.I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_22
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire pipe_userclk1_in;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_29 \use_tdp.ramb36 
       (.I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_23
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire pipe_userclk1_in;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_28 \use_tdp.ramb36 
       (.I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_24
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire pipe_userclk1_in;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_27 \use_tdp.ramb36 
       (.I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_25
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [4:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [4:0]I1;

  wire [4:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [4:0]O1;
  wire pipe_userclk1_in;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_26 \use_tdp.ramb36 
       (.I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_4
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_16 \use_tdp.ramb36 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_5
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_15 \use_tdp.ramb36 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_6
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_14 \use_tdp.ramb36 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_7
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_13 \use_tdp.ramb36 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_8
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_12 \use_tdp.ramb36 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_9
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;

pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_11 \use_tdp.ramb36 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_bram_top_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_top_7x__parameterized0
   (rdata,
    O1,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata,
    MIMRXWEN,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [68:0]rdata;
  output [67:0]O1;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [68:0]wdata;
  input MIMRXWEN;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [67:0]I1;

  wire [67:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire [67:0]O1;
  wire pipe_userclk1_in;
  wire [68:0]rdata;
  wire [68:0]wdata;

pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_brams_7x__parameterized0 pcie_brams_rx
       (.I1(I1),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1),
        .pipe_userclk1_in(pipe_userclk1_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_brams_7x__parameterized0_3 pcie_brams_tx
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_brams_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_brams_7x__parameterized0
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [67:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [67:0]I1;

  wire [67:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [67:0]O1;
  wire pipe_userclk1_in;

pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_18 \brams[0].ram 
       (.I1(I1[8:0]),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1[8:0]),
        .pipe_userclk1_in(pipe_userclk1_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_19 \brams[1].ram 
       (.I1(I1[17:9]),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1[17:9]),
        .pipe_userclk1_in(pipe_userclk1_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_20 \brams[2].ram 
       (.I1(I1[26:18]),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1[26:18]),
        .pipe_userclk1_in(pipe_userclk1_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_21 \brams[3].ram 
       (.I1(I1[35:27]),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1[35:27]),
        .pipe_userclk1_in(pipe_userclk1_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_22 \brams[4].ram 
       (.I1(I1[44:36]),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1[44:36]),
        .pipe_userclk1_in(pipe_userclk1_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_23 \brams[5].ram 
       (.I1(I1[53:45]),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1[53:45]),
        .pipe_userclk1_in(pipe_userclk1_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_24 \brams[6].ram 
       (.I1(I1[62:54]),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1[62:54]),
        .pipe_userclk1_in(pipe_userclk1_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_25 \brams[7].ram 
       (.I1(I1[67:63]),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXREN(MIMRXREN),
        .MIMRXWADDR(MIMRXWADDR),
        .MIMRXWEN(MIMRXWEN),
        .O1(O1[67:63]),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_brams_7x" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_brams_7x__parameterized0_3
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [68:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [68:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire pipe_userclk1_in;
  wire [68:0]rdata;
  wire [68:0]wdata;

pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0 \brams[0].ram 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata[8:0]),
        .wdata(wdata[8:0]));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_4 \brams[1].ram 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata[17:9]),
        .wdata(wdata[17:9]));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_5 \brams[2].ram 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata[26:18]),
        .wdata(wdata[26:18]));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_6 \brams[3].ram 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata[35:27]),
        .wdata(wdata[35:27]));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_7 \brams[4].ram 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata[44:36]),
        .wdata(wdata[44:36]));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_8 \brams[5].ram 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata[53:45]),
        .wdata(wdata[53:45]));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_9 \brams[6].ram 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata[62:54]),
        .wdata(wdata[62:54]));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_bram_7x__parameterized0_10 \brams[7].ram 
       (.MIMTXRADDR(MIMTXRADDR),
        .MIMTXREN(MIMTXREN),
        .MIMTXWADDR(MIMTXWADDR),
        .MIMTXWEN(MIMTXWEN),
        .pipe_userclk1_in(pipe_userclk1_in),
        .rdata(rdata[68:63]),
        .wdata(wdata[68:63]));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_pipe_lane" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_lane__parameterized0
   (pipe_rx0_valid_o,
    pipe_rx0_chanisaligned_o,
    pipe_rx0_phy_status_o,
    pipe_rx0_elec_idle_o,
    PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    O1,
    O2,
    O4,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    phy_rdy_n,
    pipe_rx0_valid,
    pipe_pclk_in,
    PIPE_RXCHANISALIGNED,
    gt_rx_phy_status_q,
    gt_rxelecidle_q,
    pipe_rx0_polarity_i,
    pipe_tx0_compliance_i,
    pipe_tx0_elec_idle_i,
    I8,
    I9,
    I10,
    I11,
    I15,
    I19);
  output pipe_rx0_valid_o;
  output pipe_rx0_chanisaligned_o;
  output pipe_rx0_phy_status_o;
  output pipe_rx0_elec_idle_o;
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output [1:0]O1;
  output [15:0]O2;
  output [2:0]O4;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  input phy_rdy_n;
  input pipe_rx0_valid;
  input pipe_pclk_in;
  input [0:0]PIPE_RXCHANISALIGNED;
  input gt_rx_phy_status_q;
  input gt_rxelecidle_q;
  input pipe_rx0_polarity_i;
  input pipe_tx0_compliance_i;
  input pipe_tx0_elec_idle_i;
  input [1:0]I8;
  input [15:0]I9;
  input [2:0]I10;
  input [1:0]I11;
  input [15:0]I15;
  input [1:0]I19;

  wire [2:0]I10;
  wire [1:0]I11;
  wire [15:0]I15;
  wire [1:0]I19;
  wire [1:0]I8;
  wire [15:0]I9;
  wire [1:0]O1;
  wire [15:0]O2;
  wire [2:0]O4;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire gt_rx_phy_status_q;
  wire gt_rxelecidle_q;
  wire phy_rdy_n;
  wire pipe_pclk_in;
  wire pipe_rx0_chanisaligned_o;
  wire pipe_rx0_elec_idle_o;
  wire pipe_rx0_phy_status_o;
  wire pipe_rx0_polarity_i;
  wire pipe_rx0_valid;
  wire pipe_rx0_valid_o;
  wire pipe_tx0_compliance_i;
  wire pipe_tx0_elec_idle_i;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx0_chanisaligned_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I8[0]),
        .Q(O1[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I8[1]),
        .Q(O1[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[0]),
        .Q(O2[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[10]),
        .Q(O2[10]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[11]),
        .Q(O2[11]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[12]),
        .Q(O2[12]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[13]),
        .Q(O2[13]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[14]),
        .Q(O2[14]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[15]),
        .Q(O2[15]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[1]),
        .Q(O2[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[2]),
        .Q(O2[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[3]),
        .Q(O2[3]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[4]),
        .Q(O2[4]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[5]),
        .Q(O2[5]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[6]),
        .Q(O2[6]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[7]),
        .Q(O2[7]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[8]),
        .Q(O2[8]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I9[9]),
        .Q(O2[9]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_rxelecidle_q),
        .Q(pipe_rx0_elec_idle_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_rx_phy_status_q),
        .Q(pipe_rx0_phy_status_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rx0_polarity_i),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I10[0]),
        .Q(O4[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I10[1]),
        .Q(O4[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I10[2]),
        .Q(O4[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rx0_valid),
        .Q(pipe_rx0_valid_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I11[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I11[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx0_compliance_i),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx0_elec_idle_i),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I19[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I19[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_pipe_lane" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_lane__parameterized0_0
   (PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx1_valid_o,
    pipe_rx1_chanisaligned_o,
    pipe_rx1_phy_status_o,
    pipe_rx1_elec_idle_o,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O5,
    O6,
    O7,
    phy_rdy_n,
    pipe_rx1_polarity_i,
    pipe_pclk_in,
    pipe_tx1_compliance_i,
    pipe_tx1_elec_idle_i,
    pipe_rx1_valid,
    PIPE_RXCHANISALIGNED,
    I2,
    I3,
    I12,
    I16,
    I20,
    I23,
    I24,
    I25);
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output pipe_rx1_valid_o;
  output pipe_rx1_chanisaligned_o;
  output pipe_rx1_phy_status_o;
  output pipe_rx1_elec_idle_o;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  output [1:0]O5;
  output [15:0]O6;
  output [2:0]O7;
  input phy_rdy_n;
  input pipe_rx1_polarity_i;
  input pipe_pclk_in;
  input pipe_tx1_compliance_i;
  input pipe_tx1_elec_idle_i;
  input pipe_rx1_valid;
  input [0:0]PIPE_RXCHANISALIGNED;
  input I2;
  input I3;
  input [1:0]I12;
  input [15:0]I16;
  input [1:0]I20;
  input [1:0]I23;
  input [15:0]I24;
  input [2:0]I25;

  wire [1:0]I12;
  wire [15:0]I16;
  wire I2;
  wire [1:0]I20;
  wire [1:0]I23;
  wire [15:0]I24;
  wire [2:0]I25;
  wire I3;
  wire [1:0]O5;
  wire [15:0]O6;
  wire [2:0]O7;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire phy_rdy_n;
  wire pipe_pclk_in;
  wire pipe_rx1_chanisaligned_o;
  wire pipe_rx1_elec_idle_o;
  wire pipe_rx1_phy_status_o;
  wire pipe_rx1_polarity_i;
  wire pipe_rx1_valid;
  wire pipe_rx1_valid_o;
  wire pipe_tx1_compliance_i;
  wire pipe_tx1_elec_idle_i;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx1_chanisaligned_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I23[0]),
        .Q(O5[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I23[1]),
        .Q(O5[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[0]),
        .Q(O6[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[10]),
        .Q(O6[10]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[11]),
        .Q(O6[11]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[12]),
        .Q(O6[12]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[13]),
        .Q(O6[13]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[14]),
        .Q(O6[14]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[15]),
        .Q(O6[15]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[1]),
        .Q(O6[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[2]),
        .Q(O6[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[3]),
        .Q(O6[3]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[4]),
        .Q(O6[4]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[5]),
        .Q(O6[5]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[6]),
        .Q(O6[6]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[7]),
        .Q(O6[7]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[8]),
        .Q(O6[8]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I24[9]),
        .Q(O6[9]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3),
        .Q(pipe_rx1_elec_idle_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(pipe_rx1_phy_status_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rx1_polarity_i),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I25[0]),
        .Q(O7[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I25[1]),
        .Q(O7[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I25[2]),
        .Q(O7[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rx1_valid),
        .Q(pipe_rx1_valid_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I12[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I12[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx1_compliance_i),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx1_elec_idle_i),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I20[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I20[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_pipe_lane" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_lane__parameterized0_1
   (PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx2_valid_o,
    pipe_rx2_chanisaligned_o,
    pipe_rx2_phy_status_o,
    pipe_rx2_elec_idle_o,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O8,
    O9,
    O10,
    phy_rdy_n,
    pipe_rx2_polarity_i,
    pipe_pclk_in,
    pipe_tx2_compliance_i,
    pipe_tx2_elec_idle_i,
    pipe_rx2_valid,
    PIPE_RXCHANISALIGNED,
    I4,
    I5,
    I13,
    I17,
    I21,
    I26,
    I27,
    I28);
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output pipe_rx2_valid_o;
  output pipe_rx2_chanisaligned_o;
  output pipe_rx2_phy_status_o;
  output pipe_rx2_elec_idle_o;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  output [1:0]O8;
  output [15:0]O9;
  output [2:0]O10;
  input phy_rdy_n;
  input pipe_rx2_polarity_i;
  input pipe_pclk_in;
  input pipe_tx2_compliance_i;
  input pipe_tx2_elec_idle_i;
  input pipe_rx2_valid;
  input [0:0]PIPE_RXCHANISALIGNED;
  input I4;
  input I5;
  input [1:0]I13;
  input [15:0]I17;
  input [1:0]I21;
  input [1:0]I26;
  input [15:0]I27;
  input [2:0]I28;

  wire [1:0]I13;
  wire [15:0]I17;
  wire [1:0]I21;
  wire [1:0]I26;
  wire [15:0]I27;
  wire [2:0]I28;
  wire I4;
  wire I5;
  wire [2:0]O10;
  wire [1:0]O8;
  wire [15:0]O9;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire phy_rdy_n;
  wire pipe_pclk_in;
  wire pipe_rx2_chanisaligned_o;
  wire pipe_rx2_elec_idle_o;
  wire pipe_rx2_phy_status_o;
  wire pipe_rx2_polarity_i;
  wire pipe_rx2_valid;
  wire pipe_rx2_valid_o;
  wire pipe_tx2_compliance_i;
  wire pipe_tx2_elec_idle_i;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx2_chanisaligned_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I26[0]),
        .Q(O8[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I26[1]),
        .Q(O8[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[0]),
        .Q(O9[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[10]),
        .Q(O9[10]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[11]),
        .Q(O9[11]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[12]),
        .Q(O9[12]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[13]),
        .Q(O9[13]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[14]),
        .Q(O9[14]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[15]),
        .Q(O9[15]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[1]),
        .Q(O9[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[2]),
        .Q(O9[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[3]),
        .Q(O9[3]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[4]),
        .Q(O9[4]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[5]),
        .Q(O9[5]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[6]),
        .Q(O9[6]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[7]),
        .Q(O9[7]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[8]),
        .Q(O9[8]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I27[9]),
        .Q(O9[9]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I5),
        .Q(pipe_rx2_elec_idle_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I4),
        .Q(pipe_rx2_phy_status_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rx2_polarity_i),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I28[0]),
        .Q(O10[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I28[1]),
        .Q(O10[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I28[2]),
        .Q(O10[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rx2_valid),
        .Q(pipe_rx2_valid_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx2_compliance_i),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx2_elec_idle_i),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I21[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I21[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_pipe_lane" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_lane__parameterized0_2
   (PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx3_valid_o,
    pipe_rx3_chanisaligned_o,
    pipe_rx3_phy_status_o,
    pipe_rx3_elec_idle_o,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O11,
    O12,
    O13,
    phy_rdy_n,
    pipe_rx3_polarity_i,
    pipe_pclk_in,
    pipe_tx3_compliance_i,
    pipe_tx3_elec_idle_i,
    pipe_rx3_valid,
    PIPE_RXCHANISALIGNED,
    I6,
    I7,
    I14,
    I18,
    I22,
    I29,
    I30,
    I31);
  output [0:0]PIPE_RXPOLARITY;
  output [0:0]PIPE_TXCOMPLIANCE;
  output [0:0]PIPE_TXELECIDLE;
  output pipe_rx3_valid_o;
  output pipe_rx3_chanisaligned_o;
  output pipe_rx3_phy_status_o;
  output pipe_rx3_elec_idle_o;
  output [1:0]PIPE_TXDATAK;
  output [15:0]PIPE_TXDATA;
  output [1:0]PIPE_POWERDOWN;
  output [1:0]O11;
  output [15:0]O12;
  output [2:0]O13;
  input phy_rdy_n;
  input pipe_rx3_polarity_i;
  input pipe_pclk_in;
  input pipe_tx3_compliance_i;
  input pipe_tx3_elec_idle_i;
  input pipe_rx3_valid;
  input [0:0]PIPE_RXCHANISALIGNED;
  input I6;
  input I7;
  input [1:0]I14;
  input [15:0]I18;
  input [1:0]I22;
  input [1:0]I29;
  input [15:0]I30;
  input [2:0]I31;

  wire [1:0]I14;
  wire [15:0]I18;
  wire [1:0]I22;
  wire [1:0]I29;
  wire [15:0]I30;
  wire [2:0]I31;
  wire I6;
  wire I7;
  wire [1:0]O11;
  wire [15:0]O12;
  wire [2:0]O13;
  wire [1:0]PIPE_POWERDOWN;
  wire [0:0]PIPE_RXCHANISALIGNED;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [15:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXELECIDLE;
  wire phy_rdy_n;
  wire pipe_pclk_in;
  wire pipe_rx3_chanisaligned_o;
  wire pipe_rx3_elec_idle_o;
  wire pipe_rx3_phy_status_o;
  wire pipe_rx3_polarity_i;
  wire pipe_rx3_valid;
  wire pipe_rx3_valid_o;
  wire pipe_tx3_compliance_i;
  wire pipe_tx3_elec_idle_i;

FDRE \pipe_stages_1.pipe_rx_chanisaligned_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXCHANISALIGNED),
        .Q(pipe_rx3_chanisaligned_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I29[0]),
        .Q(O11[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_char_is_k_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I29[1]),
        .Q(O11[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[0]),
        .Q(O12[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[10]),
        .Q(O12[10]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[11]),
        .Q(O12[11]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[12]),
        .Q(O12[12]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[13]),
        .Q(O12[13]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[14]),
        .Q(O12[14]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[15]),
        .Q(O12[15]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[1]),
        .Q(O12[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[2]),
        .Q(O12[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[3]),
        .Q(O12[3]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[4]),
        .Q(O12[4]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[5]),
        .Q(O12[5]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[6]),
        .Q(O12[6]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[7]),
        .Q(O12[7]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[8]),
        .Q(O12[8]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_data_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I30[9]),
        .Q(O12[9]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_elec_idle_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I7),
        .Q(pipe_rx3_elec_idle_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_phy_status_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I6),
        .Q(pipe_rx3_phy_status_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_polarity_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rx3_polarity_i),
        .Q(PIPE_RXPOLARITY),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I31[0]),
        .Q(O13[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I31[1]),
        .Q(O13[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_status_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I31[2]),
        .Q(O13[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_rx_valid_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rx3_valid),
        .Q(pipe_rx3_valid_o),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[0]),
        .Q(PIPE_TXDATAK[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_char_is_k_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[1]),
        .Q(PIPE_TXDATAK[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_compliance_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx3_compliance_i),
        .Q(PIPE_TXCOMPLIANCE),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[0]),
        .Q(PIPE_TXDATA[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[10]),
        .Q(PIPE_TXDATA[10]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[11]),
        .Q(PIPE_TXDATA[11]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[12]),
        .Q(PIPE_TXDATA[12]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[13]),
        .Q(PIPE_TXDATA[13]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[14]),
        .Q(PIPE_TXDATA[14]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[15]),
        .Q(PIPE_TXDATA[15]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[1]),
        .Q(PIPE_TXDATA[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[2]),
        .Q(PIPE_TXDATA[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[3]),
        .Q(PIPE_TXDATA[3]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[4]),
        .Q(PIPE_TXDATA[4]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[5]),
        .Q(PIPE_TXDATA[5]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[6]),
        .Q(PIPE_TXDATA[6]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[7]),
        .Q(PIPE_TXDATA[7]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[8]),
        .Q(PIPE_TXDATA[8]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_data_q_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I18[9]),
        .Q(PIPE_TXDATA[9]),
        .R(phy_rdy_n));
FDSE \pipe_stages_1.pipe_tx_elec_idle_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx3_elec_idle_i),
        .Q(PIPE_TXELECIDLE),
        .S(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_powerdown_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I22[0]),
        .Q(PIPE_POWERDOWN[0]),
        .R(phy_rdy_n));
FDSE \pipe_stages_1.pipe_tx_powerdown_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I22[1]),
        .Q(PIPE_POWERDOWN[1]),
        .S(phy_rdy_n));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_pipe_misc" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_misc__parameterized0
   (pipe_tx_rcvr_det,
    I1,
    PIPE_TXDEEMPH,
    O3,
    Q,
    PIPE_TXMARGIN,
    phy_rdy_n,
    pipe_tx_rcvr_det_i,
    pipe_pclk_in,
    pipe_tx_rate_i,
    pipe_tx_deemph_i,
    D);
  output pipe_tx_rcvr_det;
  output [0:0]I1;
  output [1:0]PIPE_TXDEEMPH;
  output O3;
  output [2:0]Q;
  output [2:0]PIPE_TXMARGIN;
  input phy_rdy_n;
  input pipe_tx_rcvr_det_i;
  input pipe_pclk_in;
  input pipe_tx_rate_i;
  input pipe_tx_deemph_i;
  input [2:0]D;

  wire [2:0]D;
  wire [0:0]I1;
  wire O3;
  wire [1:0]PIPE_TXDEEMPH;
  wire [2:0]PIPE_TXMARGIN;
  wire [2:0]Q;
  wire phy_rdy_n;
  wire pipe_pclk_in;
  wire pipe_tx_deemph_i;
  wire pipe_tx_rate_i;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_rcvr_det_i;

FDSE \pipe_stages_1.pipe_tx_deemph_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx_deemph_i),
        .Q(PIPE_TXDEEMPH[0]),
        .S(phy_rdy_n));
FDSE \pipe_stages_1.pipe_tx_deemph_q_reg_rep 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx_deemph_i),
        .Q(PIPE_TXDEEMPH[1]),
        .S(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_margin_q_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_margin_q_reg[0]_rep 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(PIPE_TXMARGIN[0]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_margin_q_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_margin_q_reg[1]_rep 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(PIPE_TXMARGIN[1]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_margin_q_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_margin_q_reg[2]_rep 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(PIPE_TXMARGIN[2]),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_rate_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx_rate_i),
        .Q(I1),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_rcvr_det_q_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx_rcvr_det_i),
        .Q(pipe_tx_rcvr_det),
        .R(phy_rdy_n));
FDRE \pipe_stages_1.pipe_tx_rcvr_det_q_reg_rep 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx_rcvr_det_i),
        .Q(O3),
        .R(phy_rdy_n));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_pipe_pipeline" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_pipeline__parameterized0
   (pipe_tx_rcvr_det,
    I1,
    PIPE_TXDEEMPH,
    pipe_rx0_valid_o,
    pipe_rx0_chanisaligned_o,
    pipe_rx0_phy_status_o,
    pipe_rx0_elec_idle_o,
    PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    pipe_rx1_valid_o,
    pipe_rx1_chanisaligned_o,
    pipe_rx1_phy_status_o,
    pipe_rx1_elec_idle_o,
    pipe_rx2_valid_o,
    pipe_rx2_chanisaligned_o,
    pipe_rx2_phy_status_o,
    pipe_rx2_elec_idle_o,
    pipe_rx3_valid_o,
    pipe_rx3_chanisaligned_o,
    pipe_rx3_phy_status_o,
    pipe_rx3_elec_idle_o,
    O3,
    Q,
    PIPE_TXMARGIN,
    O1,
    O2,
    O4,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    phy_rdy_n,
    pipe_tx_rcvr_det_i,
    pipe_pclk_in,
    pipe_tx_rate_i,
    pipe_tx_deemph_i,
    pipe_rx0_valid,
    PIPE_RXCHANISALIGNED,
    gt_rx_phy_status_q,
    gt_rxelecidle_q,
    pipe_rx0_polarity_i,
    pipe_rx1_polarity_i,
    pipe_rx2_polarity_i,
    pipe_rx3_polarity_i,
    pipe_tx0_compliance_i,
    pipe_tx1_compliance_i,
    pipe_tx2_compliance_i,
    pipe_tx3_compliance_i,
    pipe_tx0_elec_idle_i,
    pipe_tx1_elec_idle_i,
    pipe_tx2_elec_idle_i,
    pipe_tx3_elec_idle_i,
    pipe_rx1_valid,
    I2,
    I3,
    pipe_rx2_valid,
    I4,
    I5,
    pipe_rx3_valid,
    I6,
    I7,
    D,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31);
  output pipe_tx_rcvr_det;
  output [0:0]I1;
  output [1:0]PIPE_TXDEEMPH;
  output pipe_rx0_valid_o;
  output pipe_rx0_chanisaligned_o;
  output pipe_rx0_phy_status_o;
  output pipe_rx0_elec_idle_o;
  output [3:0]PIPE_RXPOLARITY;
  output [3:0]PIPE_TXCOMPLIANCE;
  output [3:0]PIPE_TXELECIDLE;
  output pipe_rx1_valid_o;
  output pipe_rx1_chanisaligned_o;
  output pipe_rx1_phy_status_o;
  output pipe_rx1_elec_idle_o;
  output pipe_rx2_valid_o;
  output pipe_rx2_chanisaligned_o;
  output pipe_rx2_phy_status_o;
  output pipe_rx2_elec_idle_o;
  output pipe_rx3_valid_o;
  output pipe_rx3_chanisaligned_o;
  output pipe_rx3_phy_status_o;
  output pipe_rx3_elec_idle_o;
  output O3;
  output [2:0]Q;
  output [2:0]PIPE_TXMARGIN;
  output [1:0]O1;
  output [15:0]O2;
  output [2:0]O4;
  output [7:0]PIPE_TXDATAK;
  output [63:0]PIPE_TXDATA;
  output [7:0]PIPE_POWERDOWN;
  output [1:0]O5;
  output [15:0]O6;
  output [2:0]O7;
  output [1:0]O8;
  output [15:0]O9;
  output [2:0]O10;
  output [1:0]O11;
  output [15:0]O12;
  output [2:0]O13;
  input phy_rdy_n;
  input pipe_tx_rcvr_det_i;
  input pipe_pclk_in;
  input pipe_tx_rate_i;
  input pipe_tx_deemph_i;
  input pipe_rx0_valid;
  input [3:0]PIPE_RXCHANISALIGNED;
  input gt_rx_phy_status_q;
  input gt_rxelecidle_q;
  input pipe_rx0_polarity_i;
  input pipe_rx1_polarity_i;
  input pipe_rx2_polarity_i;
  input pipe_rx3_polarity_i;
  input pipe_tx0_compliance_i;
  input pipe_tx1_compliance_i;
  input pipe_tx2_compliance_i;
  input pipe_tx3_compliance_i;
  input pipe_tx0_elec_idle_i;
  input pipe_tx1_elec_idle_i;
  input pipe_tx2_elec_idle_i;
  input pipe_tx3_elec_idle_i;
  input pipe_rx1_valid;
  input I2;
  input I3;
  input pipe_rx2_valid;
  input I4;
  input I5;
  input pipe_rx3_valid;
  input I6;
  input I7;
  input [2:0]D;
  input [1:0]I8;
  input [15:0]I9;
  input [2:0]I10;
  input [1:0]I11;
  input [1:0]I12;
  input [1:0]I13;
  input [1:0]I14;
  input [15:0]I15;
  input [15:0]I16;
  input [15:0]I17;
  input [15:0]I18;
  input [1:0]I19;
  input [1:0]I20;
  input [1:0]I21;
  input [1:0]I22;
  input [1:0]I23;
  input [15:0]I24;
  input [2:0]I25;
  input [1:0]I26;
  input [15:0]I27;
  input [2:0]I28;
  input [1:0]I29;
  input [15:0]I30;
  input [2:0]I31;

  wire [2:0]D;
  wire [0:0]I1;
  wire [2:0]I10;
  wire [1:0]I11;
  wire [1:0]I12;
  wire [1:0]I13;
  wire [1:0]I14;
  wire [15:0]I15;
  wire [15:0]I16;
  wire [15:0]I17;
  wire [15:0]I18;
  wire [1:0]I19;
  wire I2;
  wire [1:0]I20;
  wire [1:0]I21;
  wire [1:0]I22;
  wire [1:0]I23;
  wire [15:0]I24;
  wire [2:0]I25;
  wire [1:0]I26;
  wire [15:0]I27;
  wire [2:0]I28;
  wire [1:0]I29;
  wire I3;
  wire [15:0]I30;
  wire [2:0]I31;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [1:0]I8;
  wire [15:0]I9;
  wire [1:0]O1;
  wire [2:0]O10;
  wire [1:0]O11;
  wire [15:0]O12;
  wire [2:0]O13;
  wire [15:0]O2;
  wire O3;
  wire [2:0]O4;
  wire [1:0]O5;
  wire [15:0]O6;
  wire [2:0]O7;
  wire [1:0]O8;
  wire [15:0]O9;
  wire [7:0]PIPE_POWERDOWN;
  wire [3:0]PIPE_RXCHANISALIGNED;
  wire [3:0]PIPE_RXPOLARITY;
  wire [3:0]PIPE_TXCOMPLIANCE;
  wire [63:0]PIPE_TXDATA;
  wire [7:0]PIPE_TXDATAK;
  wire [1:0]PIPE_TXDEEMPH;
  wire [3:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire [2:0]Q;
  wire gt_rx_phy_status_q;
  wire gt_rxelecidle_q;
  wire phy_rdy_n;
  wire pipe_pclk_in;
  wire pipe_rx0_chanisaligned_o;
  wire pipe_rx0_elec_idle_o;
  wire pipe_rx0_phy_status_o;
  wire pipe_rx0_polarity_i;
  wire pipe_rx0_valid;
  wire pipe_rx0_valid_o;
  wire pipe_rx1_chanisaligned_o;
  wire pipe_rx1_elec_idle_o;
  wire pipe_rx1_phy_status_o;
  wire pipe_rx1_polarity_i;
  wire pipe_rx1_valid;
  wire pipe_rx1_valid_o;
  wire pipe_rx2_chanisaligned_o;
  wire pipe_rx2_elec_idle_o;
  wire pipe_rx2_phy_status_o;
  wire pipe_rx2_polarity_i;
  wire pipe_rx2_valid;
  wire pipe_rx2_valid_o;
  wire pipe_rx3_chanisaligned_o;
  wire pipe_rx3_elec_idle_o;
  wire pipe_rx3_phy_status_o;
  wire pipe_rx3_polarity_i;
  wire pipe_rx3_valid;
  wire pipe_rx3_valid_o;
  wire pipe_tx0_compliance_i;
  wire pipe_tx0_elec_idle_i;
  wire pipe_tx1_compliance_i;
  wire pipe_tx1_elec_idle_i;
  wire pipe_tx2_compliance_i;
  wire pipe_tx2_elec_idle_i;
  wire pipe_tx3_compliance_i;
  wire pipe_tx3_elec_idle_i;
  wire pipe_tx_deemph_i;
  wire pipe_tx_rate_i;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_rcvr_det_i;

pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_lane__parameterized0 pipe_lane_0_i
       (.I10(I10),
        .I11(I11),
        .I15(I15),
        .I19(I19),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[1:0]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[0]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[0]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPE_TXDATA(PIPE_TXDATA[15:0]),
        .PIPE_TXDATAK(PIPE_TXDATAK[1:0]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[0]),
        .gt_rx_phy_status_q(gt_rx_phy_status_q),
        .gt_rxelecidle_q(gt_rxelecidle_q),
        .phy_rdy_n(phy_rdy_n),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_chanisaligned_o(pipe_rx0_chanisaligned_o),
        .pipe_rx0_elec_idle_o(pipe_rx0_elec_idle_o),
        .pipe_rx0_phy_status_o(pipe_rx0_phy_status_o),
        .pipe_rx0_polarity_i(pipe_rx0_polarity_i),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx0_valid_o(pipe_rx0_valid_o),
        .pipe_tx0_compliance_i(pipe_tx0_compliance_i),
        .pipe_tx0_elec_idle_i(pipe_tx0_elec_idle_i));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_lane__parameterized0_0 \pipe_lane_2.pipe_lane_1_i 
       (.I12(I12),
        .I16(I16),
        .I2(I2),
        .I20(I20),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I3(I3),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[3:2]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[1]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[1]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPE_TXDATA(PIPE_TXDATA[31:16]),
        .PIPE_TXDATAK(PIPE_TXDATAK[3:2]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[1]),
        .phy_rdy_n(phy_rdy_n),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx1_chanisaligned_o(pipe_rx1_chanisaligned_o),
        .pipe_rx1_elec_idle_o(pipe_rx1_elec_idle_o),
        .pipe_rx1_phy_status_o(pipe_rx1_phy_status_o),
        .pipe_rx1_polarity_i(pipe_rx1_polarity_i),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx1_valid_o(pipe_rx1_valid_o),
        .pipe_tx1_compliance_i(pipe_tx1_compliance_i),
        .pipe_tx1_elec_idle_i(pipe_tx1_elec_idle_i));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_lane__parameterized0_1 \pipe_lane_4.pipe_lane_2_i 
       (.I13(I13),
        .I17(I17),
        .I21(I21),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I4(I4),
        .I5(I5),
        .O10(O10),
        .O8(O8),
        .O9(O9),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[5:4]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[2]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[2]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPE_TXDATA(PIPE_TXDATA[47:32]),
        .PIPE_TXDATAK(PIPE_TXDATAK[5:4]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[2]),
        .phy_rdy_n(phy_rdy_n),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx2_chanisaligned_o(pipe_rx2_chanisaligned_o),
        .pipe_rx2_elec_idle_o(pipe_rx2_elec_idle_o),
        .pipe_rx2_phy_status_o(pipe_rx2_phy_status_o),
        .pipe_rx2_polarity_i(pipe_rx2_polarity_i),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx2_valid_o(pipe_rx2_valid_o),
        .pipe_tx2_compliance_i(pipe_tx2_compliance_i),
        .pipe_tx2_elec_idle_i(pipe_tx2_elec_idle_i));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_lane__parameterized0_2 \pipe_lane_4.pipe_lane_3_i 
       (.I14(I14),
        .I18(I18),
        .I22(I22),
        .I29(I29),
        .I30(I30),
        .I31(I31),
        .I6(I6),
        .I7(I7),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[7:6]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[3]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[3]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPE_TXDATA(PIPE_TXDATA[63:48]),
        .PIPE_TXDATAK(PIPE_TXDATAK[7:6]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[3]),
        .phy_rdy_n(phy_rdy_n),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx3_chanisaligned_o(pipe_rx3_chanisaligned_o),
        .pipe_rx3_elec_idle_o(pipe_rx3_elec_idle_o),
        .pipe_rx3_phy_status_o(pipe_rx3_phy_status_o),
        .pipe_rx3_polarity_i(pipe_rx3_polarity_i),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rx3_valid_o(pipe_rx3_valid_o),
        .pipe_tx3_compliance_i(pipe_tx3_compliance_i),
        .pipe_tx3_elec_idle_i(pipe_tx3_elec_idle_i));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_misc__parameterized0 pipe_misc_i
       (.D(D),
        .I1(I1),
        .O3(O3),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXMARGIN(PIPE_TXMARGIN),
        .Q(Q),
        .phy_rdy_n(phy_rdy_n),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_tx_deemph_i(pipe_tx_deemph_i),
        .pipe_tx_rate_i(pipe_tx_rate_i),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_rcvr_det_i(pipe_tx_rcvr_det_i));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pcie_top" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_top__parameterized0
   (O1,
    m_axis_rx_tlast,
    trn_tcfg_req,
    O2,
    pipe_tx_rcvr_det,
    I1,
    PIPE_TXDEEMPH,
    PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    O3,
    O4,
    trn_tbuf_av,
    m_axis_rx_tuser,
    cfg_mgmt_rd_wr_done,
    cfg_err_aer_headerlog_set,
    cfg_err_cpl_rdy,
    cfg_interrupt_rdy,
    cfg_received_func_lvl_rst,
    cfg_msg_received,
    O5,
    cfg_pcie_link_state,
    m_axis_rx_tdata,
    m_axis_rx_tkeep,
    cfg_to_turnoff,
    cfg_bus_number,
    cfg_msg_data,
    cfg_device_number,
    cfg_function_number,
    Q,
    PIPE_TXMARGIN,
    PIPE_TXDATAK,
    PIPE_TXDATA,
    PIPE_POWERDOWN,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_fatal_err_received,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_bridge_serr_en,
    cfg_command,
    cfg_dcommand2,
    cfg_dcommand,
    cfg_dstatus,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_lcommand,
    cfg_lstatus,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_fatal,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_pm_pme,
    cfg_msg_received_setslotpowerlimit,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_pme_status,
    cfg_root_control_pme_int_en,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    pcie_drp_rdy,
    pl_directed_change_done,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_link_upcfg_cap,
    pl_received_hot_rst,
    pl_sel_lnk_rate,
    trn_lnk_up,
    tx_err_drop,
    fc_cpld,
    fc_npd,
    fc_pd,
    pcie_drp_do,
    cfg_pmcsr_powerstate,
    pl_lane_reversal_mode,
    pl_rx_pm_state,
    pl_sel_lnk_width,
    cfg_interrupt_mmenable,
    pl_initial_link_width,
    pl_tx_pm_state,
    cfg_mgmt_do,
    pl_ltssm_state,
    cfg_vc_tcvc_map,
    cfg_interrupt_do,
    fc_cplh,
    fc_nph,
    fc_ph,
    SR,
    pipe_userclk2_in,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    s_axis_tx_tkeep,
    tx_cfg_gnt,
    cfg_turnoff_ok,
    phy_rdy_n,
    pipe_pclk_in,
    pipe_rx0_valid,
    PIPE_RXCHANISALIGNED,
    gt_rx_phy_status_q,
    gt_rxelecidle_q,
    pipe_rx1_valid,
    I2,
    I3,
    pipe_rx2_valid,
    I4,
    I5,
    pipe_rx3_valid,
    I6,
    I7,
    bridge_reset_int,
    pl_phy_lnk_up,
    m_axis_rx_tready,
    s_axis_tx_tdata,
    I8,
    cfg_trn_pending,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_mgmt_wr_readonly,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_err_malformed,
    cfg_err_cor,
    cfg_err_ur,
    cfg_err_ecrc,
    cfg_err_cpl_timeout,
    cfg_err_cpl_abort,
    cfg_err_cpl_unexpect,
    cfg_err_poisoned,
    cfg_err_atomic_egress_blocked,
    cfg_err_mc_blocked,
    cfg_err_internal_uncor,
    cfg_err_internal_cor,
    cfg_err_posted,
    cfg_err_locked,
    cfg_err_norecovery,
    cfg_interrupt,
    cfg_interrupt_assert,
    cfg_interrupt_stat,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_wake,
    s_axis_tx_tuser,
    D,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    pipe_userclk1_in,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pl_directed_link_auton,
    pl_directed_link_speed,
    pl_downstream_deemph_source,
    pl_transmit_hot_rst,
    pl_upstream_prefer_deemph,
    sys_rst_n,
    rx_np_ok,
    rx_np_req,
    cfg_err_aer_headerlog,
    pcie_drp_di,
    cfg_pm_force_state,
    pl_directed_link_change,
    pl_directed_link_width,
    cfg_ds_function_number,
    fc_sel,
    cfg_mgmt_di,
    cfg_mgmt_byte_en_n,
    cfg_err_tlp_cpl_header,
    cfg_aer_interrupt_msgnum,
    cfg_ds_device_number,
    cfg_pciecap_interrupt_msgnum,
    cfg_dsn,
    cfg_ds_bus_number,
    cfg_interrupt_di,
    pcie_drp_addr,
    cfg_mgmt_dwaddr);
  output O1;
  output m_axis_rx_tlast;
  output trn_tcfg_req;
  output O2;
  output pipe_tx_rcvr_det;
  output [0:0]I1;
  output [1:0]PIPE_TXDEEMPH;
  output [3:0]PIPE_RXPOLARITY;
  output [3:0]PIPE_TXCOMPLIANCE;
  output [3:0]PIPE_TXELECIDLE;
  output O3;
  output O4;
  output [5:0]trn_tbuf_av;
  output [13:0]m_axis_rx_tuser;
  output cfg_mgmt_rd_wr_done;
  output cfg_err_aer_headerlog_set;
  output cfg_err_cpl_rdy;
  output cfg_interrupt_rdy;
  output cfg_received_func_lvl_rst;
  output cfg_msg_received;
  output O5;
  output [2:0]cfg_pcie_link_state;
  output [63:0]m_axis_rx_tdata;
  output [7:0]m_axis_rx_tkeep;
  output cfg_to_turnoff;
  output [7:0]cfg_bus_number;
  output [15:0]cfg_msg_data;
  output [4:0]cfg_device_number;
  output [2:0]cfg_function_number;
  output [2:0]Q;
  output [2:0]PIPE_TXMARGIN;
  output [7:0]PIPE_TXDATAK;
  output [63:0]PIPE_TXDATA;
  output [7:0]PIPE_POWERDOWN;
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_bridge_serr_en;
  output [4:0]cfg_command;
  output [11:0]cfg_dcommand2;
  output [14:0]cfg_dcommand;
  output [3:0]cfg_dstatus;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  output [10:0]cfg_lcommand;
  output [9:0]cfg_lstatus;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_pm_as_nak;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_setslotpowerlimit;
  output cfg_pmcsr_pme_en;
  output cfg_pmcsr_pme_status;
  output cfg_root_control_pme_int_en;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output pcie_drp_rdy;
  output pl_directed_change_done;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output pl_link_upcfg_cap;
  output pl_received_hot_rst;
  output pl_sel_lnk_rate;
  output trn_lnk_up;
  output tx_err_drop;
  output [11:0]fc_cpld;
  output [11:0]fc_npd;
  output [11:0]fc_pd;
  output [15:0]pcie_drp_do;
  output [1:0]cfg_pmcsr_powerstate;
  output [1:0]pl_lane_reversal_mode;
  output [1:0]pl_rx_pm_state;
  output [1:0]pl_sel_lnk_width;
  output [2:0]cfg_interrupt_mmenable;
  output [2:0]pl_initial_link_width;
  output [2:0]pl_tx_pm_state;
  output [31:0]cfg_mgmt_do;
  output [5:0]pl_ltssm_state;
  output [6:0]cfg_vc_tcvc_map;
  output [7:0]cfg_interrupt_do;
  output [7:0]fc_cplh;
  output [7:0]fc_nph;
  output [7:0]fc_ph;
  input [0:0]SR;
  input pipe_userclk2_in;
  input s_axis_tx_tlast;
  input s_axis_tx_tvalid;
  input [0:0]s_axis_tx_tkeep;
  input tx_cfg_gnt;
  input cfg_turnoff_ok;
  input phy_rdy_n;
  input pipe_pclk_in;
  input pipe_rx0_valid;
  input [3:0]PIPE_RXCHANISALIGNED;
  input gt_rx_phy_status_q;
  input gt_rxelecidle_q;
  input pipe_rx1_valid;
  input I2;
  input I3;
  input pipe_rx2_valid;
  input I4;
  input I5;
  input pipe_rx3_valid;
  input I6;
  input I7;
  input bridge_reset_int;
  input pl_phy_lnk_up;
  input m_axis_rx_tready;
  input [63:0]s_axis_tx_tdata;
  input I8;
  input cfg_trn_pending;
  input cfg_mgmt_wr_rw1c_as_rw;
  input cfg_mgmt_wr_readonly;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_err_malformed;
  input cfg_err_cor;
  input cfg_err_ur;
  input cfg_err_ecrc;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_abort;
  input cfg_err_cpl_unexpect;
  input cfg_err_poisoned;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_mc_blocked;
  input cfg_err_internal_uncor;
  input cfg_err_internal_cor;
  input cfg_err_posted;
  input cfg_err_locked;
  input cfg_err_norecovery;
  input cfg_interrupt;
  input cfg_interrupt_assert;
  input cfg_interrupt_stat;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input cfg_pm_wake;
  input [3:0]s_axis_tx_tuser;
  input [1:0]D;
  input [15:0]I9;
  input [2:0]I10;
  input [1:0]I11;
  input [15:0]I12;
  input [2:0]I13;
  input [1:0]I14;
  input [15:0]I15;
  input [2:0]I16;
  input [1:0]I17;
  input [15:0]I18;
  input [2:0]I19;
  input pipe_userclk1_in;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input pl_directed_link_auton;
  input pl_directed_link_speed;
  input pl_downstream_deemph_source;
  input pl_transmit_hot_rst;
  input pl_upstream_prefer_deemph;
  input sys_rst_n;
  input rx_np_ok;
  input rx_np_req;
  input [127:0]cfg_err_aer_headerlog;
  input [15:0]pcie_drp_di;
  input [1:0]cfg_pm_force_state;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input [2:0]cfg_ds_function_number;
  input [2:0]fc_sel;
  input [31:0]cfg_mgmt_di;
  input [3:0]cfg_mgmt_byte_en_n;
  input [47:0]cfg_err_tlp_cpl_header;
  input [4:0]cfg_aer_interrupt_msgnum;
  input [4:0]cfg_ds_device_number;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  input [63:0]cfg_dsn;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_interrupt_di;
  input [8:0]pcie_drp_addr;
  input [9:0]cfg_mgmt_dwaddr;

  wire [1:0]D;
  wire [0:0]I1;
  wire [2:0]I10;
  wire [1:0]I11;
  wire [15:0]I12;
  wire [2:0]I13;
  wire [1:0]I14;
  wire [15:0]I15;
  wire [2:0]I16;
  wire [1:0]I17;
  wire [15:0]I18;
  wire [2:0]I19;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [15:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [7:0]PIPE_POWERDOWN;
  wire [3:0]PIPE_RXCHANISALIGNED;
  wire [3:0]PIPE_RXPOLARITY;
  wire [3:0]PIPE_TXCOMPLIANCE;
  wire [63:0]PIPE_TXDATA;
  wire [7:0]PIPE_TXDATAK;
  wire [1:0]PIPE_TXDEEMPH;
  wire [3:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire [2:0]Q;
  wire [0:0]SR;
  wire bridge_reset_int;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [7:0]cfg_bus_number;
  wire [4:0]cfg_command;
  wire [14:0]cfg_dcommand;
  wire [11:0]cfg_dcommand2;
  wire [4:0]cfg_device_number;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]cfg_dstatus;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire [2:0]cfg_function_number;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [10:0]cfg_lcommand;
  wire [9:0]cfg_lstatus;
  wire [3:0]cfg_mgmt_byte_en_n;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_turnoff_ok_n;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok;
  wire [6:0]cfg_vc_tcvc_map;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire gt_rx_phy_status_q;
  wire gt_rxelecidle_q;
  wire [63:0]m_axis_rx_tdata;
  wire [7:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [13:0]m_axis_rx_tuser;
  wire n_10_axi_basic_top_i;
  wire n_11_axi_basic_top_i;
  wire n_12_axi_basic_top_i;
  wire n_13_axi_basic_top_i;
  wire n_14_pcie_7x_i;
  wire n_17_pcie_7x_i;
  wire n_18_pcie_7x_i;
  wire n_22_pcie_7x_i;
  wire n_27_pcie_7x_i;
  wire n_29_axi_basic_top_i;
  wire n_8_axi_basic_top_i;
  wire n_8_pcie_7x_i;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire phy_rdy_n;
  wire pipe_pclk_in;
  wire pipe_rx0_chanisaligned_o;
  wire [1:0]pipe_rx0_char_is_k_o;
  wire [15:0]pipe_rx0_data_o;
  wire pipe_rx0_elec_idle_o;
  wire pipe_rx0_phy_status_o;
  wire pipe_rx0_polarity_i;
  wire [2:0]pipe_rx0_status_o;
  wire pipe_rx0_valid;
  wire pipe_rx0_valid_o;
  wire pipe_rx1_chanisaligned_o;
  wire [1:0]pipe_rx1_char_is_k_o;
  wire [15:0]pipe_rx1_data_o;
  wire pipe_rx1_elec_idle_o;
  wire pipe_rx1_phy_status_o;
  wire pipe_rx1_polarity_i;
  wire [2:0]pipe_rx1_status_o;
  wire pipe_rx1_valid;
  wire pipe_rx1_valid_o;
  wire pipe_rx2_chanisaligned_o;
  wire [1:0]pipe_rx2_char_is_k_o;
  wire [15:0]pipe_rx2_data_o;
  wire pipe_rx2_elec_idle_o;
  wire pipe_rx2_phy_status_o;
  wire pipe_rx2_polarity_i;
  wire [2:0]pipe_rx2_status_o;
  wire pipe_rx2_valid;
  wire pipe_rx2_valid_o;
  wire pipe_rx3_chanisaligned_o;
  wire [1:0]pipe_rx3_char_is_k_o;
  wire [15:0]pipe_rx3_data_o;
  wire pipe_rx3_elec_idle_o;
  wire pipe_rx3_phy_status_o;
  wire pipe_rx3_polarity_i;
  wire [2:0]pipe_rx3_status_o;
  wire pipe_rx3_valid;
  wire pipe_rx3_valid_o;
  wire [1:0]pipe_tx0_char_is_k_i;
  wire pipe_tx0_compliance_i;
  wire [15:0]pipe_tx0_data_i;
  wire pipe_tx0_elec_idle_i;
  wire [1:0]pipe_tx0_powerdown_i;
  wire [1:0]pipe_tx1_char_is_k_i;
  wire pipe_tx1_compliance_i;
  wire [15:0]pipe_tx1_data_i;
  wire pipe_tx1_elec_idle_i;
  wire [1:0]pipe_tx1_powerdown_i;
  wire [1:0]pipe_tx2_char_is_k_i;
  wire pipe_tx2_compliance_i;
  wire [15:0]pipe_tx2_data_i;
  wire pipe_tx2_elec_idle_i;
  wire [1:0]pipe_tx2_powerdown_i;
  wire [1:0]pipe_tx3_char_is_k_i;
  wire pipe_tx3_compliance_i;
  wire [15:0]pipe_tx3_data_i;
  wire pipe_tx3_elec_idle_i;
  wire [1:0]pipe_tx3_powerdown_i;
  wire pipe_tx_deemph_i;
  wire [2:0]pipe_tx_margin_i;
  wire pipe_tx_rate_i;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_rcvr_det_i;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_received_hot_rst;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire \rx_inst/rx_pipeline_inst/rsrc_rdy_filtered10_out ;
  wire \rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d ;
  wire rx_np_ok;
  wire rx_np_req;
  wire [63:0]s_axis_tx_tdata;
  wire [0:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire sys_rst_n;
  wire trn_lnk_up;
  wire [6:0]trn_rbar_hit;
  wire [63:0]trn_rd;
  wire trn_rdst_rdy;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire trn_rrem;
  wire trn_rsof;
  wire trn_rsrc_dsc;
  wire [5:0]trn_tbuf_av;
  wire trn_tcfg_gnt;
  wire trn_tcfg_req;
  wire [63:0]trn_td;
  wire trn_tdst_rdy;
  wire trn_tecrc_gen;
  wire trn_teof;
  wire trn_terrfwd;
  wire trn_trem;
  wire trn_tsof;
  wire trn_tsrc_dsc;
  wire trn_tsrc_rdy;
  wire trn_tstr;
  wire tx_cfg_gnt;
  wire tx_err_drop;
  wire \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ;
  wire \tx_inst/xhdl12.tx_thrl_ctl_inst/tbuf_av_min_trig ;
  wire \tx_inst/xhdl12.tx_thrl_ctl_inst/tcfg_req_thrtl ;

pcie_k7_gen2x4_pcie_k7_gen2x4_axi_basic_top__parameterized0 axi_basic_top_i
       (.I1(n_17_pcie_7x_i),
        .I2(n_18_pcie_7x_i),
        .I3(n_22_pcie_7x_i),
        .I4(n_8_pcie_7x_i),
        .I5(n_27_pcie_7x_i),
        .I8(I8),
        .O1(O1),
        .O2(O2),
        .O3(n_8_axi_basic_top_i),
        .O4(n_10_axi_basic_top_i),
        .O5(n_11_axi_basic_top_i),
        .O6(n_12_axi_basic_top_i),
        .O7(n_13_axi_basic_top_i),
        .O8(n_29_axi_basic_top_i),
        .O9({trn_tsrc_dsc,trn_tstr,trn_terrfwd,trn_tecrc_gen}),
        .Q({trn_td[31:0],trn_td[63:32]}),
        .SR(SR),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pm_turnoff_ok_n(cfg_pm_turnoff_ok_n),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .m_axis_rx_tdata(m_axis_rx_tdata),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .pipe_userclk2_in(pipe_userclk2_in),
        .rsrc_rdy_filtered10_out(\rx_inst/rx_pipeline_inst/rsrc_rdy_filtered10_out ),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .tbuf_av_min_trig(\tx_inst/xhdl12.tx_thrl_ctl_inst/tbuf_av_min_trig ),
        .tcfg_req_thrtl(\tx_inst/xhdl12.tx_thrl_ctl_inst/tcfg_req_thrtl ),
        .trn_rbar_hit(trn_rbar_hit),
        .trn_rd(trn_rd),
        .trn_rdst_rdy(trn_rdst_rdy),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rrem(trn_rrem),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc),
        .trn_rsrc_dsc_d(\rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d ),
        .trn_tbuf_av(trn_tbuf_av),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .trn_tcfg_req(trn_tcfg_req),
        .trn_tdst_rdy(trn_tdst_rdy),
        .trn_teof(trn_teof),
        .trn_trem(trn_trem),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy),
        .tx_cfg_gnt(tx_cfg_gnt));
LUT1 #(
    .INIT(2'h1)) 
     \cfg_bus_number_d[7]_i_1 
       (.I0(I8),
        .O(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_bus_number_d_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[8]),
        .Q(cfg_bus_number[0]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_bus_number_d_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[9]),
        .Q(cfg_bus_number[1]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_bus_number_d_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[10]),
        .Q(cfg_bus_number[2]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_bus_number_d_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[11]),
        .Q(cfg_bus_number[3]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_bus_number_d_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[12]),
        .Q(cfg_bus_number[4]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_bus_number_d_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[13]),
        .Q(cfg_bus_number[5]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_bus_number_d_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[14]),
        .Q(cfg_bus_number[6]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_bus_number_d_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[15]),
        .Q(cfg_bus_number[7]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_device_number_d_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[3]),
        .Q(cfg_device_number[0]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_device_number_d_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[4]),
        .Q(cfg_device_number[1]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_device_number_d_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[5]),
        .Q(cfg_device_number[2]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_device_number_d_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[6]),
        .Q(cfg_device_number[3]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_device_number_d_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[7]),
        .Q(cfg_device_number[4]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_function_number_d_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[0]),
        .Q(cfg_function_number[0]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_function_number_d_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[1]),
        .Q(cfg_function_number[1]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
FDRE \cfg_function_number_d_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(n_14_pcie_7x_i),
        .D(cfg_msg_data[2]),
        .Q(cfg_function_number[2]),
        .R(\tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig ));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_7x__parameterized0 pcie_7x_i
       (.E(n_14_pcie_7x_i),
        .I1(n_13_axi_basic_top_i),
        .I10(pipe_rx0_char_is_k_o),
        .I11(pipe_rx1_char_is_k_o),
        .I12(pipe_rx2_char_is_k_o),
        .I13(pipe_rx3_char_is_k_o),
        .I14(pipe_rx0_status_o),
        .I15(pipe_rx1_status_o),
        .I16(pipe_rx2_status_o),
        .I17(pipe_rx3_status_o),
        .I2(n_8_axi_basic_top_i),
        .I3(n_12_axi_basic_top_i),
        .I4(n_10_axi_basic_top_i),
        .I5(n_29_axi_basic_top_i),
        .I6(n_11_axi_basic_top_i),
        .I7(pipe_rx1_data_o),
        .I8(pipe_rx2_data_o),
        .I9(pipe_rx3_data_o),
        .O1(n_8_pcie_7x_i),
        .O2(n_17_pcie_7x_i),
        .O3(n_18_pcie_7x_i),
        .O4(O4),
        .O5(O5),
        .O6(n_22_pcie_7x_i),
        .O7(n_27_pcie_7x_i),
        .O9({trn_tsrc_dsc,trn_tstr,trn_terrfwd,trn_tecrc_gen}),
        .Q(pipe_rx0_data_o),
        .SR(SR),
        .bridge_reset_int(bridge_reset_int),
        .cfg_aer_ecrc_check_en(cfg_aer_ecrc_check_en),
        .cfg_aer_ecrc_gen_en(cfg_aer_ecrc_gen_en),
        .cfg_aer_interrupt_msgnum(cfg_aer_interrupt_msgnum),
        .cfg_aer_rooterr_corr_err_received(cfg_aer_rooterr_corr_err_received),
        .cfg_aer_rooterr_corr_err_reporting_en(cfg_aer_rooterr_corr_err_reporting_en),
        .cfg_aer_rooterr_fatal_err_received(cfg_aer_rooterr_fatal_err_received),
        .cfg_aer_rooterr_fatal_err_reporting_en(cfg_aer_rooterr_fatal_err_reporting_en),
        .cfg_aer_rooterr_non_fatal_err_received(cfg_aer_rooterr_non_fatal_err_received),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .cfg_bridge_serr_en(cfg_bridge_serr_en),
        .cfg_command(cfg_command),
        .cfg_dcommand(cfg_dcommand),
        .cfg_dcommand2(cfg_dcommand2),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_dsn(cfg_dsn),
        .cfg_dstatus(cfg_dstatus),
        .cfg_err_aer_headerlog(cfg_err_aer_headerlog),
        .cfg_err_aer_headerlog_set(cfg_err_aer_headerlog_set),
        .cfg_err_atomic_egress_blocked(cfg_err_atomic_egress_blocked),
        .cfg_err_cor(cfg_err_cor),
        .cfg_err_cpl_abort(cfg_err_cpl_abort),
        .cfg_err_cpl_rdy(cfg_err_cpl_rdy),
        .cfg_err_cpl_timeout(cfg_err_cpl_timeout),
        .cfg_err_cpl_unexpect(cfg_err_cpl_unexpect),
        .cfg_err_ecrc(cfg_err_ecrc),
        .cfg_err_internal_cor(cfg_err_internal_cor),
        .cfg_err_internal_uncor(cfg_err_internal_uncor),
        .cfg_err_locked(cfg_err_locked),
        .cfg_err_malformed(cfg_err_malformed),
        .cfg_err_mc_blocked(cfg_err_mc_blocked),
        .cfg_err_norecovery(cfg_err_norecovery),
        .cfg_err_poisoned(cfg_err_poisoned),
        .cfg_err_posted(cfg_err_posted),
        .cfg_err_tlp_cpl_header(cfg_err_tlp_cpl_header),
        .cfg_err_ur(cfg_err_ur),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand(cfg_lcommand),
        .cfg_lstatus(cfg_lstatus),
        .cfg_mgmt_byte_en_n(cfg_mgmt_byte_en_n),
        .cfg_mgmt_di(cfg_mgmt_di),
        .cfg_mgmt_do(cfg_mgmt_do),
        .cfg_mgmt_dwaddr(cfg_mgmt_dwaddr),
        .cfg_mgmt_rd_en(cfg_mgmt_rd_en),
        .cfg_mgmt_rd_wr_done(cfg_mgmt_rd_wr_done),
        .cfg_mgmt_wr_en(cfg_mgmt_wr_en),
        .cfg_mgmt_wr_readonly(cfg_mgmt_wr_readonly),
        .cfg_mgmt_wr_rw1c_as_rw(cfg_mgmt_wr_rw1c_as_rw),
        .cfg_msg_data(cfg_msg_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_assert_int_a(cfg_msg_received_assert_int_a),
        .cfg_msg_received_assert_int_b(cfg_msg_received_assert_int_b),
        .cfg_msg_received_assert_int_c(cfg_msg_received_assert_int_c),
        .cfg_msg_received_assert_int_d(cfg_msg_received_assert_int_d),
        .cfg_msg_received_deassert_int_a(cfg_msg_received_deassert_int_a),
        .cfg_msg_received_deassert_int_b(cfg_msg_received_deassert_int_b),
        .cfg_msg_received_deassert_int_c(cfg_msg_received_deassert_int_c),
        .cfg_msg_received_deassert_int_d(cfg_msg_received_deassert_int_d),
        .cfg_msg_received_err_cor(cfg_msg_received_err_cor),
        .cfg_msg_received_err_fatal(cfg_msg_received_err_fatal),
        .cfg_msg_received_err_non_fatal(cfg_msg_received_err_non_fatal),
        .cfg_msg_received_pm_as_nak(cfg_msg_received_pm_as_nak),
        .cfg_msg_received_pm_pme(cfg_msg_received_pm_pme),
        .cfg_msg_received_pme_to_ack(cfg_msg_received_pme_to_ack),
        .cfg_msg_received_setslotpowerlimit(cfg_msg_received_setslotpowerlimit),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state(cfg_pm_force_state),
        .cfg_pm_force_state_en(cfg_pm_force_state_en),
        .cfg_pm_halt_aspm_l0s(cfg_pm_halt_aspm_l0s),
        .cfg_pm_halt_aspm_l1(cfg_pm_halt_aspm_l1),
        .cfg_pm_turnoff_ok_n(cfg_pm_turnoff_ok_n),
        .cfg_pm_wake(cfg_pm_wake),
        .cfg_pmcsr_pme_en(cfg_pmcsr_pme_en),
        .cfg_pmcsr_pme_status(cfg_pmcsr_pme_status),
        .cfg_pmcsr_powerstate(cfg_pmcsr_powerstate),
        .cfg_received_func_lvl_rst(cfg_received_func_lvl_rst),
        .cfg_root_control_pme_int_en(cfg_root_control_pme_int_en),
        .cfg_root_control_syserr_corr_err_en(cfg_root_control_syserr_corr_err_en),
        .cfg_root_control_syserr_fatal_err_en(cfg_root_control_syserr_fatal_err_en),
        .cfg_root_control_syserr_non_fatal_err_en(cfg_root_control_syserr_non_fatal_err_en),
        .cfg_slot_control_electromech_il_ctl_pulse(cfg_slot_control_electromech_il_ctl_pulse),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_trn_pending(cfg_trn_pending),
        .cfg_vc_tcvc_map(cfg_vc_tcvc_map),
        .fc_cpld(fc_cpld),
        .fc_cplh(fc_cplh),
        .fc_npd(fc_npd),
        .fc_nph(fc_nph),
        .fc_pd(fc_pd),
        .fc_ph(fc_ph),
        .fc_sel(fc_sel),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_chanisaligned(pipe_rx0_chanisaligned_o),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle_o),
        .pipe_rx0_phy_status(pipe_rx0_phy_status_o),
        .pipe_rx0_polarity(pipe_rx0_polarity_i),
        .pipe_rx0_valid(pipe_rx0_valid_o),
        .pipe_rx1_chanisaligned(pipe_rx1_chanisaligned_o),
        .pipe_rx1_elec_idle(pipe_rx1_elec_idle_o),
        .pipe_rx1_phy_status(pipe_rx1_phy_status_o),
        .pipe_rx1_polarity(pipe_rx1_polarity_i),
        .pipe_rx1_valid(pipe_rx1_valid_o),
        .pipe_rx2_chanisaligned(pipe_rx2_chanisaligned_o),
        .pipe_rx2_elec_idle(pipe_rx2_elec_idle_o),
        .pipe_rx2_phy_status(pipe_rx2_phy_status_o),
        .pipe_rx2_polarity(pipe_rx2_polarity_i),
        .pipe_rx2_valid(pipe_rx2_valid_o),
        .pipe_rx3_chanisaligned(pipe_rx3_chanisaligned_o),
        .pipe_rx3_elec_idle(pipe_rx3_elec_idle_o),
        .pipe_rx3_phy_status(pipe_rx3_phy_status_o),
        .pipe_rx3_polarity(pipe_rx3_polarity_i),
        .pipe_rx3_valid(pipe_rx3_valid_o),
        .pipe_tx0_char_is_k(pipe_tx0_char_is_k_i),
        .pipe_tx0_compliance(pipe_tx0_compliance_i),
        .pipe_tx0_data(pipe_tx0_data_i),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle_i),
        .pipe_tx0_powerdown(pipe_tx0_powerdown_i),
        .pipe_tx1_char_is_k(pipe_tx1_char_is_k_i),
        .pipe_tx1_compliance(pipe_tx1_compliance_i),
        .pipe_tx1_data(pipe_tx1_data_i),
        .pipe_tx1_elec_idle(pipe_tx1_elec_idle_i),
        .pipe_tx1_powerdown(pipe_tx1_powerdown_i),
        .pipe_tx2_char_is_k(pipe_tx2_char_is_k_i),
        .pipe_tx2_compliance(pipe_tx2_compliance_i),
        .pipe_tx2_data(pipe_tx2_data_i),
        .pipe_tx2_elec_idle(pipe_tx2_elec_idle_i),
        .pipe_tx2_powerdown(pipe_tx2_powerdown_i),
        .pipe_tx3_char_is_k(pipe_tx3_char_is_k_i),
        .pipe_tx3_compliance(pipe_tx3_compliance_i),
        .pipe_tx3_data(pipe_tx3_data_i),
        .pipe_tx3_elec_idle(pipe_tx3_elec_idle_i),
        .pipe_tx3_powerdown(pipe_tx3_powerdown_i),
        .pipe_tx_deemph(pipe_tx_deemph_i),
        .pipe_tx_margin(pipe_tx_margin_i),
        .pipe_tx_rate(pipe_tx_rate_i),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det_i),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .pl_directed_change_done(pl_directed_change_done),
        .pl_directed_link_auton(pl_directed_link_auton),
        .pl_directed_link_change(pl_directed_link_change),
        .pl_directed_link_speed(pl_directed_link_speed),
        .pl_directed_link_width(pl_directed_link_width),
        .pl_downstream_deemph_source(pl_downstream_deemph_source),
        .pl_initial_link_width(pl_initial_link_width),
        .pl_lane_reversal_mode(pl_lane_reversal_mode),
        .pl_link_gen2_cap(pl_link_gen2_cap),
        .pl_link_partner_gen2_supported(pl_link_partner_gen2_supported),
        .pl_link_upcfg_cap(pl_link_upcfg_cap),
        .pl_ltssm_state(pl_ltssm_state),
        .pl_phy_lnk_up(pl_phy_lnk_up),
        .pl_received_hot_rst(pl_received_hot_rst),
        .pl_rx_pm_state(pl_rx_pm_state),
        .pl_sel_lnk_rate(pl_sel_lnk_rate),
        .pl_sel_lnk_width(pl_sel_lnk_width),
        .pl_transmit_hot_rst(pl_transmit_hot_rst),
        .pl_tx_pm_state(pl_tx_pm_state),
        .pl_upstream_prefer_deemph(pl_upstream_prefer_deemph),
        .rsrc_rdy_filtered10_out(\rx_inst/rx_pipeline_inst/rsrc_rdy_filtered10_out ),
        .rx_np_ok(rx_np_ok),
        .rx_np_req(rx_np_req),
        .sys_rst_n(sys_rst_n),
        .tbuf_av_min_trig(\tx_inst/xhdl12.tx_thrl_ctl_inst/tbuf_av_min_trig ),
        .tcfg_req_thrtl(\tx_inst/xhdl12.tx_thrl_ctl_inst/tcfg_req_thrtl ),
        .trn_lnk_up(trn_lnk_up),
        .trn_rbar_hit(trn_rbar_hit),
        .trn_rd(trn_rd),
        .trn_rdst_rdy(trn_rdst_rdy),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rrem(trn_rrem),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc),
        .trn_rsrc_dsc_d(\rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d ),
        .trn_tbuf_av(trn_tbuf_av),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .trn_tcfg_req(trn_tcfg_req),
        .trn_td(trn_td),
        .trn_tdst_rdy(trn_tdst_rdy),
        .trn_teof(trn_teof),
        .trn_trem(trn_trem),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy),
        .tx_err_drop(tx_err_drop));
pcie_k7_gen2x4_pcie_k7_gen2x4_pcie_pipe_pipeline__parameterized0 pcie_pipe_pipeline_i
       (.D(pipe_tx_margin_i),
        .I1(I1),
        .I10(I10),
        .I11(pipe_tx0_char_is_k_i),
        .I12(pipe_tx1_char_is_k_i),
        .I13(pipe_tx2_char_is_k_i),
        .I14(pipe_tx3_char_is_k_i),
        .I15(pipe_tx0_data_i),
        .I16(pipe_tx1_data_i),
        .I17(pipe_tx2_data_i),
        .I18(pipe_tx3_data_i),
        .I19(pipe_tx0_powerdown_i),
        .I2(I2),
        .I20(pipe_tx1_powerdown_i),
        .I21(pipe_tx2_powerdown_i),
        .I22(pipe_tx3_powerdown_i),
        .I23(I11),
        .I24(I12),
        .I25(I13),
        .I26(I14),
        .I27(I15),
        .I28(I16),
        .I29(I17),
        .I3(I3),
        .I30(I18),
        .I31(I19),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(D),
        .I9(I9),
        .O1(pipe_rx0_char_is_k_o),
        .O10(pipe_rx2_status_o),
        .O11(pipe_rx3_char_is_k_o),
        .O12(pipe_rx3_data_o),
        .O13(pipe_rx3_status_o),
        .O2(pipe_rx0_data_o),
        .O3(O3),
        .O4(pipe_rx0_status_o),
        .O5(pipe_rx1_char_is_k_o),
        .O6(pipe_rx1_data_o),
        .O7(pipe_rx1_status_o),
        .O8(pipe_rx2_char_is_k_o),
        .O9(pipe_rx2_data_o),
        .PIPE_POWERDOWN(PIPE_POWERDOWN),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE),
        .PIPE_TXDATA(PIPE_TXDATA),
        .PIPE_TXDATAK(PIPE_TXDATAK),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE),
        .PIPE_TXMARGIN(PIPE_TXMARGIN),
        .Q(Q),
        .gt_rx_phy_status_q(gt_rx_phy_status_q),
        .gt_rxelecidle_q(gt_rxelecidle_q),
        .phy_rdy_n(phy_rdy_n),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_chanisaligned_o(pipe_rx0_chanisaligned_o),
        .pipe_rx0_elec_idle_o(pipe_rx0_elec_idle_o),
        .pipe_rx0_phy_status_o(pipe_rx0_phy_status_o),
        .pipe_rx0_polarity_i(pipe_rx0_polarity_i),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx0_valid_o(pipe_rx0_valid_o),
        .pipe_rx1_chanisaligned_o(pipe_rx1_chanisaligned_o),
        .pipe_rx1_elec_idle_o(pipe_rx1_elec_idle_o),
        .pipe_rx1_phy_status_o(pipe_rx1_phy_status_o),
        .pipe_rx1_polarity_i(pipe_rx1_polarity_i),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx1_valid_o(pipe_rx1_valid_o),
        .pipe_rx2_chanisaligned_o(pipe_rx2_chanisaligned_o),
        .pipe_rx2_elec_idle_o(pipe_rx2_elec_idle_o),
        .pipe_rx2_phy_status_o(pipe_rx2_phy_status_o),
        .pipe_rx2_polarity_i(pipe_rx2_polarity_i),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx2_valid_o(pipe_rx2_valid_o),
        .pipe_rx3_chanisaligned_o(pipe_rx3_chanisaligned_o),
        .pipe_rx3_elec_idle_o(pipe_rx3_elec_idle_o),
        .pipe_rx3_phy_status_o(pipe_rx3_phy_status_o),
        .pipe_rx3_polarity_i(pipe_rx3_polarity_i),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rx3_valid_o(pipe_rx3_valid_o),
        .pipe_tx0_compliance_i(pipe_tx0_compliance_i),
        .pipe_tx0_elec_idle_i(pipe_tx0_elec_idle_i),
        .pipe_tx1_compliance_i(pipe_tx1_compliance_i),
        .pipe_tx1_elec_idle_i(pipe_tx1_elec_idle_i),
        .pipe_tx2_compliance_i(pipe_tx2_compliance_i),
        .pipe_tx2_elec_idle_i(pipe_tx2_elec_idle_i),
        .pipe_tx3_compliance_i(pipe_tx3_compliance_i),
        .pipe_tx3_elec_idle_i(pipe_tx3_elec_idle_i),
        .pipe_tx_deemph_i(pipe_tx_deemph_i),
        .pipe_tx_rate_i(pipe_tx_rate_i),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_rcvr_det_i(pipe_tx_rcvr_det_i));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_drp" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_drp
   (Q,
    DRPADDR,
    gt_ch_drp_rdy,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    RATE_DRP_START,
    ext_ch_gt_drprdy,
    I8,
    DRP_X16,
    ext_ch_gt_drpdo,
    DRP_GTXRESET);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output [0:0]gt_ch_drp_rdy;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input RATE_DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I8;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input DRP_GTXRESET;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_GTXRESET;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RATE_DRP_START;
  wire RST_DCLK_RESET;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [0:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1 ;
  wire \n_0_addr_reg[1]_i_1 ;
  wire \n_0_addr_reg[2]_i_1 ;
  wire \n_0_addr_reg[3]_i_1 ;
  wire \n_0_addr_reg[4]_i_1 ;
  wire \n_0_addr_reg[5]_i_1 ;
  wire \n_0_addr_reg[6]_i_1 ;
  wire \n_0_addr_reg[7]_i_1 ;
  wire \n_0_di_reg[0]_i_2 ;
  wire \n_0_di_reg[0]_i_3 ;
  wire \n_0_di_reg[10]_i_2 ;
  wire \n_0_di_reg[10]_i_3 ;
  wire \n_0_di_reg[11]_i_1 ;
  wire \n_0_di_reg[11]_i_2 ;
  wire \n_0_di_reg[11]_i_4 ;
  wire \n_0_di_reg[11]_i_5 ;
  wire \n_0_di_reg[11]_i_6 ;
  wire \n_0_di_reg[12]_i_1 ;
  wire \n_0_di_reg[12]_i_2 ;
  wire \n_0_di_reg[12]_i_3 ;
  wire \n_0_di_reg[12]_i_4 ;
  wire \n_0_di_reg[13]_i_1 ;
  wire \n_0_di_reg[13]_i_2 ;
  wire \n_0_di_reg[13]_i_3 ;
  wire \n_0_di_reg[13]_i_4 ;
  wire \n_0_di_reg[14]_i_1 ;
  wire \n_0_di_reg[14]_i_2 ;
  wire \n_0_di_reg[14]_i_3 ;
  wire \n_0_di_reg[14]_i_4 ;
  wire \n_0_di_reg[15]_i_2 ;
  wire \n_0_di_reg[15]_i_3 ;
  wire \n_0_di_reg[15]_i_4 ;
  wire \n_0_di_reg[1]_i_1 ;
  wire \n_0_di_reg[1]_i_2 ;
  wire \n_0_di_reg[1]_i_3 ;
  wire \n_0_di_reg[1]_i_4 ;
  wire \n_0_di_reg[2]_i_1 ;
  wire \n_0_di_reg[2]_i_2 ;
  wire \n_0_di_reg[2]_i_3 ;
  wire \n_0_di_reg[2]_i_4 ;
  wire \n_0_di_reg[3]_i_2 ;
  wire \n_0_di_reg[3]_i_3 ;
  wire \n_0_di_reg[3]_i_4 ;
  wire \n_0_di_reg[4]_i_1 ;
  wire \n_0_di_reg[4]_i_2 ;
  wire \n_0_di_reg[4]_i_3 ;
  wire \n_0_di_reg[4]_i_4 ;
  wire \n_0_di_reg[5]_i_2 ;
  wire \n_0_di_reg[5]_i_3 ;
  wire \n_0_di_reg[6]_i_2 ;
  wire \n_0_di_reg[6]_i_3 ;
  wire \n_0_di_reg[7]_i_1 ;
  wire \n_0_di_reg[7]_i_2 ;
  wire \n_0_di_reg[7]_i_3 ;
  wire \n_0_di_reg[8]_i_1 ;
  wire \n_0_di_reg[9]_i_1 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[0]_i_1 ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[10]_i_1 ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[11]_i_3 ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[15]_i_1 ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[3]_i_1 ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[5]_i_1 ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[6]_i_1 ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1;
  wire \n_0_fsm[0]_i_1__0 ;
  wire \n_0_fsm[0]_i_2 ;
  wire \n_0_fsm[0]_i_3 ;
  wire \n_0_fsm[1]_i_1 ;
  wire \n_0_fsm[2]_i_1__0 ;
  wire \n_0_index[0]_i_1 ;
  wire \n_0_index[1]_i_1 ;
  wire \n_0_index[2]_i_1 ;
  wire \n_0_index[3]_i_1 ;
  wire \n_0_index[4]_i_1 ;
  wire \n_0_index[4]_i_2 ;
  wire \n_0_index[4]_i_3 ;
  wire \n_0_index[4]_i_4 ;
  wire \n_0_load_cnt[0]_i_1 ;
  wire [7:0]p_0_in;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1736415517364154)) 
     \addr_reg[0]_i_1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT5 #(
    .INIT(32'h40500F00)) 
     \addr_reg[1]_i_1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_addr_reg[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .O(\n_0_addr_reg[2]_i_1 ));
LUT6 #(
    .INIT(64'h5767576753265327)) 
     \addr_reg[3]_i_1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(x16x20_mode_reg2),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF02)) 
     \addr_reg[4]_i_1 
       (.I0(x16x20_mode_reg2),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT5 #(
    .INIT(32'h001A0F0A)) 
     \addr_reg[5]_i_1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_addr_reg[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[3]),
        .I3(index[0]),
        .I4(index[4]),
        .O(\n_0_addr_reg[6]_i_1 ));
LUT6 #(
    .INIT(64'h5223426252234263)) 
     \addr_reg[7]_i_1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1 ),
        .Q(p_0_in[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1 ),
        .Q(p_0_in[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1 ),
        .Q(p_0_in[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1 ),
        .Q(p_0_in[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1 ),
        .Q(p_0_in[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1 ),
        .Q(p_0_in[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1 ),
        .Q(p_0_in[6]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1 ),
        .Q(p_0_in[7]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h3F5F3000FBBF0110)) 
     \di_reg[0]_i_2 
       (.I0(index[2]),
        .I1(\n_0_di_reg[15]_i_4 ),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[0]),
        .I5(index[3]),
        .O(\n_0_di_reg[0]_i_2 ));
LUT5 #(
    .INIT(32'h000005D0)) 
     \di_reg[0]_i_3 
       (.I0(index[0]),
        .I1(do_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3 ));
LUT6 #(
    .INIT(64'h3FFF7FFF00004000)) 
     \di_reg[10]_i_2 
       (.I0(\n_0_di_reg[15]_i_4 ),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[10]),
        .O(\n_0_di_reg[10]_i_2 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[10]_i_3 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[10]),
        .I3(index[3]),
        .O(\n_0_di_reg[10]_i_3 ));
LUT5 #(
    .INIT(32'h00F0AA33)) 
     \di_reg[11]_i_1 
       (.I0(\n_0_di_reg[11]_i_2 ),
        .I1(\n_0_di_reg_reg[11]_i_3 ),
        .I2(\n_0_di_reg[11]_i_4 ),
        .I3(index[3]),
        .I4(index[4]),
        .O(\n_0_di_reg[11]_i_1 ));
LUT6 #(
    .INIT(64'h0FFF0FDF000000D0)) 
     \di_reg[11]_i_2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_2 ));
LUT6 #(
    .INIT(64'h0F000F4000000040)) 
     \di_reg[11]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4 ));
LUT5 #(
    .INIT(32'h37333233)) 
     \di_reg[11]_i_5 
       (.I0(index[1]),
        .I1(do_reg2[11]),
        .I2(index[0]),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .O(\n_0_di_reg[11]_i_5 ));
LUT5 #(
    .INIT(32'h32373232)) 
     \di_reg[11]_i_6 
       (.I0(index[1]),
        .I1(do_reg2[11]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1 
       (.I0(\n_0_di_reg[12]_i_2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4 ),
        .O(\n_0_di_reg[12]_i_1 ));
LUT5 #(
    .INIT(32'h000000AC)) 
     \di_reg[12]_i_2 
       (.I0(do_reg2[12]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2 ));
LUT6 #(
    .INIT(64'h0FFF4FFF00004000)) 
     \di_reg[12]_i_3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFDF000000D0)) 
     \di_reg[12]_i_4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1 
       (.I0(\n_0_di_reg[13]_i_2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4 ),
        .O(\n_0_di_reg[13]_i_1 ));
LUT6 #(
    .INIT(64'h0F000FB0000000B0)) 
     \di_reg[13]_i_2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2 ));
LUT6 #(
    .INIT(64'h0FFF4FFF00004000)) 
     \di_reg[13]_i_3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
     \di_reg[13]_i_4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[14]_i_1 
       (.I0(\n_0_di_reg[14]_i_2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[14]_i_3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[14]_i_4 ),
        .O(\n_0_di_reg[14]_i_1 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[14]_i_2 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[14]),
        .I3(index[3]),
        .O(\n_0_di_reg[14]_i_2 ));
LUT6 #(
    .INIT(64'h55F759FF00A25900)) 
     \di_reg[14]_i_3 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3 ));
LUT6 #(
    .INIT(64'hFF4F0FFF00400000)) 
     \di_reg[14]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_4 ));
LUT6 #(
    .INIT(64'h3FFF7FFF00004000)) 
     \di_reg[15]_i_2 
       (.I0(\n_0_di_reg[15]_i_4 ),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[15]),
        .O(\n_0_di_reg[15]_i_2 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[15]_i_3 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[15]),
        .I3(index[3]),
        .O(\n_0_di_reg[15]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[15]_i_4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[15]_i_4 ));
LUT5 #(
    .INIT(32'hBABBBAAA)) 
     \di_reg[1]_i_1 
       (.I0(\n_0_di_reg[1]_i_2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[1]_i_3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[1]_i_4 ),
        .O(\n_0_di_reg[1]_i_1 ));
LUT6 #(
    .INIT(64'h0200000002200220)) 
     \di_reg[1]_i_2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(do_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2 ));
LUT6 #(
    .INIT(64'h0CFF55FF0C000000)) 
     \di_reg[1]_i_3 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3 ));
LUT6 #(
    .INIT(64'hFFFBAA51AAFF0000)) 
     \di_reg[1]_i_4 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(do_reg2[1]),
        .I5(index[1]),
        .O(\n_0_di_reg[1]_i_4 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[2]_i_1 
       (.I0(\n_0_di_reg[2]_i_2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[2]_i_3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_4 ),
        .O(\n_0_di_reg[2]_i_1 ));
LUT5 #(
    .INIT(32'h00000380)) 
     \di_reg[2]_i_2 
       (.I0(do_reg2[2]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[2]_i_2 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[2]_i_3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFAABAFF00001000)) 
     \di_reg[2]_i_4 
       (.I0(index[2]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \di_reg[3]_i_2 
       (.I0(\n_0_di_reg[3]_i_4 ),
        .I1(index[3]),
        .I2(do_reg2[3]),
        .O(\n_0_di_reg[3]_i_2 ));
LUT6 #(
    .INIT(64'h000000000033E200)) 
     \di_reg[3]_i_3 
       (.I0(\n_0_di_reg[15]_i_4 ),
        .I1(index[0]),
        .I2(do_reg2[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[3]),
        .O(\n_0_di_reg[3]_i_3 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[3]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[3]),
        .O(\n_0_di_reg[3]_i_4 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[4]_i_1 
       (.I0(\n_0_di_reg[4]_i_2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[4]_i_3 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[4]_i_4 ),
        .O(\n_0_di_reg[4]_i_1 ));
LUT6 #(
    .INIT(64'h0F0200F0000200F0)) 
     \di_reg[4]_i_2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[4]),
        .O(\n_0_di_reg[4]_i_2 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[4]_i_3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[4]),
        .O(\n_0_di_reg[4]_i_3 ));
LUT6 #(
    .INIT(64'hFFFF0000CFFBC001)) 
     \di_reg[4]_i_4 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_di_reg[15]_i_4 ),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[4]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_4 ));
LUT6 #(
    .INIT(64'h77770000FFFE0000)) 
     \di_reg[5]_i_2 
       (.I0(index[3]),
        .I1(index[2]),
        .I2(x16x20_mode_reg2),
        .I3(index[0]),
        .I4(do_reg2[5]),
        .I5(index[1]),
        .O(\n_0_di_reg[5]_i_2 ));
LUT6 #(
    .INIT(64'h000000000380038F)) 
     \di_reg[5]_i_3 
       (.I0(do_reg2[5]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_di_reg[15]_i_4 ),
        .I5(index[3]),
        .O(\n_0_di_reg[5]_i_3 ));
LUT6 #(
    .INIT(64'h77770000DDFE0000)) 
     \di_reg[6]_i_2 
       (.I0(index[3]),
        .I1(index[2]),
        .I2(x16x20_mode_reg2),
        .I3(index[0]),
        .I4(do_reg2[6]),
        .I5(index[1]),
        .O(\n_0_di_reg[6]_i_2 ));
LUT5 #(
    .INIT(32'h00000380)) 
     \di_reg[6]_i_3 
       (.I0(do_reg2[6]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1 
       (.I0(\n_0_di_reg[7]_i_2 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3 ),
        .O(\n_0_di_reg[7]_i_1 ));
LUT6 #(
    .INIT(64'h0F0000F2000000F2)) 
     \di_reg[7]_i_2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_2 ));
LUT5 #(
    .INIT(32'h7FFF0082)) 
     \di_reg[7]_i_3 
       (.I0(index[3]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(index[0]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3 ));
LUT6 #(
    .INIT(64'h1755177500000020)) 
     \di_reg[8]_i_1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[8]),
        .O(\n_0_di_reg[8]_i_1 ));
LUT6 #(
    .INIT(64'h1755177500000020)) 
     \di_reg[9]_i_1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[0]_i_1 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1 
       (.I0(\n_0_di_reg[0]_i_2 ),
        .I1(\n_0_di_reg[0]_i_3 ),
        .O(\n_0_di_reg_reg[0]_i_1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[10]_i_1 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[10]_i_1 
       (.I0(\n_0_di_reg[10]_i_2 ),
        .I1(\n_0_di_reg[10]_i_3 ),
        .O(\n_0_di_reg_reg[10]_i_1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[11]_i_1 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[11]_i_3 
       (.I0(\n_0_di_reg[11]_i_5 ),
        .I1(\n_0_di_reg[11]_i_6 ),
        .O(\n_0_di_reg_reg[11]_i_3 ),
        .S(index[2]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[12]_i_1 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[13]_i_1 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[14]_i_1 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[15]_i_1 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[15]_i_1 
       (.I0(\n_0_di_reg[15]_i_2 ),
        .I1(\n_0_di_reg[15]_i_3 ),
        .O(\n_0_di_reg_reg[15]_i_1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[1]_i_1 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[2]_i_1 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[3]_i_1 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[3]_i_1 
       (.I0(\n_0_di_reg[3]_i_2 ),
        .I1(\n_0_di_reg[3]_i_3 ),
        .O(\n_0_di_reg_reg[3]_i_1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[4]_i_1 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[5]_i_1 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[5]_i_1 
       (.I0(\n_0_di_reg[5]_i_2 ),
        .I1(\n_0_di_reg[5]_i_3 ),
        .O(\n_0_di_reg_reg[5]_i_1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[6]_i_1 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1 
       (.I0(\n_0_di_reg[6]_i_2 ),
        .I1(\n_0_di_reg[6]_i_3 ),
        .O(\n_0_di_reg_reg[6]_i_1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[7]_i_1 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[8]_i_1 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[9]_i_1 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(start_reg2),
        .O(n_0_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(n_0_done_i_1),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1__0 
       (.I0(\n_0_fsm[0]_i_2 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3 ),
        .O(\n_0_fsm[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h000000000C000002)) 
     \fsm[0]_i_2 
       (.I0(x16x20_mode_reg2),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[4]),
        .I5(index[1]),
        .O(\n_0_fsm[0]_i_2 ));
LUT5 #(
    .INIT(32'h47FF47CC)) 
     \fsm[0]_i_3 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt),
        .I3(Q[0]),
        .I4(start_reg2),
        .O(\n_0_fsm[0]_i_3 ));
LUT5 #(
    .INIT(32'h1D501850)) 
     \fsm[1]_i_1 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt),
        .O(\n_0_fsm[1]_i_1 ));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(\n_0_fsm[2]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1__0 ),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[1]_i_1 ),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[2]_i_1__0 ),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[0]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_10__1 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_11 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_12 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_13 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_14 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT4 #(
    .INIT(16'h030E)) 
     \gtx_channel.gtxe2_channel_i_i_3 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     \gtx_channel.gtxe2_channel_i_i_4 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_43__1 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_44 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(p_0_in[7]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_45 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(p_0_in[6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_46 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(p_0_in[5]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_47 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(p_0_in[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_48 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(p_0_in[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(p_0_in[2]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(p_0_in[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(p_0_in[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_GTXRESET),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \index[0]_i_1 
       (.I0(index[0]),
        .I1(\n_0_index[4]_i_4 ),
        .I2(Q[2]),
        .O(\n_0_index[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1 
       (.I0(\n_0_index[4]_i_4 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1 
       (.I0(\n_0_index[4]_i_4 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1 
       (.I0(\n_0_index[4]_i_4 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_index[3]_i_1 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1 ));
LUT6 #(
    .INIT(64'h7F80000000000000)) 
     \index[4]_i_2 
       (.I0(index[2]),
        .I1(\n_0_index[4]_i_3 ),
        .I2(index[3]),
        .I3(index[4]),
        .I4(\n_0_index[4]_i_4 ),
        .I5(Q[2]),
        .O(\n_0_index[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_3 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \index[4]_i_4 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_2 ),
        .O(\n_0_index[4]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[0]_i_1 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[1]_i_1 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[2]_i_1 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[3]_i_1 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[4]_i_2 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'h10)) 
     \load_cnt[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\n_0_load_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1 ),
        .Q(load_cnt),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(I8),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(RATE_DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_drp" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_drp_38
   (Q,
    DRPADDR,
    gt_ch_drp_rdy,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    RATE_DRP_START,
    ext_ch_gt_drprdy,
    I8,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output [0:0]gt_ch_drp_rdy;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input RATE_DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I8;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RATE_DRP_START;
  wire RST_DCLK_RESET;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [0:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__0 ;
  wire \n_0_addr_reg[1]_i_1__0 ;
  wire \n_0_addr_reg[2]_i_1__0 ;
  wire \n_0_addr_reg[3]_i_1__0 ;
  wire \n_0_addr_reg[4]_i_1__0 ;
  wire \n_0_addr_reg[5]_i_1__0 ;
  wire \n_0_addr_reg[6]_i_1__0 ;
  wire \n_0_addr_reg[7]_i_1__0 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__0 ;
  wire \n_0_di_reg[0]_i_3__0 ;
  wire \n_0_di_reg[10]_i_2__0 ;
  wire \n_0_di_reg[10]_i_3__0 ;
  wire \n_0_di_reg[11]_i_1__0 ;
  wire \n_0_di_reg[11]_i_2__0 ;
  wire \n_0_di_reg[11]_i_4__0 ;
  wire \n_0_di_reg[11]_i_5__0 ;
  wire \n_0_di_reg[11]_i_6__0 ;
  wire \n_0_di_reg[12]_i_1__0 ;
  wire \n_0_di_reg[12]_i_2__0 ;
  wire \n_0_di_reg[12]_i_3__0 ;
  wire \n_0_di_reg[12]_i_4__0 ;
  wire \n_0_di_reg[13]_i_1__0 ;
  wire \n_0_di_reg[13]_i_2__0 ;
  wire \n_0_di_reg[13]_i_3__0 ;
  wire \n_0_di_reg[13]_i_4__0 ;
  wire \n_0_di_reg[14]_i_1__0 ;
  wire \n_0_di_reg[14]_i_2__0 ;
  wire \n_0_di_reg[14]_i_3__0 ;
  wire \n_0_di_reg[14]_i_4__0 ;
  wire \n_0_di_reg[15]_i_2__0 ;
  wire \n_0_di_reg[15]_i_3__0 ;
  wire \n_0_di_reg[15]_i_4__0 ;
  wire \n_0_di_reg[1]_i_1__0 ;
  wire \n_0_di_reg[1]_i_2__0 ;
  wire \n_0_di_reg[1]_i_3__0 ;
  wire \n_0_di_reg[1]_i_4__0 ;
  wire \n_0_di_reg[2]_i_1__0 ;
  wire \n_0_di_reg[2]_i_2__0 ;
  wire \n_0_di_reg[2]_i_3__0 ;
  wire \n_0_di_reg[2]_i_4__0 ;
  wire \n_0_di_reg[3]_i_2__0 ;
  wire \n_0_di_reg[3]_i_3__0 ;
  wire \n_0_di_reg[3]_i_4__0 ;
  wire \n_0_di_reg[4]_i_1__0 ;
  wire \n_0_di_reg[4]_i_2__0 ;
  wire \n_0_di_reg[4]_i_3__0 ;
  wire \n_0_di_reg[4]_i_4__0 ;
  wire \n_0_di_reg[5]_i_2__0 ;
  wire \n_0_di_reg[5]_i_3__0 ;
  wire \n_0_di_reg[6]_i_2__0 ;
  wire \n_0_di_reg[6]_i_3__0 ;
  wire \n_0_di_reg[7]_i_1__0 ;
  wire \n_0_di_reg[7]_i_2__0 ;
  wire \n_0_di_reg[7]_i_3__0 ;
  wire \n_0_di_reg[8]_i_1__0 ;
  wire \n_0_di_reg[9]_i_1__0 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[0]_i_1__0 ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[10]_i_1__0 ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[11]_i_3__0 ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[15]_i_1__0 ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[3]_i_1__0 ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[5]_i_1__0 ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[6]_i_1__0 ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__1;
  wire \n_0_fsm[0]_i_1__2 ;
  wire \n_0_fsm[0]_i_2__1 ;
  wire \n_0_fsm[0]_i_3__0 ;
  wire \n_0_fsm[1]_i_1__0 ;
  wire \n_0_fsm[2]_i_1__2 ;
  wire \n_0_index[0]_i_1__0 ;
  wire \n_0_index[1]_i_1__0 ;
  wire \n_0_index[2]_i_1__0 ;
  wire \n_0_index[3]_i_1__0 ;
  wire \n_0_index[4]_i_1__0 ;
  wire \n_0_index[4]_i_2__0 ;
  wire \n_0_index[4]_i_3__0 ;
  wire \n_0_index[4]_i_4__0 ;
  wire \n_0_load_cnt[0]_i_1__1 ;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1736415517364154)) 
     \addr_reg[0]_i_1__0 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h40500F00)) 
     \addr_reg[1]_i_1__0 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_addr_reg[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1__0 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .O(\n_0_addr_reg[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h5767576753265327)) 
     \addr_reg[3]_i_1__0 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(x16x20_mode_reg2),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF02)) 
     \addr_reg[4]_i_1__0 
       (.I0(x16x20_mode_reg2),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h001A0F0A)) 
     \addr_reg[5]_i_1__0 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_addr_reg[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1__0 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[3]),
        .I3(index[0]),
        .I4(index[4]),
        .O(\n_0_addr_reg[6]_i_1__0 ));
LUT6 #(
    .INIT(64'h5223426252234263)) 
     \addr_reg[7]_i_1__0 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h3F5F3000FBBF0110)) 
     \di_reg[0]_i_2__0 
       (.I0(index[2]),
        .I1(\n_0_di_reg[15]_i_4__0 ),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[0]),
        .I5(index[3]),
        .O(\n_0_di_reg[0]_i_2__0 ));
LUT5 #(
    .INIT(32'h000005D0)) 
     \di_reg[0]_i_3__0 
       (.I0(index[0]),
        .I1(do_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3__0 ));
LUT6 #(
    .INIT(64'h3FFF7FFF00004000)) 
     \di_reg[10]_i_2__0 
       (.I0(\n_0_di_reg[15]_i_4__0 ),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[10]),
        .O(\n_0_di_reg[10]_i_2__0 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[10]_i_3__0 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[10]),
        .I3(index[3]),
        .O(\n_0_di_reg[10]_i_3__0 ));
LUT5 #(
    .INIT(32'h00F0AA33)) 
     \di_reg[11]_i_1__0 
       (.I0(\n_0_di_reg[11]_i_2__0 ),
        .I1(\n_0_di_reg_reg[11]_i_3__0 ),
        .I2(\n_0_di_reg[11]_i_4__0 ),
        .I3(index[3]),
        .I4(index[4]),
        .O(\n_0_di_reg[11]_i_1__0 ));
LUT6 #(
    .INIT(64'h0FFF0FDF000000D0)) 
     \di_reg[11]_i_2__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_2__0 ));
LUT6 #(
    .INIT(64'h0F000F4000000040)) 
     \di_reg[11]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__0 ));
LUT5 #(
    .INIT(32'h37333233)) 
     \di_reg[11]_i_5__0 
       (.I0(index[1]),
        .I1(do_reg2[11]),
        .I2(index[0]),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .O(\n_0_di_reg[11]_i_5__0 ));
LUT5 #(
    .INIT(32'h32373232)) 
     \di_reg[11]_i_6__0 
       (.I0(index[1]),
        .I1(do_reg2[11]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_6__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1__0 
       (.I0(\n_0_di_reg[12]_i_2__0 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3__0 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4__0 ),
        .O(\n_0_di_reg[12]_i_1__0 ));
LUT5 #(
    .INIT(32'h000000AC)) 
     \di_reg[12]_i_2__0 
       (.I0(do_reg2[12]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2__0 ));
LUT6 #(
    .INIT(64'h0FFF4FFF00004000)) 
     \di_reg[12]_i_3__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFFDF000000D0)) 
     \di_reg[12]_i_4__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4__0 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1__0 
       (.I0(\n_0_di_reg[13]_i_2__0 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3__0 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4__0 ),
        .O(\n_0_di_reg[13]_i_1__0 ));
LUT6 #(
    .INIT(64'h0F000FB0000000B0)) 
     \di_reg[13]_i_2__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2__0 ));
LUT6 #(
    .INIT(64'h0FFF4FFF00004000)) 
     \di_reg[13]_i_3__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
     \di_reg[13]_i_4__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[14]_i_1__0 
       (.I0(\n_0_di_reg[14]_i_2__0 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[14]_i_3__0 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[14]_i_4__0 ),
        .O(\n_0_di_reg[14]_i_1__0 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[14]_i_2__0 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[14]),
        .I3(index[3]),
        .O(\n_0_di_reg[14]_i_2__0 ));
LUT6 #(
    .INIT(64'h55F759FF00A25900)) 
     \di_reg[14]_i_3__0 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3__0 ));
LUT6 #(
    .INIT(64'hFF4F0FFF00400000)) 
     \di_reg[14]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_4__0 ));
LUT6 #(
    .INIT(64'h3FFF7FFF00004000)) 
     \di_reg[15]_i_2__0 
       (.I0(\n_0_di_reg[15]_i_4__0 ),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[15]),
        .O(\n_0_di_reg[15]_i_2__0 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[15]_i_3__0 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[15]),
        .I3(index[3]),
        .O(\n_0_di_reg[15]_i_3__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[15]_i_4__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[15]_i_4__0 ));
LUT5 #(
    .INIT(32'hBABBBAAA)) 
     \di_reg[1]_i_1__0 
       (.I0(\n_0_di_reg[1]_i_2__0 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[1]_i_3__0 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[1]_i_4__0 ),
        .O(\n_0_di_reg[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h0200000002200220)) 
     \di_reg[1]_i_2__0 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(do_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h0CFF55FF0C000000)) 
     \di_reg[1]_i_3__0 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFBAA51AAFF0000)) 
     \di_reg[1]_i_4__0 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(do_reg2[1]),
        .I5(index[1]),
        .O(\n_0_di_reg[1]_i_4__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[2]_i_1__0 
       (.I0(\n_0_di_reg[2]_i_2__0 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[2]_i_3__0 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_4__0 ),
        .O(\n_0_di_reg[2]_i_1__0 ));
LUT5 #(
    .INIT(32'h00000380)) 
     \di_reg[2]_i_2__0 
       (.I0(do_reg2[2]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[2]_i_3__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFAABAFF00001000)) 
     \di_reg[2]_i_4__0 
       (.I0(index[2]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_4__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \di_reg[3]_i_2__0 
       (.I0(\n_0_di_reg[3]_i_4__0 ),
        .I1(index[3]),
        .I2(do_reg2[3]),
        .O(\n_0_di_reg[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h000000000033E200)) 
     \di_reg[3]_i_3__0 
       (.I0(\n_0_di_reg[15]_i_4__0 ),
        .I1(index[0]),
        .I2(do_reg2[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[3]),
        .O(\n_0_di_reg[3]_i_3__0 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[3]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[3]),
        .O(\n_0_di_reg[3]_i_4__0 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[4]_i_1__0 
       (.I0(\n_0_di_reg[4]_i_2__0 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[4]_i_3__0 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[4]_i_4__0 ),
        .O(\n_0_di_reg[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h0F0200F0000200F0)) 
     \di_reg[4]_i_2__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[4]),
        .O(\n_0_di_reg[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[4]_i_3__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[4]),
        .O(\n_0_di_reg[4]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFF0000CFFBC001)) 
     \di_reg[4]_i_4__0 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_di_reg[15]_i_4__0 ),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[4]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_4__0 ));
LUT6 #(
    .INIT(64'h77770000FFFE0000)) 
     \di_reg[5]_i_2__0 
       (.I0(index[3]),
        .I1(index[2]),
        .I2(x16x20_mode_reg2),
        .I3(index[0]),
        .I4(do_reg2[5]),
        .I5(index[1]),
        .O(\n_0_di_reg[5]_i_2__0 ));
LUT6 #(
    .INIT(64'h000000000380038F)) 
     \di_reg[5]_i_3__0 
       (.I0(do_reg2[5]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_di_reg[15]_i_4__0 ),
        .I5(index[3]),
        .O(\n_0_di_reg[5]_i_3__0 ));
LUT6 #(
    .INIT(64'h77770000DDFE0000)) 
     \di_reg[6]_i_2__0 
       (.I0(index[3]),
        .I1(index[2]),
        .I2(x16x20_mode_reg2),
        .I3(index[0]),
        .I4(do_reg2[6]),
        .I5(index[1]),
        .O(\n_0_di_reg[6]_i_2__0 ));
LUT5 #(
    .INIT(32'h00000380)) 
     \di_reg[6]_i_3__0 
       (.I0(do_reg2[6]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3__0 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1__0 
       (.I0(\n_0_di_reg[7]_i_2__0 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3__0 ),
        .O(\n_0_di_reg[7]_i_1__0 ));
LUT6 #(
    .INIT(64'h0F0000F2000000F2)) 
     \di_reg[7]_i_2__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_2__0 ));
LUT5 #(
    .INIT(32'h7FFF0082)) 
     \di_reg[7]_i_3__0 
       (.I0(index[3]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(index[0]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3__0 ));
LUT6 #(
    .INIT(64'h1755177500000020)) 
     \di_reg[8]_i_1__0 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[8]),
        .O(\n_0_di_reg[8]_i_1__0 ));
LUT6 #(
    .INIT(64'h1755177500000020)) 
     \di_reg[9]_i_1__0 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[0]_i_1__0 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1__0 
       (.I0(\n_0_di_reg[0]_i_2__0 ),
        .I1(\n_0_di_reg[0]_i_3__0 ),
        .O(\n_0_di_reg_reg[0]_i_1__0 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[10]_i_1__0 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[10]_i_1__0 
       (.I0(\n_0_di_reg[10]_i_2__0 ),
        .I1(\n_0_di_reg[10]_i_3__0 ),
        .O(\n_0_di_reg_reg[10]_i_1__0 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[11]_i_1__0 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[11]_i_3__0 
       (.I0(\n_0_di_reg[11]_i_5__0 ),
        .I1(\n_0_di_reg[11]_i_6__0 ),
        .O(\n_0_di_reg_reg[11]_i_3__0 ),
        .S(index[2]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[12]_i_1__0 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[13]_i_1__0 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[14]_i_1__0 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[15]_i_1__0 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[15]_i_1__0 
       (.I0(\n_0_di_reg[15]_i_2__0 ),
        .I1(\n_0_di_reg[15]_i_3__0 ),
        .O(\n_0_di_reg_reg[15]_i_1__0 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[1]_i_1__0 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[2]_i_1__0 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[3]_i_1__0 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[3]_i_1__0 
       (.I0(\n_0_di_reg[3]_i_2__0 ),
        .I1(\n_0_di_reg[3]_i_3__0 ),
        .O(\n_0_di_reg_reg[3]_i_1__0 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[4]_i_1__0 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[5]_i_1__0 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[5]_i_1__0 
       (.I0(\n_0_di_reg[5]_i_2__0 ),
        .I1(\n_0_di_reg[5]_i_3__0 ),
        .O(\n_0_di_reg_reg[5]_i_1__0 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[6]_i_1__0 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1__0 
       (.I0(\n_0_di_reg[6]_i_2__0 ),
        .I1(\n_0_di_reg[6]_i_3__0 ),
        .O(\n_0_di_reg_reg[6]_i_1__0 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[7]_i_1__0 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[8]_i_1__0 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[9]_i_1__0 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1__1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(start_reg2),
        .O(n_0_done_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(n_0_done_i_1__1),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1__2 
       (.I0(\n_0_fsm[0]_i_2__1 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3__0 ),
        .O(\n_0_fsm[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h000000000C000002)) 
     \fsm[0]_i_2__1 
       (.I0(x16x20_mode_reg2),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[4]),
        .I5(index[1]),
        .O(\n_0_fsm[0]_i_2__1 ));
LUT5 #(
    .INIT(32'h47FF47CC)) 
     \fsm[0]_i_3__0 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt),
        .I3(Q[0]),
        .I4(start_reg2),
        .O(\n_0_fsm[0]_i_3__0 ));
LUT5 #(
    .INIT(32'h1D501850)) 
     \fsm[1]_i_1__0 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt),
        .O(\n_0_fsm[1]_i_1__0 ));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(\n_0_fsm[2]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1__2 ),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[1]_i_1__0 ),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[2]_i_1__2 ),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[1]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_10__2 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_11__0 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_12__0 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_13__0 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_14__0 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15__0 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16__0 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17__0 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18__0 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19__0 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20__0 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21__0 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22__0 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23__0 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24__0 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25__0 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT4 #(
    .INIT(16'h030E)) 
     \gtx_channel.gtxe2_channel_i_i_3__0 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_43__2 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_44__0 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_45__0 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_46__0 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_47__0 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_48__0 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49__0 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     \gtx_channel.gtxe2_channel_i_i_4__0 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(O2));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50__0 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51__0 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \index[0]_i_1__0 
       (.I0(index[0]),
        .I1(\n_0_index[4]_i_4__0 ),
        .I2(Q[2]),
        .O(\n_0_index[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1__0 
       (.I0(\n_0_index[4]_i_4__0 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1__0 
       (.I0(\n_0_index[4]_i_4__0 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1__0 
       (.I0(\n_0_index[4]_i_4__0 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_index[3]_i_1__0 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h7F80000000000000)) 
     \index[4]_i_2__0 
       (.I0(index[2]),
        .I1(\n_0_index[4]_i_3__0 ),
        .I2(index[3]),
        .I3(index[4]),
        .I4(\n_0_index[4]_i_4__0 ),
        .I5(Q[2]),
        .O(\n_0_index[4]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_3__0 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \index[4]_i_4__0 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_2__1 ),
        .O(\n_0_index[4]_i_4__0 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[0]_i_1__0 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[1]_i_1__0 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[2]_i_1__0 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[3]_i_1__0 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[4]_i_2__0 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'h10)) 
     \load_cnt[0]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\n_0_load_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__1 ),
        .Q(load_cnt),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(I8),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(RATE_DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_drp" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_drp_44
   (Q,
    DRPADDR,
    gt_ch_drp_rdy,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    RATE_DRP_START,
    ext_ch_gt_drprdy,
    I8,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output [0:0]gt_ch_drp_rdy;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input RATE_DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I8;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RATE_DRP_START;
  wire RST_DCLK_RESET;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [0:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__1 ;
  wire \n_0_addr_reg[1]_i_1__1 ;
  wire \n_0_addr_reg[2]_i_1__1 ;
  wire \n_0_addr_reg[3]_i_1__1 ;
  wire \n_0_addr_reg[4]_i_1__1 ;
  wire \n_0_addr_reg[5]_i_1__1 ;
  wire \n_0_addr_reg[6]_i_1__1 ;
  wire \n_0_addr_reg[7]_i_1__1 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__1 ;
  wire \n_0_di_reg[0]_i_3__1 ;
  wire \n_0_di_reg[10]_i_2__1 ;
  wire \n_0_di_reg[10]_i_3__1 ;
  wire \n_0_di_reg[11]_i_1__1 ;
  wire \n_0_di_reg[11]_i_2__1 ;
  wire \n_0_di_reg[11]_i_4__1 ;
  wire \n_0_di_reg[11]_i_5__1 ;
  wire \n_0_di_reg[11]_i_6__1 ;
  wire \n_0_di_reg[12]_i_1__1 ;
  wire \n_0_di_reg[12]_i_2__1 ;
  wire \n_0_di_reg[12]_i_3__1 ;
  wire \n_0_di_reg[12]_i_4__1 ;
  wire \n_0_di_reg[13]_i_1__1 ;
  wire \n_0_di_reg[13]_i_2__1 ;
  wire \n_0_di_reg[13]_i_3__1 ;
  wire \n_0_di_reg[13]_i_4__1 ;
  wire \n_0_di_reg[14]_i_1__1 ;
  wire \n_0_di_reg[14]_i_2__1 ;
  wire \n_0_di_reg[14]_i_3__1 ;
  wire \n_0_di_reg[14]_i_4__1 ;
  wire \n_0_di_reg[15]_i_2__1 ;
  wire \n_0_di_reg[15]_i_3__1 ;
  wire \n_0_di_reg[15]_i_4__1 ;
  wire \n_0_di_reg[1]_i_1__1 ;
  wire \n_0_di_reg[1]_i_2__1 ;
  wire \n_0_di_reg[1]_i_3__1 ;
  wire \n_0_di_reg[1]_i_4__1 ;
  wire \n_0_di_reg[2]_i_1__1 ;
  wire \n_0_di_reg[2]_i_2__1 ;
  wire \n_0_di_reg[2]_i_3__1 ;
  wire \n_0_di_reg[2]_i_4__1 ;
  wire \n_0_di_reg[3]_i_2__1 ;
  wire \n_0_di_reg[3]_i_3__1 ;
  wire \n_0_di_reg[3]_i_4__1 ;
  wire \n_0_di_reg[4]_i_1__1 ;
  wire \n_0_di_reg[4]_i_2__1 ;
  wire \n_0_di_reg[4]_i_3__1 ;
  wire \n_0_di_reg[4]_i_4__1 ;
  wire \n_0_di_reg[5]_i_2__1 ;
  wire \n_0_di_reg[5]_i_3__1 ;
  wire \n_0_di_reg[6]_i_2__1 ;
  wire \n_0_di_reg[6]_i_3__1 ;
  wire \n_0_di_reg[7]_i_1__1 ;
  wire \n_0_di_reg[7]_i_2__1 ;
  wire \n_0_di_reg[7]_i_3__1 ;
  wire \n_0_di_reg[8]_i_1__1 ;
  wire \n_0_di_reg[9]_i_1__1 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[0]_i_1__1 ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[10]_i_1__1 ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[11]_i_3__1 ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[15]_i_1__1 ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[3]_i_1__1 ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[5]_i_1__1 ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[6]_i_1__1 ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__2;
  wire \n_0_fsm[0]_i_1__4 ;
  wire \n_0_fsm[0]_i_2__2 ;
  wire \n_0_fsm[0]_i_3__1 ;
  wire \n_0_fsm[1]_i_1__1 ;
  wire \n_0_fsm[2]_i_1__4 ;
  wire \n_0_index[0]_i_1__1 ;
  wire \n_0_index[1]_i_1__1 ;
  wire \n_0_index[2]_i_1__1 ;
  wire \n_0_index[3]_i_1__1 ;
  wire \n_0_index[4]_i_1__1 ;
  wire \n_0_index[4]_i_2__1 ;
  wire \n_0_index[4]_i_3__1 ;
  wire \n_0_index[4]_i_4__1 ;
  wire \n_0_load_cnt[0]_i_1__2 ;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1736415517364154)) 
     \addr_reg[0]_i_1__1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT5 #(
    .INIT(32'h40500F00)) 
     \addr_reg[1]_i_1__1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_addr_reg[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1__1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .O(\n_0_addr_reg[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h5767576753265327)) 
     \addr_reg[3]_i_1__1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(x16x20_mode_reg2),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF02)) 
     \addr_reg[4]_i_1__1 
       (.I0(x16x20_mode_reg2),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT5 #(
    .INIT(32'h001A0F0A)) 
     \addr_reg[5]_i_1__1 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_addr_reg[5]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1__1 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[3]),
        .I3(index[0]),
        .I4(index[4]),
        .O(\n_0_addr_reg[6]_i_1__1 ));
LUT6 #(
    .INIT(64'h5223426252234263)) 
     \addr_reg[7]_i_1__1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h3F5F3000FBBF0110)) 
     \di_reg[0]_i_2__1 
       (.I0(index[2]),
        .I1(\n_0_di_reg[15]_i_4__1 ),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[0]),
        .I5(index[3]),
        .O(\n_0_di_reg[0]_i_2__1 ));
LUT5 #(
    .INIT(32'h000005D0)) 
     \di_reg[0]_i_3__1 
       (.I0(index[0]),
        .I1(do_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3__1 ));
LUT6 #(
    .INIT(64'h3FFF7FFF00004000)) 
     \di_reg[10]_i_2__1 
       (.I0(\n_0_di_reg[15]_i_4__1 ),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[10]),
        .O(\n_0_di_reg[10]_i_2__1 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[10]_i_3__1 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[10]),
        .I3(index[3]),
        .O(\n_0_di_reg[10]_i_3__1 ));
LUT5 #(
    .INIT(32'h00F0AA33)) 
     \di_reg[11]_i_1__1 
       (.I0(\n_0_di_reg[11]_i_2__1 ),
        .I1(\n_0_di_reg_reg[11]_i_3__1 ),
        .I2(\n_0_di_reg[11]_i_4__1 ),
        .I3(index[3]),
        .I4(index[4]),
        .O(\n_0_di_reg[11]_i_1__1 ));
LUT6 #(
    .INIT(64'h0FFF0FDF000000D0)) 
     \di_reg[11]_i_2__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_2__1 ));
LUT6 #(
    .INIT(64'h0F000F4000000040)) 
     \di_reg[11]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__1 ));
LUT5 #(
    .INIT(32'h37333233)) 
     \di_reg[11]_i_5__1 
       (.I0(index[1]),
        .I1(do_reg2[11]),
        .I2(index[0]),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .O(\n_0_di_reg[11]_i_5__1 ));
LUT5 #(
    .INIT(32'h32373232)) 
     \di_reg[11]_i_6__1 
       (.I0(index[1]),
        .I1(do_reg2[11]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_6__1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1__1 
       (.I0(\n_0_di_reg[12]_i_2__1 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3__1 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4__1 ),
        .O(\n_0_di_reg[12]_i_1__1 ));
LUT5 #(
    .INIT(32'h000000AC)) 
     \di_reg[12]_i_2__1 
       (.I0(do_reg2[12]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2__1 ));
LUT6 #(
    .INIT(64'h0FFF4FFF00004000)) 
     \di_reg[12]_i_3__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFFFFDF000000D0)) 
     \di_reg[12]_i_4__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4__1 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1__1 
       (.I0(\n_0_di_reg[13]_i_2__1 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3__1 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4__1 ),
        .O(\n_0_di_reg[13]_i_1__1 ));
LUT6 #(
    .INIT(64'h0F000FB0000000B0)) 
     \di_reg[13]_i_2__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2__1 ));
LUT6 #(
    .INIT(64'h0FFF4FFF00004000)) 
     \di_reg[13]_i_3__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
     \di_reg[13]_i_4__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4__1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[14]_i_1__1 
       (.I0(\n_0_di_reg[14]_i_2__1 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[14]_i_3__1 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[14]_i_4__1 ),
        .O(\n_0_di_reg[14]_i_1__1 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[14]_i_2__1 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[14]),
        .I3(index[3]),
        .O(\n_0_di_reg[14]_i_2__1 ));
LUT6 #(
    .INIT(64'h55F759FF00A25900)) 
     \di_reg[14]_i_3__1 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3__1 ));
LUT6 #(
    .INIT(64'hFF4F0FFF00400000)) 
     \di_reg[14]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_4__1 ));
LUT6 #(
    .INIT(64'h3FFF7FFF00004000)) 
     \di_reg[15]_i_2__1 
       (.I0(\n_0_di_reg[15]_i_4__1 ),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[15]),
        .O(\n_0_di_reg[15]_i_2__1 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[15]_i_3__1 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[15]),
        .I3(index[3]),
        .O(\n_0_di_reg[15]_i_3__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[15]_i_4__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[15]_i_4__1 ));
LUT5 #(
    .INIT(32'hBABBBAAA)) 
     \di_reg[1]_i_1__1 
       (.I0(\n_0_di_reg[1]_i_2__1 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[1]_i_3__1 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[1]_i_4__1 ),
        .O(\n_0_di_reg[1]_i_1__1 ));
LUT6 #(
    .INIT(64'h0200000002200220)) 
     \di_reg[1]_i_2__1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(do_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2__1 ));
LUT6 #(
    .INIT(64'h0CFF55FF0C000000)) 
     \di_reg[1]_i_3__1 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFBAA51AAFF0000)) 
     \di_reg[1]_i_4__1 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(do_reg2[1]),
        .I5(index[1]),
        .O(\n_0_di_reg[1]_i_4__1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[2]_i_1__1 
       (.I0(\n_0_di_reg[2]_i_2__1 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[2]_i_3__1 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_4__1 ),
        .O(\n_0_di_reg[2]_i_1__1 ));
LUT5 #(
    .INIT(32'h00000380)) 
     \di_reg[2]_i_2__1 
       (.I0(do_reg2[2]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[2]_i_2__1 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[2]_i_3__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFAABAFF00001000)) 
     \di_reg[2]_i_4__1 
       (.I0(index[2]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_4__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \di_reg[3]_i_2__1 
       (.I0(\n_0_di_reg[3]_i_4__1 ),
        .I1(index[3]),
        .I2(do_reg2[3]),
        .O(\n_0_di_reg[3]_i_2__1 ));
LUT6 #(
    .INIT(64'h000000000033E200)) 
     \di_reg[3]_i_3__1 
       (.I0(\n_0_di_reg[15]_i_4__1 ),
        .I1(index[0]),
        .I2(do_reg2[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[3]),
        .O(\n_0_di_reg[3]_i_3__1 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[3]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[3]),
        .O(\n_0_di_reg[3]_i_4__1 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[4]_i_1__1 
       (.I0(\n_0_di_reg[4]_i_2__1 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[4]_i_3__1 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[4]_i_4__1 ),
        .O(\n_0_di_reg[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h0F0200F0000200F0)) 
     \di_reg[4]_i_2__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[4]),
        .O(\n_0_di_reg[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[4]_i_3__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[4]),
        .O(\n_0_di_reg[4]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFF0000CFFBC001)) 
     \di_reg[4]_i_4__1 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_di_reg[15]_i_4__1 ),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[4]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_4__1 ));
LUT6 #(
    .INIT(64'h77770000FFFE0000)) 
     \di_reg[5]_i_2__1 
       (.I0(index[3]),
        .I1(index[2]),
        .I2(x16x20_mode_reg2),
        .I3(index[0]),
        .I4(do_reg2[5]),
        .I5(index[1]),
        .O(\n_0_di_reg[5]_i_2__1 ));
LUT6 #(
    .INIT(64'h000000000380038F)) 
     \di_reg[5]_i_3__1 
       (.I0(do_reg2[5]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_di_reg[15]_i_4__1 ),
        .I5(index[3]),
        .O(\n_0_di_reg[5]_i_3__1 ));
LUT6 #(
    .INIT(64'h77770000DDFE0000)) 
     \di_reg[6]_i_2__1 
       (.I0(index[3]),
        .I1(index[2]),
        .I2(x16x20_mode_reg2),
        .I3(index[0]),
        .I4(do_reg2[6]),
        .I5(index[1]),
        .O(\n_0_di_reg[6]_i_2__1 ));
LUT5 #(
    .INIT(32'h00000380)) 
     \di_reg[6]_i_3__1 
       (.I0(do_reg2[6]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3__1 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1__1 
       (.I0(\n_0_di_reg[7]_i_2__1 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3__1 ),
        .O(\n_0_di_reg[7]_i_1__1 ));
LUT6 #(
    .INIT(64'h0F0000F2000000F2)) 
     \di_reg[7]_i_2__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_2__1 ));
LUT5 #(
    .INIT(32'h7FFF0082)) 
     \di_reg[7]_i_3__1 
       (.I0(index[3]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(index[0]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3__1 ));
LUT6 #(
    .INIT(64'h1755177500000020)) 
     \di_reg[8]_i_1__1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[8]),
        .O(\n_0_di_reg[8]_i_1__1 ));
LUT6 #(
    .INIT(64'h1755177500000020)) 
     \di_reg[9]_i_1__1 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[0]_i_1__1 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1__1 
       (.I0(\n_0_di_reg[0]_i_2__1 ),
        .I1(\n_0_di_reg[0]_i_3__1 ),
        .O(\n_0_di_reg_reg[0]_i_1__1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[10]_i_1__1 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[10]_i_1__1 
       (.I0(\n_0_di_reg[10]_i_2__1 ),
        .I1(\n_0_di_reg[10]_i_3__1 ),
        .O(\n_0_di_reg_reg[10]_i_1__1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[11]_i_1__1 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[11]_i_3__1 
       (.I0(\n_0_di_reg[11]_i_5__1 ),
        .I1(\n_0_di_reg[11]_i_6__1 ),
        .O(\n_0_di_reg_reg[11]_i_3__1 ),
        .S(index[2]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[12]_i_1__1 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[13]_i_1__1 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[14]_i_1__1 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[15]_i_1__1 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[15]_i_1__1 
       (.I0(\n_0_di_reg[15]_i_2__1 ),
        .I1(\n_0_di_reg[15]_i_3__1 ),
        .O(\n_0_di_reg_reg[15]_i_1__1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[1]_i_1__1 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[2]_i_1__1 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[3]_i_1__1 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[3]_i_1__1 
       (.I0(\n_0_di_reg[3]_i_2__1 ),
        .I1(\n_0_di_reg[3]_i_3__1 ),
        .O(\n_0_di_reg_reg[3]_i_1__1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[4]_i_1__1 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[5]_i_1__1 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[5]_i_1__1 
       (.I0(\n_0_di_reg[5]_i_2__1 ),
        .I1(\n_0_di_reg[5]_i_3__1 ),
        .O(\n_0_di_reg_reg[5]_i_1__1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[6]_i_1__1 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1__1 
       (.I0(\n_0_di_reg[6]_i_2__1 ),
        .I1(\n_0_di_reg[6]_i_3__1 ),
        .O(\n_0_di_reg_reg[6]_i_1__1 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[7]_i_1__1 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[8]_i_1__1 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[9]_i_1__1 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1__2
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(start_reg2),
        .O(n_0_done_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(n_0_done_i_1__2),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1__4 
       (.I0(\n_0_fsm[0]_i_2__2 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3__1 ),
        .O(\n_0_fsm[0]_i_1__4 ));
LUT6 #(
    .INIT(64'h000000000C000002)) 
     \fsm[0]_i_2__2 
       (.I0(x16x20_mode_reg2),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[4]),
        .I5(index[1]),
        .O(\n_0_fsm[0]_i_2__2 ));
LUT5 #(
    .INIT(32'h47FF47CC)) 
     \fsm[0]_i_3__1 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt),
        .I3(Q[0]),
        .I4(start_reg2),
        .O(\n_0_fsm[0]_i_3__1 ));
LUT5 #(
    .INIT(32'h1D501850)) 
     \fsm[1]_i_1__1 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt),
        .O(\n_0_fsm[1]_i_1__1 ));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(\n_0_fsm[2]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1__4 ),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[1]_i_1__1 ),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[2]_i_1__4 ),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[2]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_11__1 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_12__1 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_13__1 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_14__1 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15__1 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16__1 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17__1 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18__1 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19__1 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20__1 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21__1 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22__1 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23__1 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24__1 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25__1 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_26__1 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT4 #(
    .INIT(16'h030E)) 
     \gtx_channel.gtxe2_channel_i_i_3__1 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_44__1 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_45__1 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_46__1 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_47__1 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_48__1 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49__1 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     \gtx_channel.gtxe2_channel_i_i_4__1 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(O2));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50__1 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51__1 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_52 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \index[0]_i_1__1 
       (.I0(index[0]),
        .I1(\n_0_index[4]_i_4__1 ),
        .I2(Q[2]),
        .O(\n_0_index[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1__1 
       (.I0(\n_0_index[4]_i_4__1 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1__1 
       (.I0(\n_0_index[4]_i_4__1 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1__1 
       (.I0(\n_0_index[4]_i_4__1 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_index[3]_i_1__1 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h7F80000000000000)) 
     \index[4]_i_2__1 
       (.I0(index[2]),
        .I1(\n_0_index[4]_i_3__1 ),
        .I2(index[3]),
        .I3(index[4]),
        .I4(\n_0_index[4]_i_4__1 ),
        .I5(Q[2]),
        .O(\n_0_index[4]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_3__1 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \index[4]_i_4__1 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_2__2 ),
        .O(\n_0_index[4]_i_4__1 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[0]_i_1__1 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[1]_i_1__1 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[2]_i_1__1 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[3]_i_1__1 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[4]_i_2__1 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'h10)) 
     \load_cnt[0]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\n_0_load_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__2 ),
        .Q(load_cnt),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(I8),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(RATE_DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_drp" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_drp_50
   (Q,
    DRPADDR,
    gt_ch_drp_rdy,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    RATE_DRP_START,
    ext_ch_gt_drprdy,
    I8,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [2:0]Q;
  output [8:0]DRPADDR;
  output [0:0]gt_ch_drp_rdy;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input RATE_DRP_START;
  input [0:0]ext_ch_gt_drprdy;
  input [0:0]I8;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire RATE_DRP_START;
  wire RST_DCLK_RESET;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [0:0]gt_ch_drp_rdy;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [4:0]index;
  wire [0:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__2 ;
  wire \n_0_addr_reg[1]_i_1__2 ;
  wire \n_0_addr_reg[2]_i_1__2 ;
  wire \n_0_addr_reg[3]_i_1__2 ;
  wire \n_0_addr_reg[4]_i_1__2 ;
  wire \n_0_addr_reg[5]_i_1__2 ;
  wire \n_0_addr_reg[6]_i_1__2 ;
  wire \n_0_addr_reg[7]_i_1__2 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_2__2 ;
  wire \n_0_di_reg[0]_i_3__2 ;
  wire \n_0_di_reg[10]_i_2__2 ;
  wire \n_0_di_reg[10]_i_3__2 ;
  wire \n_0_di_reg[11]_i_1__2 ;
  wire \n_0_di_reg[11]_i_2__2 ;
  wire \n_0_di_reg[11]_i_4__2 ;
  wire \n_0_di_reg[11]_i_5__2 ;
  wire \n_0_di_reg[11]_i_6__2 ;
  wire \n_0_di_reg[12]_i_1__2 ;
  wire \n_0_di_reg[12]_i_2__2 ;
  wire \n_0_di_reg[12]_i_3__2 ;
  wire \n_0_di_reg[12]_i_4__2 ;
  wire \n_0_di_reg[13]_i_1__2 ;
  wire \n_0_di_reg[13]_i_2__2 ;
  wire \n_0_di_reg[13]_i_3__2 ;
  wire \n_0_di_reg[13]_i_4__2 ;
  wire \n_0_di_reg[14]_i_1__2 ;
  wire \n_0_di_reg[14]_i_2__2 ;
  wire \n_0_di_reg[14]_i_3__2 ;
  wire \n_0_di_reg[14]_i_4__2 ;
  wire \n_0_di_reg[15]_i_2__2 ;
  wire \n_0_di_reg[15]_i_3__2 ;
  wire \n_0_di_reg[15]_i_4__2 ;
  wire \n_0_di_reg[1]_i_1__2 ;
  wire \n_0_di_reg[1]_i_2__2 ;
  wire \n_0_di_reg[1]_i_3__2 ;
  wire \n_0_di_reg[1]_i_4__2 ;
  wire \n_0_di_reg[2]_i_1__2 ;
  wire \n_0_di_reg[2]_i_2__2 ;
  wire \n_0_di_reg[2]_i_3__2 ;
  wire \n_0_di_reg[2]_i_4__2 ;
  wire \n_0_di_reg[3]_i_2__2 ;
  wire \n_0_di_reg[3]_i_3__2 ;
  wire \n_0_di_reg[3]_i_4__2 ;
  wire \n_0_di_reg[4]_i_1__2 ;
  wire \n_0_di_reg[4]_i_2__2 ;
  wire \n_0_di_reg[4]_i_3__2 ;
  wire \n_0_di_reg[4]_i_4__2 ;
  wire \n_0_di_reg[5]_i_2__2 ;
  wire \n_0_di_reg[5]_i_3__2 ;
  wire \n_0_di_reg[6]_i_2__2 ;
  wire \n_0_di_reg[6]_i_3__2 ;
  wire \n_0_di_reg[7]_i_1__2 ;
  wire \n_0_di_reg[7]_i_2__2 ;
  wire \n_0_di_reg[7]_i_3__2 ;
  wire \n_0_di_reg[8]_i_1__2 ;
  wire \n_0_di_reg[9]_i_1__2 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[0]_i_1__2 ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[10]_i_1__2 ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[11]_i_3__2 ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[15]_i_1__2 ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[3]_i_1__2 ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[5]_i_1__2 ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[6]_i_1__2 ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__3;
  wire \n_0_fsm[0]_i_1__6 ;
  wire \n_0_fsm[0]_i_2__3 ;
  wire \n_0_fsm[0]_i_3__2 ;
  wire \n_0_fsm[1]_i_1__2 ;
  wire \n_0_fsm[2]_i_1__6 ;
  wire \n_0_index[0]_i_1__2 ;
  wire \n_0_index[1]_i_1__2 ;
  wire \n_0_index[2]_i_1__2 ;
  wire \n_0_index[3]_i_1__2 ;
  wire \n_0_index[4]_i_1__2 ;
  wire \n_0_index[4]_i_2__2 ;
  wire \n_0_index[4]_i_3__2 ;
  wire \n_0_index[4]_i_4__2 ;
  wire \n_0_load_cnt[0]_i_1__3 ;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

LUT6 #(
    .INIT(64'h1736415517364154)) 
     \addr_reg[0]_i_1__2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'h40500F00)) 
     \addr_reg[1]_i_1__2 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_addr_reg[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1__2 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[1]),
        .O(\n_0_addr_reg[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h5767576753265327)) 
     \addr_reg[3]_i_1__2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(x16x20_mode_reg2),
        .I5(index[0]),
        .O(\n_0_addr_reg[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h00000000FCCFFF02)) 
     \addr_reg[4]_i_1__2 
       (.I0(x16x20_mode_reg2),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[3]),
        .I5(index[4]),
        .O(\n_0_addr_reg[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'h001A0F0A)) 
     \addr_reg[5]_i_1__2 
       (.I0(index[4]),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[1]),
        .I4(index[2]),
        .O(\n_0_addr_reg[5]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1__2 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[3]),
        .I3(index[0]),
        .I4(index[4]),
        .O(\n_0_addr_reg[6]_i_1__2 ));
LUT6 #(
    .INIT(64'h5223426252234263)) 
     \addr_reg[7]_i_1__2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[0]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[1]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[2]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[3]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[4]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[5]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[6]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr_reg[7]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h3F5F3000FBBF0110)) 
     \di_reg[0]_i_2__2 
       (.I0(index[2]),
        .I1(\n_0_di_reg[15]_i_4__2 ),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[0]),
        .I5(index[3]),
        .O(\n_0_di_reg[0]_i_2__2 ));
LUT5 #(
    .INIT(32'h000005D0)) 
     \di_reg[0]_i_3__2 
       (.I0(index[0]),
        .I1(do_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[0]_i_3__2 ));
LUT6 #(
    .INIT(64'h3FFF7FFF00004000)) 
     \di_reg[10]_i_2__2 
       (.I0(\n_0_di_reg[15]_i_4__2 ),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[10]),
        .O(\n_0_di_reg[10]_i_2__2 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[10]_i_3__2 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[10]),
        .I3(index[3]),
        .O(\n_0_di_reg[10]_i_3__2 ));
LUT5 #(
    .INIT(32'h00F0AA33)) 
     \di_reg[11]_i_1__2 
       (.I0(\n_0_di_reg[11]_i_2__2 ),
        .I1(\n_0_di_reg_reg[11]_i_3__2 ),
        .I2(\n_0_di_reg[11]_i_4__2 ),
        .I3(index[3]),
        .I4(index[4]),
        .O(\n_0_di_reg[11]_i_1__2 ));
LUT6 #(
    .INIT(64'h0FFF0FDF000000D0)) 
     \di_reg[11]_i_2__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_2__2 ));
LUT6 #(
    .INIT(64'h0F000F4000000040)) 
     \di_reg[11]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__2 ));
LUT5 #(
    .INIT(32'h37333233)) 
     \di_reg[11]_i_5__2 
       (.I0(index[1]),
        .I1(do_reg2[11]),
        .I2(index[0]),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .O(\n_0_di_reg[11]_i_5__2 ));
LUT5 #(
    .INIT(32'h32373232)) 
     \di_reg[11]_i_6__2 
       (.I0(index[1]),
        .I1(do_reg2[11]),
        .I2(index[0]),
        .I3(rate_reg2[0]),
        .I4(rate_reg2[1]),
        .O(\n_0_di_reg[11]_i_6__2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[12]_i_1__2 
       (.I0(\n_0_di_reg[12]_i_2__2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[12]_i_3__2 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[12]_i_4__2 ),
        .O(\n_0_di_reg[12]_i_1__2 ));
LUT5 #(
    .INIT(32'h000000AC)) 
     \di_reg[12]_i_2__2 
       (.I0(do_reg2[12]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[12]_i_2__2 ));
LUT6 #(
    .INIT(64'h0FFF4FFF00004000)) 
     \di_reg[12]_i_3__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFFFFFDF000000D0)) 
     \di_reg[12]_i_4__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4__2 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[13]_i_1__2 
       (.I0(\n_0_di_reg[13]_i_2__2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[13]_i_3__2 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[13]_i_4__2 ),
        .O(\n_0_di_reg[13]_i_1__2 ));
LUT6 #(
    .INIT(64'h0F000FB0000000B0)) 
     \di_reg[13]_i_2__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2__2 ));
LUT6 #(
    .INIT(64'h0FFF4FFF00004000)) 
     \di_reg[13]_i_3__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
     \di_reg[13]_i_4__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4__2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[14]_i_1__2 
       (.I0(\n_0_di_reg[14]_i_2__2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[14]_i_3__2 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[14]_i_4__2 ),
        .O(\n_0_di_reg[14]_i_1__2 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[14]_i_2__2 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[14]),
        .I3(index[3]),
        .O(\n_0_di_reg[14]_i_2__2 ));
LUT6 #(
    .INIT(64'h55F759FF00A25900)) 
     \di_reg[14]_i_3__2 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_3__2 ));
LUT6 #(
    .INIT(64'hFF4F0FFF00400000)) 
     \di_reg[14]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[14]),
        .O(\n_0_di_reg[14]_i_4__2 ));
LUT6 #(
    .INIT(64'h3FFF7FFF00004000)) 
     \di_reg[15]_i_2__2 
       (.I0(\n_0_di_reg[15]_i_4__2 ),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[15]),
        .O(\n_0_di_reg[15]_i_2__2 ));
LUT4 #(
    .INIT(16'h0040)) 
     \di_reg[15]_i_3__2 
       (.I0(index[1]),
        .I1(index[2]),
        .I2(do_reg2[15]),
        .I3(index[3]),
        .O(\n_0_di_reg[15]_i_3__2 ));
LUT2 #(
    .INIT(4'h2)) 
     \di_reg[15]_i_4__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .O(\n_0_di_reg[15]_i_4__2 ));
LUT5 #(
    .INIT(32'hBABBBAAA)) 
     \di_reg[1]_i_1__2 
       (.I0(\n_0_di_reg[1]_i_2__2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[1]_i_3__2 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[1]_i_4__2 ),
        .O(\n_0_di_reg[1]_i_1__2 ));
LUT6 #(
    .INIT(64'h0200000002200220)) 
     \di_reg[1]_i_2__2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(do_reg2[1]),
        .I5(index[0]),
        .O(\n_0_di_reg[1]_i_2__2 ));
LUT6 #(
    .INIT(64'h0CFF55FF0C000000)) 
     \di_reg[1]_i_3__2 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[1]),
        .O(\n_0_di_reg[1]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFFBAA51AAFF0000)) 
     \di_reg[1]_i_4__2 
       (.I0(index[2]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(index[0]),
        .I4(do_reg2[1]),
        .I5(index[1]),
        .O(\n_0_di_reg[1]_i_4__2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \di_reg[2]_i_1__2 
       (.I0(\n_0_di_reg[2]_i_2__2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[2]_i_3__2 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[2]_i_4__2 ),
        .O(\n_0_di_reg[2]_i_1__2 ));
LUT5 #(
    .INIT(32'h00000380)) 
     \di_reg[2]_i_2__2 
       (.I0(do_reg2[2]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[2]_i_2__2 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[2]_i_3__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFAABAFF00001000)) 
     \di_reg[2]_i_4__2 
       (.I0(index[2]),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[2]),
        .O(\n_0_di_reg[2]_i_4__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \di_reg[3]_i_2__2 
       (.I0(\n_0_di_reg[3]_i_4__2 ),
        .I1(index[3]),
        .I2(do_reg2[3]),
        .O(\n_0_di_reg[3]_i_2__2 ));
LUT6 #(
    .INIT(64'h000000000033E200)) 
     \di_reg[3]_i_3__2 
       (.I0(\n_0_di_reg[15]_i_4__2 ),
        .I1(index[0]),
        .I2(do_reg2[3]),
        .I3(index[2]),
        .I4(index[1]),
        .I5(index[3]),
        .O(\n_0_di_reg[3]_i_3__2 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[3]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[3]),
        .O(\n_0_di_reg[3]_i_4__2 ));
LUT5 #(
    .INIT(32'h30BB3088)) 
     \di_reg[4]_i_1__2 
       (.I0(\n_0_di_reg[4]_i_2__2 ),
        .I1(index[4]),
        .I2(\n_0_di_reg[4]_i_3__2 ),
        .I3(index[3]),
        .I4(\n_0_di_reg[4]_i_4__2 ),
        .O(\n_0_di_reg[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h0F0200F0000200F0)) 
     \di_reg[4]_i_2__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[4]),
        .O(\n_0_di_reg[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h40FF0FFF40000000)) 
     \di_reg[4]_i_3__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .I5(do_reg2[4]),
        .O(\n_0_di_reg[4]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFFF0000CFFBC001)) 
     \di_reg[4]_i_4__2 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_di_reg[15]_i_4__2 ),
        .I2(index[1]),
        .I3(index[0]),
        .I4(do_reg2[4]),
        .I5(index[2]),
        .O(\n_0_di_reg[4]_i_4__2 ));
LUT6 #(
    .INIT(64'h77770000FFFE0000)) 
     \di_reg[5]_i_2__2 
       (.I0(index[3]),
        .I1(index[2]),
        .I2(x16x20_mode_reg2),
        .I3(index[0]),
        .I4(do_reg2[5]),
        .I5(index[1]),
        .O(\n_0_di_reg[5]_i_2__2 ));
LUT6 #(
    .INIT(64'h000000000380038F)) 
     \di_reg[5]_i_3__2 
       (.I0(do_reg2[5]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(\n_0_di_reg[15]_i_4__2 ),
        .I5(index[3]),
        .O(\n_0_di_reg[5]_i_3__2 ));
LUT6 #(
    .INIT(64'h77770000DDFE0000)) 
     \di_reg[6]_i_2__2 
       (.I0(index[3]),
        .I1(index[2]),
        .I2(x16x20_mode_reg2),
        .I3(index[0]),
        .I4(do_reg2[6]),
        .I5(index[1]),
        .O(\n_0_di_reg[6]_i_2__2 ));
LUT5 #(
    .INIT(32'h00000380)) 
     \di_reg[6]_i_3__2 
       (.I0(do_reg2[6]),
        .I1(index[0]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[3]),
        .O(\n_0_di_reg[6]_i_3__2 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \di_reg[7]_i_1__2 
       (.I0(\n_0_di_reg[7]_i_2__2 ),
        .I1(index[3]),
        .I2(index[4]),
        .I3(\n_0_di_reg[7]_i_3__2 ),
        .O(\n_0_di_reg[7]_i_1__2 ));
LUT6 #(
    .INIT(64'h0F0000F2000000F2)) 
     \di_reg[7]_i_2__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_2__2 ));
LUT5 #(
    .INIT(32'h7FFF0082)) 
     \di_reg[7]_i_3__2 
       (.I0(index[3]),
        .I1(index[1]),
        .I2(index[2]),
        .I3(index[0]),
        .I4(do_reg2[7]),
        .O(\n_0_di_reg[7]_i_3__2 ));
LUT6 #(
    .INIT(64'h1755177500000020)) 
     \di_reg[8]_i_1__2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[8]),
        .O(\n_0_di_reg[8]_i_1__2 ));
LUT6 #(
    .INIT(64'h1755177500000020)) 
     \di_reg[9]_i_1__2 
       (.I0(index[4]),
        .I1(index[3]),
        .I2(index[1]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[0]_i_1__2 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[0]_i_1__2 
       (.I0(\n_0_di_reg[0]_i_2__2 ),
        .I1(\n_0_di_reg[0]_i_3__2 ),
        .O(\n_0_di_reg_reg[0]_i_1__2 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[10]_i_1__2 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[10]_i_1__2 
       (.I0(\n_0_di_reg[10]_i_2__2 ),
        .I1(\n_0_di_reg[10]_i_3__2 ),
        .O(\n_0_di_reg_reg[10]_i_1__2 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[11]_i_1__2 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[11]_i_3__2 
       (.I0(\n_0_di_reg[11]_i_5__2 ),
        .I1(\n_0_di_reg[11]_i_6__2 ),
        .O(\n_0_di_reg_reg[11]_i_3__2 ),
        .S(index[2]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[12]_i_1__2 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[13]_i_1__2 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[14]_i_1__2 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[15]_i_1__2 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[15]_i_1__2 
       (.I0(\n_0_di_reg[15]_i_2__2 ),
        .I1(\n_0_di_reg[15]_i_3__2 ),
        .O(\n_0_di_reg_reg[15]_i_1__2 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[1]_i_1__2 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[2]_i_1__2 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[3]_i_1__2 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[3]_i_1__2 
       (.I0(\n_0_di_reg[3]_i_2__2 ),
        .I1(\n_0_di_reg[3]_i_3__2 ),
        .O(\n_0_di_reg_reg[3]_i_1__2 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[4]_i_1__2 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[5]_i_1__2 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[5]_i_1__2 
       (.I0(\n_0_di_reg[5]_i_2__2 ),
        .I1(\n_0_di_reg[5]_i_3__2 ),
        .O(\n_0_di_reg_reg[5]_i_1__2 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg_reg[6]_i_1__2 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[6]_i_1__2 
       (.I0(\n_0_di_reg[6]_i_2__2 ),
        .I1(\n_0_di_reg[6]_i_3__2 ),
        .O(\n_0_di_reg_reg[6]_i_1__2 ),
        .S(index[4]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[7]_i_1__2 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[8]_i_1__2 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_di_reg[9]_i_1__2 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0001)) 
     done_i_1__3
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(start_reg2),
        .O(n_0_done_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(n_0_done_i_1__3),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0737FFFF07370000)) 
     \fsm[0]_i_1__6 
       (.I0(\n_0_fsm[0]_i_2__3 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[2]),
        .I5(\n_0_fsm[0]_i_3__2 ),
        .O(\n_0_fsm[0]_i_1__6 ));
LUT6 #(
    .INIT(64'h000000000C000002)) 
     \fsm[0]_i_2__3 
       (.I0(x16x20_mode_reg2),
        .I1(index[0]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[4]),
        .I5(index[1]),
        .O(\n_0_fsm[0]_i_2__3 ));
LUT5 #(
    .INIT(32'h47FF47CC)) 
     \fsm[0]_i_3__2 
       (.I0(rdy_reg2),
        .I1(Q[1]),
        .I2(load_cnt),
        .I3(Q[0]),
        .I4(start_reg2),
        .O(\n_0_fsm[0]_i_3__2 ));
LUT5 #(
    .INIT(32'h1D501850)) 
     \fsm[1]_i_1__2 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(load_cnt),
        .O(\n_0_fsm[1]_i_1__2 ));
LUT4 #(
    .INIT(16'h6222)) 
     \fsm[2]_i_1__6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(rdy_reg2),
        .I3(Q[0]),
        .O(\n_0_fsm[2]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1__6 ),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[1]_i_1__2 ),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[2]_i_1__6 ),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gt_ch_drp_rdy[3]_INST_0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(gt_ch_drp_rdy));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_11__2 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[15]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_12__2 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[14]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_13__2 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[13]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_14__2 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[12]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_15__2 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[11]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_16__2 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_17__2 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[9]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_18__2 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_19__2 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[7]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_20__2 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[6]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_21__2 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[5]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_22__2 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[4]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_23__2 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[3]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_24__2 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[2]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_25__2 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[1]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_26__2 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT4 #(
    .INIT(16'h030E)) 
     \gtx_channel.gtxe2_channel_i_i_3__2 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \gtx_channel.gtxe2_channel_i_i_44__2 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(DRPADDR[8]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_45__2 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[7]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_46__2 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[6]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_47__2 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[5]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_48__2 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[4]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_49__2 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     \gtx_channel.gtxe2_channel_i_i_4__2 
       (.I0(ext_ch_gt_drpwe),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(O2));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_50__2 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[2]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_51__2 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[1]));
LUT5 #(
    .INIT(32'hCCCCCCCA)) 
     \gtx_channel.gtxe2_channel_i_i_52__0 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(DRPADDR[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \index[0]_i_1__2 
       (.I0(index[0]),
        .I1(\n_0_index[4]_i_4__2 ),
        .I2(Q[2]),
        .O(\n_0_index[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \index[1]_i_1__2 
       (.I0(\n_0_index[4]_i_4__2 ),
        .I1(index[0]),
        .I2(index[1]),
        .I3(Q[2]),
        .O(\n_0_index[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'h08808080)) 
     \index[2]_i_1__2 
       (.I0(\n_0_index[4]_i_4__2 ),
        .I1(Q[2]),
        .I2(index[2]),
        .I3(index[1]),
        .I4(index[0]),
        .O(\n_0_index[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \index[3]_i_1__2 
       (.I0(\n_0_index[4]_i_4__2 ),
        .I1(Q[2]),
        .I2(index[3]),
        .I3(index[2]),
        .I4(index[0]),
        .I5(index[1]),
        .O(\n_0_index[3]_i_1__2 ));
LUT3 #(
    .INIT(8'hC1)) 
     \index[4]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_index[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h7F80000000000000)) 
     \index[4]_i_2__2 
       (.I0(index[2]),
        .I1(\n_0_index[4]_i_3__2 ),
        .I2(index[3]),
        .I3(index[4]),
        .I4(\n_0_index[4]_i_4__2 ),
        .I5(Q[2]),
        .O(\n_0_index[4]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_3__2 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\n_0_index[4]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \index[4]_i_4__2 
       (.I0(Q[0]),
        .I1(\n_0_fsm[0]_i_2__3 ),
        .O(\n_0_index[4]_i_4__2 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[0]_i_1__2 ),
        .Q(index[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[1]_i_1__2 ),
        .Q(index[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[2]_i_1__2 ),
        .Q(index[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[3]_i_1__2 ),
        .Q(index[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[4]_i_2__2 ),
        .Q(index[4]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT3 #(
    .INIT(8'h10)) 
     \load_cnt[0]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\n_0_load_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__3 ),
        .Q(load_cnt),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(I8),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(RATE_DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_eq" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_eq
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    p_0_in__0,
    pipe_pclk_in,
    SYNC_GEN3);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input p_0_in__0;
  input pipe_pclk_in;
  input SYNC_GEN3;

  wire SYNC_GEN3;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_2 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_3 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_1 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_2 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_3 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_4 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[7] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_3 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_4 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire n_0_rxeq_adapt_done_i_2;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[2]_i_2 ;
  wire \n_0_rxeq_cnt[2]_i_3 ;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1 ;
  wire \n_0_rxeq_lf[5]_i_1 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1 ;
  wire \n_0_rxeq_preset[1]_i_1 ;
  wire \n_0_rxeq_preset[2]_i_1 ;
  wire \n_0_rxeq_preset[2]_i_2 ;
  wire \n_0_rxeq_preset[2]_i_3 ;
  wire \n_0_rxeq_preset[2]_i_4 ;
  wire \n_0_rxeq_preset[2]_i_5 ;
  wire \n_0_rxeq_preset[2]_i_6 ;
  wire n_0_rxeq_preset_valid_i_2;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[17]_i_1 ;
  wire \n_0_rxeq_txcoeff[17]_i_3 ;
  wire \n_0_rxeq_txcoeff[17]_i_4 ;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_txeq_preset[0]_i_1 ;
  wire \n_0_txeq_preset[10]_i_1 ;
  wire \n_0_txeq_preset[11]_i_1 ;
  wire \n_0_txeq_preset[12]_i_1 ;
  wire \n_0_txeq_preset[13]_i_1 ;
  wire \n_0_txeq_preset[14]_i_1 ;
  wire \n_0_txeq_preset[15]_i_1 ;
  wire \n_0_txeq_preset[16]_i_1 ;
  wire \n_0_txeq_preset[17]_i_1 ;
  wire \n_0_txeq_preset[17]_i_2 ;
  wire \n_0_txeq_preset[1]_i_1 ;
  wire \n_0_txeq_preset[2]_i_1 ;
  wire \n_0_txeq_preset[3]_i_1 ;
  wire \n_0_txeq_preset[7]_i_1 ;
  wire \n_0_txeq_preset[8]_i_1 ;
  wire \n_0_txeq_preset[9]_i_1 ;
  wire n_0_txeq_preset_done_i_1;
  wire n_0_txeq_preset_done_i_2;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1 ;
  wire \n_0_txeq_txcoeff[10]_i_1 ;
  wire \n_0_txeq_txcoeff[10]_i_2 ;
  wire \n_0_txeq_txcoeff[11]_i_1 ;
  wire \n_0_txeq_txcoeff[11]_i_2 ;
  wire \n_0_txeq_txcoeff[12]_i_1 ;
  wire \n_0_txeq_txcoeff[12]_i_2 ;
  wire \n_0_txeq_txcoeff[13]_i_1 ;
  wire \n_0_txeq_txcoeff[13]_i_2 ;
  wire \n_0_txeq_txcoeff[14]_i_1 ;
  wire \n_0_txeq_txcoeff[14]_i_2 ;
  wire \n_0_txeq_txcoeff[15]_i_1 ;
  wire \n_0_txeq_txcoeff[15]_i_2 ;
  wire \n_0_txeq_txcoeff[16]_i_1 ;
  wire \n_0_txeq_txcoeff[16]_i_2 ;
  wire \n_0_txeq_txcoeff[17]_i_1 ;
  wire \n_0_txeq_txcoeff[17]_i_2 ;
  wire \n_0_txeq_txcoeff[17]_i_3 ;
  wire \n_0_txeq_txcoeff[18]_i_1 ;
  wire \n_0_txeq_txcoeff[18]_i_2 ;
  wire \n_0_txeq_txcoeff[18]_i_3 ;
  wire \n_0_txeq_txcoeff[18]_i_4 ;
  wire \n_0_txeq_txcoeff[18]_i_5 ;
  wire \n_0_txeq_txcoeff[18]_i_6 ;
  wire \n_0_txeq_txcoeff[1]_i_1 ;
  wire \n_0_txeq_txcoeff[1]_i_2 ;
  wire \n_0_txeq_txcoeff[2]_i_1 ;
  wire \n_0_txeq_txcoeff[2]_i_2 ;
  wire \n_0_txeq_txcoeff[3]_i_1 ;
  wire \n_0_txeq_txcoeff[3]_i_2 ;
  wire \n_0_txeq_txcoeff[4]_i_1 ;
  wire \n_0_txeq_txcoeff[5]_i_1 ;
  wire \n_0_txeq_txcoeff[6]_i_1 ;
  wire \n_0_txeq_txcoeff[7]_i_1 ;
  wire \n_0_txeq_txcoeff[7]_i_2 ;
  wire \n_0_txeq_txcoeff[8]_i_1 ;
  wire \n_0_txeq_txcoeff[8]_i_2 ;
  wire \n_0_txeq_txcoeff[9]_i_1 ;
  wire \n_0_txeq_txcoeff[9]_i_2 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire p_0_in__0;
  wire pipe_pclk_in;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT5 #(
    .INIT(32'hAAAFAAAE)) 
     \FSM_onehot_fsm_rx[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[1]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1 ));
LUT5 #(
    .INIT(32'hFFFEFEEB)) 
     \FSM_onehot_fsm_rx[1]_i_2 
       (.I0(\n_0_rxeq_txcoeff[17]_i_4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_rxeq_txcoeff[17]_i_3 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_2 ));
LUT5 #(
    .INIT(32'h0CA00000)) 
     \FSM_onehot_fsm_rx[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_4 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[5]_i_3 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_3 ));
LUT6 #(
    .INIT(64'h8888888888F88888)) 
     \FSM_onehot_fsm_rx[6]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[6]_i_2 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_fsm_rx[6]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \FSM_onehot_fsm_rx[6]_i_4 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_fsm_rx[7]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_rx[7]_i_4 ),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \FSM_onehot_fsm_rx[7]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(n_0_rxeq_preset_valid_i_2),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[7]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_4 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[6]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hFFFFFFF8)) 
     \FSM_onehot_fsm_tx[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[1]_i_2 ),
        .I4(\n_0_FSM_onehot_fsm_tx[1]_i_3 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1 ));
LUT6 #(
    .INIT(64'hFF00FF00FA00FA03)) 
     \FSM_onehot_fsm_tx[1]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx[1]_i_4 ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFCFFFCEEE1)) 
     \FSM_onehot_fsm_tx[1]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_tx[1]_i_4 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_4 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \FSM_onehot_fsm_tx[3]_i_1 
       (.I0(txeq_preset_done),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1 ));
LUT6 #(
    .INIT(64'h8A8A8A8AFF8A8A8A)) 
     \FSM_onehot_fsm_tx[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_fsm_tx[5]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(n_0_txeq_preset_done_i_2),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2 ));
LUT4 #(
    .INIT(16'hFEEE)) 
     \FSM_onehot_fsm_tx[6]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_3 ),
        .I2(txeq_preset_done),
        .I3(n_0_txeq_preset_done_i_1),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_fsm_tx[6]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(n_0_txeq_preset_done_i_2),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2 ));
LUT6 #(
    .INIT(64'h0110011001100010)) 
     \FSM_onehot_fsm_tx[6]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4 ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fsm_tx[6]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_fsm_tx[7]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_fsm_tx[7]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(n_0_txeq_preset_done_i_2),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_2 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_26 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_27 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_28 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_29 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_30 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     rxeq_adapt_done_i_2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(n_0_rxeq_preset_valid_i_2),
        .O(n_0_rxeq_adapt_done_i_2));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_5_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h40FF404000FF0000)) 
     \rxeq_cnt[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_rxeq_cnt[2]_i_2 ),
        .I5(rxeq_control_reg2[1]),
        .O(rxeq_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1 
       (.I0(\n_0_rxeq_cnt[2]_i_2 ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .O(rxeq_cnt[1]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1 
       (.I0(\n_0_rxeq_cnt[2]_i_2 ),
        .I1(\n_0_rxeq_cnt_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[2] ),
        .O(rxeq_cnt[2]));
LUT6 #(
    .INIT(64'h0000000000000014)) 
     \rxeq_cnt[2]_i_2 
       (.I0(\n_0_rxeq_cnt[2]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_cnt[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rxeq_cnt[2]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_cnt[2]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I3(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I3(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I3(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I3(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I3(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
LUT3 #(
    .INIT(8'hF8)) 
     \rxeq_fs[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[1]_i_2 ),
        .O(\n_0_rxeq_fs[5]_i_1 ));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[5]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I3(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3 ),
        .I1(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3 ),
        .I1(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3 ),
        .I1(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3 ),
        .I1(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3 ),
        .I1(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
LUT5 #(
    .INIT(32'hFFFF8000)) 
     \rxeq_lf[5]_i_1 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_rx[1]_i_2 ),
        .O(\n_0_rxeq_lf[5]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[5]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3 ),
        .I1(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[0]_i_1 
       (.I0(\n_0_rxeq_preset[2]_i_2 ),
        .I1(rxeq_preset_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_3 ),
        .I3(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1 ));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[1]_i_1 
       (.I0(\n_0_rxeq_preset[2]_i_2 ),
        .I1(rxeq_preset_reg2[1]),
        .I2(\n_0_rxeq_preset[2]_i_3 ),
        .I3(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1 ));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[2]_i_1 
       (.I0(\n_0_rxeq_preset[2]_i_2 ),
        .I1(rxeq_preset_reg2[2]),
        .I2(\n_0_rxeq_preset[2]_i_3 ),
        .I3(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000010010)) 
     \rxeq_preset[2]_i_2 
       (.I0(\n_0_rxeq_preset[2]_i_4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEE9)) 
     \rxeq_preset[2]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx[7]_i_4 ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I4(\n_0_rxeq_preset[2]_i_5 ),
        .I5(\n_0_rxeq_preset[2]_i_6 ),
        .O(\n_0_rxeq_preset[2]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \rxeq_preset[2]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .O(\n_0_rxeq_preset[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rxeq_preset[2]_i_5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_5 ));
LUT4 #(
    .INIT(16'h88C8)) 
     \rxeq_preset[2]_i_6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_preset[2]_i_6 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     rxeq_preset_valid_i_1
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(n_0_rxeq_preset_valid_i_2),
        .O(rxeq_preset_valid));
LUT4 #(
    .INIT(16'hFFFE)) 
     rxeq_preset_valid_i_2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_2));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_k7_gen2x4_pcie_k7_gen2x4_rxeq_scan_57 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i,n_2_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(\n_0_FSM_onehot_fsm_rx[5]_i_3 ),
        .I11(n_0_rxeq_adapt_done_reg_reg),
        .I12(n_0_rxeq_adapt_done_i_2),
        .I13(rxeq_preset__0),
        .I14(rxeq_txpreset__0),
        .I15({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .I16(rxeq_fs__0),
        .I17(rxeq_lf__0),
        .I2(n_0_rxeq_preset_valid_reg),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm_rx[7]_i_2 ),
        .I5({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .I6(\n_0_FSM_onehot_fsm_rx[7]_i_3 ),
        .I7(\n_0_FSM_onehot_fsm_rx[1]_i_2 ),
        .I8(\n_0_rxeq_txcoeff[17]_i_3 ),
        .I9(n_0_rxeq_preset_valid_i_2),
        .O1(n_4_rxeq_scan_i),
        .O2(n_5_rxeq_scan_i),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[7] ,\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[1] ,\n_0_FSM_onehot_fsm_rx_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[6] ),
        .O(rxeq_txcoeff[0]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[10]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[16] ),
        .O(rxeq_txcoeff[10]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[11]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[17] ),
        .O(rxeq_txcoeff[11]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[12]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[13]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[14]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[15]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[16]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFDF9)) 
     \rxeq_txcoeff[17]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_rxeq_txcoeff[17]_i_3 ),
        .I5(\n_0_rxeq_txcoeff[17]_i_4 ),
        .O(\n_0_rxeq_txcoeff[17]_i_1 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[17]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_txcoeff[17]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_txcoeff[17]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'hFFE8)) 
     \rxeq_txcoeff[17]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_txcoeff[17]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[7] ),
        .O(rxeq_txcoeff[1]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[8] ),
        .O(rxeq_txcoeff[2]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[9] ),
        .O(rxeq_txcoeff[3]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[10] ),
        .O(rxeq_txcoeff[4]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[11] ),
        .O(rxeq_txcoeff[5]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[6]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[12] ),
        .O(rxeq_txcoeff[6]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[7]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[13] ),
        .O(rxeq_txcoeff[7]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[8]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[14] ),
        .O(rxeq_txcoeff[8]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[9]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[15] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00020000)) 
     \txeq_preset[0]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(p_0_in__0),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[0]_i_1 ));
LUT5 #(
    .INIT(32'hDCCCCEDF)) 
     \txeq_preset[10]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[10]_i_1 ));
LUT5 #(
    .INIT(32'hDCCCCECF)) 
     \txeq_preset[11]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[11]_i_1 ));
LUT5 #(
    .INIT(32'h01070302)) 
     \txeq_preset[12]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[12]_i_1 ));
LUT5 #(
    .INIT(32'h00010200)) 
     \txeq_preset[13]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[2]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[13]_i_1 ));
LUT5 #(
    .INIT(32'h01000002)) 
     \txeq_preset[14]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[14]_i_1 ));
LUT4 #(
    .INIT(16'hFF01)) 
     \txeq_preset[15]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(p_0_in__0),
        .O(\n_0_txeq_preset[15]_i_1 ));
LUT4 #(
    .INIT(16'h0102)) 
     \txeq_preset[16]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[16]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1 
       (.I0(n_0_txeq_preset_done_i_1),
        .I1(p_0_in__0),
        .O(\n_0_txeq_preset[17]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF0283)) 
     \txeq_preset[17]_i_2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(p_0_in__0),
        .O(\n_0_txeq_preset[17]_i_2 ));
LUT5 #(
    .INIT(32'h00001002)) 
     \txeq_preset[1]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[1]_i_1 ));
LUT4 #(
    .INIT(16'h4440)) 
     \txeq_preset[2]_i_1 
       (.I0(p_0_in__0),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[2]_i_1 ));
LUT5 #(
    .INIT(32'h000A0508)) 
     \txeq_preset[3]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[3]_i_1 ));
LUT5 #(
    .INIT(32'h01001000)) 
     \txeq_preset[7]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[7]_i_1 ));
LUT5 #(
    .INIT(32'hFF11FF39)) 
     \txeq_preset[8]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[0]),
        .I3(p_0_in__0),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1 ));
LUT5 #(
    .INIT(32'hF3F0F0FD)) 
     \txeq_preset[9]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[0]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     txeq_preset_done_i_1
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(n_0_txeq_preset_done_i_2),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(n_0_txeq_preset_done_i_1));
LUT2 #(
    .INIT(4'hE)) 
     txeq_preset_done_i_2
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(n_0_txeq_preset_done_i_2));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txeq_preset_done_i_1),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[0]_i_1 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[10]_i_1 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[11]_i_1 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[12]_i_1 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[13]_i_1 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[14]_i_1 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[15]_i_1 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[16]_i_1 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[17]_i_2 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[1]_i_1 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[2]_i_1 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[3]_i_1 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[7]_i_1 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[8]_i_1 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[9]_i_1 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[0]_i_1 
       (.I0(\n_0_txeq_txcoeff[18]_i_5 ),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .I2(n_0_txeq_preset_done_i_1),
        .I3(\n_0_txeq_preset_reg[0] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_txeq_txcoeff[17]_i_2 ),
        .O(\n_0_txeq_txcoeff[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[10]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(\n_0_txeq_txcoeff_reg[17] ),
        .I4(\n_0_txeq_txcoeff[10]_i_2 ),
        .O(\n_0_txeq_txcoeff[10]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[10]_i_2 
       (.I0(\n_0_txeq_preset_reg[10] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(\n_0_txeq_txcoeff_reg[16] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[10]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[11]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(\n_0_txeq_txcoeff_reg[18] ),
        .I4(\n_0_txeq_txcoeff[11]_i_2 ),
        .O(\n_0_txeq_txcoeff[11]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[11]_i_2 
       (.I0(\n_0_txeq_preset_reg[11] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(\n_0_txeq_txcoeff_reg[17] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[11]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[12]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(txeq_deemph_reg2[0]),
        .I4(\n_0_txeq_txcoeff[12]_i_2 ),
        .O(\n_0_txeq_txcoeff[12]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[12]_i_2 
       (.I0(\n_0_txeq_preset_reg[12] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(\n_0_txeq_txcoeff_reg[18] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[12]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[13]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(txeq_deemph_reg2[1]),
        .I4(\n_0_txeq_txcoeff[13]_i_2 ),
        .O(\n_0_txeq_txcoeff[13]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[13]_i_2 
       (.I0(\n_0_txeq_preset_reg[13] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[13]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[14]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(txeq_deemph_reg2[2]),
        .I4(\n_0_txeq_txcoeff[14]_i_2 ),
        .O(\n_0_txeq_txcoeff[14]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[14]_i_2 
       (.I0(\n_0_txeq_preset_reg[14] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[14]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[15]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(txeq_deemph_reg2[3]),
        .I4(\n_0_txeq_txcoeff[15]_i_2 ),
        .O(\n_0_txeq_txcoeff[15]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[15]_i_2 
       (.I0(\n_0_txeq_preset_reg[15] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[15]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[16]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(txeq_deemph_reg2[4]),
        .I4(\n_0_txeq_txcoeff[16]_i_2 ),
        .O(\n_0_txeq_txcoeff[16]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[16]_i_2 
       (.I0(\n_0_txeq_preset_reg[16] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[16]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[17]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(txeq_deemph_reg2[5]),
        .I4(\n_0_txeq_txcoeff[17]_i_3 ),
        .O(\n_0_txeq_txcoeff[17]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \txeq_txcoeff[17]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[17]_i_3 
       (.I0(\n_0_txeq_preset_reg[17] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[17]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \txeq_txcoeff[18]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[18]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4 ),
        .O(\n_0_txeq_txcoeff[18]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[18]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[18]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_txeq_txcoeff[18]_i_3 ));
LUT5 #(
    .INIT(32'hA9A9ABA9)) 
     \txeq_txcoeff[18]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_4 ));
LUT6 #(
    .INIT(64'h000000000FB00000)) 
     \txeq_txcoeff[18]_i_5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff[18]_i_6 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff[18]_i_6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[18]_i_6 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[1]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(\n_0_txeq_txcoeff_reg[8] ),
        .I4(\n_0_txeq_txcoeff[1]_i_2 ),
        .O(\n_0_txeq_txcoeff[1]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[1]_i_2 
       (.I0(\n_0_txeq_preset_reg[1] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(\n_0_txeq_txcoeff_reg[7] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[1]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[2]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(\n_0_txeq_txcoeff_reg[9] ),
        .I4(\n_0_txeq_txcoeff[2]_i_2 ),
        .O(\n_0_txeq_txcoeff[2]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[2]_i_2 
       (.I0(\n_0_txeq_preset_reg[2] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(\n_0_txeq_txcoeff_reg[8] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[2]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[3]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(\n_0_txeq_txcoeff_reg[10] ),
        .I4(\n_0_txeq_txcoeff[3]_i_2 ),
        .O(\n_0_txeq_txcoeff[3]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[3]_i_2 
       (.I0(\n_0_txeq_preset_reg[3] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(\n_0_txeq_txcoeff_reg[9] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[4]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(\n_0_txeq_txcoeff_reg[11] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5 ),
        .I5(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[5]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(\n_0_txeq_txcoeff_reg[12] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5 ),
        .I5(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[6]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(\n_0_txeq_txcoeff_reg[13] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5 ),
        .I5(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[7]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(\n_0_txeq_txcoeff_reg[14] ),
        .I4(\n_0_txeq_txcoeff[7]_i_2 ),
        .O(\n_0_txeq_txcoeff[7]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[7]_i_2 
       (.I0(\n_0_txeq_preset_reg[7] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(\n_0_txeq_txcoeff_reg[13] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[7]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[8]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(\n_0_txeq_txcoeff_reg[15] ),
        .I4(\n_0_txeq_txcoeff[8]_i_2 ),
        .O(\n_0_txeq_txcoeff[8]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[8]_i_2 
       (.I0(\n_0_txeq_preset_reg[8] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(\n_0_txeq_txcoeff_reg[14] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[8]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[9]_i_1 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2 ),
        .I3(\n_0_txeq_txcoeff_reg[16] ),
        .I4(\n_0_txeq_txcoeff[9]_i_2 ),
        .O(\n_0_txeq_txcoeff[9]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[9]_i_2 
       (.I0(\n_0_txeq_preset_reg[9] ),
        .I1(n_0_txeq_preset_done_i_1),
        .I2(\n_0_txeq_txcoeff_reg[15] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .O(\n_0_txeq_txcoeff[9]_i_2 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[7]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \txeq_txcoeff_cnt[1]_i_1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx[7]_i_2 ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[0]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[10]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[11]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[12]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[13]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[14]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[15]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[16]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[17]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[18]_i_2 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[1]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[2]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[3]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[4]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[5]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[6]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[7]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[8]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[9]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_eq" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_eq_39
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    p_0_in__0,
    pipe_pclk_in,
    rate_gen3);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input p_0_in__0;
  input pipe_pclk_in;
  input [0:0]rate_gen3;

  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[7] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire n_0_rxeq_adapt_done_i_2__0;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[2]_i_2__0 ;
  wire \n_0_rxeq_cnt[2]_i_3__0 ;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__0 ;
  wire \n_0_rxeq_lf[5]_i_1__0 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__0 ;
  wire \n_0_rxeq_preset[1]_i_1__0 ;
  wire \n_0_rxeq_preset[2]_i_1__0 ;
  wire \n_0_rxeq_preset[2]_i_2__0 ;
  wire \n_0_rxeq_preset[2]_i_3__0 ;
  wire \n_0_rxeq_preset[2]_i_4__0 ;
  wire \n_0_rxeq_preset[2]_i_5__0 ;
  wire \n_0_rxeq_preset[2]_i_6__0 ;
  wire n_0_rxeq_preset_valid_i_2__0;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[17]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[17]_i_3__0 ;
  wire \n_0_rxeq_txcoeff[17]_i_4__0 ;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_txeq_preset[0]_i_1__0 ;
  wire \n_0_txeq_preset[10]_i_1__0 ;
  wire \n_0_txeq_preset[11]_i_1__0 ;
  wire \n_0_txeq_preset[12]_i_1__0 ;
  wire \n_0_txeq_preset[13]_i_1__0 ;
  wire \n_0_txeq_preset[14]_i_1__0 ;
  wire \n_0_txeq_preset[15]_i_1__0 ;
  wire \n_0_txeq_preset[16]_i_1__0 ;
  wire \n_0_txeq_preset[17]_i_1__0 ;
  wire \n_0_txeq_preset[17]_i_2__0 ;
  wire \n_0_txeq_preset[1]_i_1__0 ;
  wire \n_0_txeq_preset[2]_i_1__0 ;
  wire \n_0_txeq_preset[3]_i_1__0 ;
  wire \n_0_txeq_preset[7]_i_1__0 ;
  wire \n_0_txeq_preset[8]_i_1__0 ;
  wire \n_0_txeq_preset[9]_i_1__0 ;
  wire n_0_txeq_preset_done_i_1__0;
  wire n_0_txeq_preset_done_i_2__0;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__0 ;
  wire \n_0_txeq_txcoeff[10]_i_1__0 ;
  wire \n_0_txeq_txcoeff[10]_i_2__0 ;
  wire \n_0_txeq_txcoeff[11]_i_1__0 ;
  wire \n_0_txeq_txcoeff[11]_i_2__0 ;
  wire \n_0_txeq_txcoeff[12]_i_1__0 ;
  wire \n_0_txeq_txcoeff[12]_i_2__0 ;
  wire \n_0_txeq_txcoeff[13]_i_1__0 ;
  wire \n_0_txeq_txcoeff[13]_i_2__0 ;
  wire \n_0_txeq_txcoeff[14]_i_1__0 ;
  wire \n_0_txeq_txcoeff[14]_i_2__0 ;
  wire \n_0_txeq_txcoeff[15]_i_1__0 ;
  wire \n_0_txeq_txcoeff[15]_i_2__0 ;
  wire \n_0_txeq_txcoeff[16]_i_1__0 ;
  wire \n_0_txeq_txcoeff[16]_i_2__0 ;
  wire \n_0_txeq_txcoeff[17]_i_1__0 ;
  wire \n_0_txeq_txcoeff[17]_i_2__0 ;
  wire \n_0_txeq_txcoeff[17]_i_3__0 ;
  wire \n_0_txeq_txcoeff[18]_i_1__0 ;
  wire \n_0_txeq_txcoeff[18]_i_2__0 ;
  wire \n_0_txeq_txcoeff[18]_i_3__0 ;
  wire \n_0_txeq_txcoeff[18]_i_4__0 ;
  wire \n_0_txeq_txcoeff[18]_i_5__0 ;
  wire \n_0_txeq_txcoeff[18]_i_6__0 ;
  wire \n_0_txeq_txcoeff[1]_i_1__0 ;
  wire \n_0_txeq_txcoeff[1]_i_2__0 ;
  wire \n_0_txeq_txcoeff[2]_i_1__0 ;
  wire \n_0_txeq_txcoeff[2]_i_2__0 ;
  wire \n_0_txeq_txcoeff[3]_i_1__0 ;
  wire \n_0_txeq_txcoeff[3]_i_2__0 ;
  wire \n_0_txeq_txcoeff[4]_i_1__0 ;
  wire \n_0_txeq_txcoeff[5]_i_1__0 ;
  wire \n_0_txeq_txcoeff[6]_i_1__0 ;
  wire \n_0_txeq_txcoeff[7]_i_1__0 ;
  wire \n_0_txeq_txcoeff[7]_i_2__0 ;
  wire \n_0_txeq_txcoeff[8]_i_1__0 ;
  wire \n_0_txeq_txcoeff[8]_i_2__0 ;
  wire \n_0_txeq_txcoeff[9]_i_1__0 ;
  wire \n_0_txeq_txcoeff[9]_i_2__0 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire p_0_in__0;
  wire pipe_pclk_in;
  wire [0:0]rate_gen3;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT5 #(
    .INIT(32'hAAAFAAAE)) 
     \FSM_onehot_fsm_rx[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[1]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFFEFEEB)) 
     \FSM_onehot_fsm_rx[1]_i_2__0 
       (.I0(\n_0_rxeq_txcoeff[17]_i_4__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_rxeq_txcoeff[17]_i_3__0 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_2__0 ));
LUT5 #(
    .INIT(32'h0CA00000)) 
     \FSM_onehot_fsm_rx[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_4__0 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[5]_i_3__0 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_3__0 ));
LUT6 #(
    .INIT(64'h8888888888F88888)) 
     \FSM_onehot_fsm_rx[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_2__0 ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4__0 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[6]_i_2__0 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2__0 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_fsm_rx[6]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \FSM_onehot_fsm_rx[6]_i_4__0 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_fsm_rx[7]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_rx[7]_i_4__0 ),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \FSM_onehot_fsm_rx[7]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(n_0_rxeq_preset_valid_i_2__0),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_3__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[7]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_4__0 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[6]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hFFFFFFF8)) 
     \FSM_onehot_fsm_tx[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[1]_i_2__0 ),
        .I4(\n_0_FSM_onehot_fsm_tx[1]_i_3__0 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hFF00FF00FA00FA03)) 
     \FSM_onehot_fsm_tx[1]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx[1]_i_4__0 ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFCFFFCEEE1)) 
     \FSM_onehot_fsm_tx[1]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_3__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_tx[1]_i_4__0 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_4__0 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \FSM_onehot_fsm_tx[3]_i_1__0 
       (.I0(txeq_preset_done),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h8A8A8A8AFF8A8A8A)) 
     \FSM_onehot_fsm_tx[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2__0 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__0 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__0 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_fsm_tx[5]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(n_0_txeq_preset_done_i_2__0),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ));
LUT4 #(
    .INIT(16'hFEEE)) 
     \FSM_onehot_fsm_tx[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ),
        .I2(txeq_preset_done),
        .I3(n_0_txeq_preset_done_i_1__0),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_fsm_tx[6]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(n_0_txeq_preset_done_i_2__0),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ));
LUT6 #(
    .INIT(64'h0110011001100010)) 
     \FSM_onehot_fsm_tx[6]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4__0 ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fsm_tx[6]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4__0 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_fsm_tx[7]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2__0 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_fsm_tx[7]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(n_0_txeq_preset_done_i_2__0),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_2__0 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_gen3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_26__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_27__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_28__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_29__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_30__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     rxeq_adapt_done_i_2__0
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(n_0_rxeq_preset_valid_i_2__0),
        .O(n_0_rxeq_adapt_done_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_5_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h40FF404000FF0000)) 
     \rxeq_cnt[0]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_rxeq_cnt[2]_i_2__0 ),
        .I5(rxeq_control_reg2[1]),
        .O(rxeq_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1__0 
       (.I0(\n_0_rxeq_cnt[2]_i_2__0 ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .O(rxeq_cnt[1]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1__0 
       (.I0(\n_0_rxeq_cnt[2]_i_2__0 ),
        .I1(\n_0_rxeq_cnt_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[2] ),
        .O(rxeq_cnt[2]));
LUT6 #(
    .INIT(64'h0000000000000014)) 
     \rxeq_cnt[2]_i_2__0 
       (.I0(\n_0_rxeq_cnt[2]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_cnt[2]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rxeq_cnt[2]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_cnt[2]_i_3__0 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[0]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I3(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I3(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I3(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I3(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I3(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
LUT3 #(
    .INIT(8'hF8)) 
     \rxeq_fs[5]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[1]_i_2__0 ),
        .O(\n_0_rxeq_fs[5]_i_1__0 ));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[5]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I3(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[0]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__0 ),
        .I1(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__0 ),
        .I1(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__0 ),
        .I1(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__0 ),
        .I1(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__0 ),
        .I1(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
LUT5 #(
    .INIT(32'hFFFF8000)) 
     \rxeq_lf[5]_i_1__0 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_rx[1]_i_2__0 ),
        .O(\n_0_rxeq_lf[5]_i_1__0 ));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[5]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__0 ),
        .I1(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[0]_i_1__0 
       (.I0(\n_0_rxeq_preset[2]_i_2__0 ),
        .I1(rxeq_preset_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_3__0 ),
        .I3(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__0 ));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[1]_i_1__0 
       (.I0(\n_0_rxeq_preset[2]_i_2__0 ),
        .I1(rxeq_preset_reg2[1]),
        .I2(\n_0_rxeq_preset[2]_i_3__0 ),
        .I3(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__0 ));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[2]_i_1__0 
       (.I0(\n_0_rxeq_preset[2]_i_2__0 ),
        .I1(rxeq_preset_reg2[2]),
        .I2(\n_0_rxeq_preset[2]_i_3__0 ),
        .I3(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000010010)) 
     \rxeq_preset[2]_i_2__0 
       (.I0(\n_0_rxeq_preset[2]_i_4__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEE9)) 
     \rxeq_preset[2]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx[7]_i_4__0 ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I4(\n_0_rxeq_preset[2]_i_5__0 ),
        .I5(\n_0_rxeq_preset[2]_i_6__0 ),
        .O(\n_0_rxeq_preset[2]_i_3__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \rxeq_preset[2]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .O(\n_0_rxeq_preset[2]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rxeq_preset[2]_i_5__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_5__0 ));
LUT4 #(
    .INIT(16'h88C8)) 
     \rxeq_preset[2]_i_6__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_preset[2]_i_6__0 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__0 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__0 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__0 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     rxeq_preset_valid_i_1__0
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(n_0_rxeq_preset_valid_i_2__0),
        .O(rxeq_preset_valid));
LUT4 #(
    .INIT(16'hFFFE)) 
     rxeq_preset_valid_i_2__0
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_k7_gen2x4_pcie_k7_gen2x4_rxeq_scan_56 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i,n_2_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(\n_0_FSM_onehot_fsm_rx[5]_i_3__0 ),
        .I11(n_0_rxeq_adapt_done_reg_reg),
        .I12(n_0_rxeq_adapt_done_i_2__0),
        .I13(rxeq_preset__0),
        .I14(rxeq_txpreset__0),
        .I15({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .I16(rxeq_fs__0),
        .I17(rxeq_lf__0),
        .I2(n_0_rxeq_preset_valid_reg),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I4(\n_0_FSM_onehot_fsm_rx[7]_i_2__0 ),
        .I5({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .I6(\n_0_FSM_onehot_fsm_rx[7]_i_3__0 ),
        .I7(\n_0_FSM_onehot_fsm_rx[1]_i_2__0 ),
        .I8(\n_0_rxeq_txcoeff[17]_i_3__0 ),
        .I9(n_0_rxeq_preset_valid_i_2__0),
        .O1(n_4_rxeq_scan_i),
        .O2(n_5_rxeq_scan_i),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[7] ,\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[1] ,\n_0_FSM_onehot_fsm_rx_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[0]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[6] ),
        .O(rxeq_txcoeff[0]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[10]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[16] ),
        .O(rxeq_txcoeff[10]));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[11]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[17] ),
        .O(rxeq_txcoeff[11]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[12]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[13]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[14]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[15]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[16]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFDF9)) 
     \rxeq_txcoeff[17]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_rxeq_txcoeff[17]_i_3__0 ),
        .I5(\n_0_rxeq_txcoeff[17]_i_4__0 ),
        .O(\n_0_rxeq_txcoeff[17]_i_1__0 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[17]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_txcoeff[17]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_txcoeff[17]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'hFFE8)) 
     \rxeq_txcoeff[17]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_txcoeff[17]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[7] ),
        .O(rxeq_txcoeff[1]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[8] ),
        .O(rxeq_txcoeff[2]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[9] ),
        .O(rxeq_txcoeff[3]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[10] ),
        .O(rxeq_txcoeff[4]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[5]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[11] ),
        .O(rxeq_txcoeff[5]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[12] ),
        .O(rxeq_txcoeff[6]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[7]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[13] ),
        .O(rxeq_txcoeff[7]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[8]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[14] ),
        .O(rxeq_txcoeff[8]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[9]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[15] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[0]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00020000)) 
     \txeq_preset[0]_i_1__0 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(p_0_in__0),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hDCCCCEDF)) 
     \txeq_preset[10]_i_1__0 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[10]_i_1__0 ));
LUT5 #(
    .INIT(32'hDCCCCECF)) 
     \txeq_preset[11]_i_1__0 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[11]_i_1__0 ));
LUT5 #(
    .INIT(32'h01070302)) 
     \txeq_preset[12]_i_1__0 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[12]_i_1__0 ));
LUT5 #(
    .INIT(32'h00010200)) 
     \txeq_preset[13]_i_1__0 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[2]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[13]_i_1__0 ));
LUT5 #(
    .INIT(32'h01000002)) 
     \txeq_preset[14]_i_1__0 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[14]_i_1__0 ));
LUT4 #(
    .INIT(16'hFF01)) 
     \txeq_preset[15]_i_1__0 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(p_0_in__0),
        .O(\n_0_txeq_preset[15]_i_1__0 ));
LUT4 #(
    .INIT(16'h0102)) 
     \txeq_preset[16]_i_1__0 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[16]_i_1__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__0 
       (.I0(n_0_txeq_preset_done_i_1__0),
        .I1(p_0_in__0),
        .O(\n_0_txeq_preset[17]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFFF0283)) 
     \txeq_preset[17]_i_2__0 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(p_0_in__0),
        .O(\n_0_txeq_preset[17]_i_2__0 ));
LUT5 #(
    .INIT(32'h00001002)) 
     \txeq_preset[1]_i_1__0 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[1]_i_1__0 ));
LUT4 #(
    .INIT(16'h4440)) 
     \txeq_preset[2]_i_1__0 
       (.I0(p_0_in__0),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[2]_i_1__0 ));
LUT5 #(
    .INIT(32'h000A0508)) 
     \txeq_preset[3]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[3]_i_1__0 ));
LUT5 #(
    .INIT(32'h01001000)) 
     \txeq_preset[7]_i_1__0 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[7]_i_1__0 ));
LUT5 #(
    .INIT(32'hFF11FF39)) 
     \txeq_preset[8]_i_1__0 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[0]),
        .I3(p_0_in__0),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1__0 ));
LUT5 #(
    .INIT(32'hF3F0F0FD)) 
     \txeq_preset[9]_i_1__0 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[0]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     txeq_preset_done_i_1__0
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(n_0_txeq_preset_done_i_2__0),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(n_0_txeq_preset_done_i_1__0));
LUT2 #(
    .INIT(4'hE)) 
     txeq_preset_done_i_2__0
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(n_0_txeq_preset_done_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txeq_preset_done_i_1__0),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[0]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[10]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[11]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[12]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[13]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[14]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[15]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[16]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[17]_i_2__0 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[1]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[2]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[3]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[7]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[8]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[9]_i_1__0 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[0]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .I2(n_0_txeq_preset_done_i_1__0),
        .I3(\n_0_txeq_preset_reg[0] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[10]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff_reg[17] ),
        .I4(\n_0_txeq_txcoeff[10]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[10]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[10]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[10] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(\n_0_txeq_txcoeff_reg[16] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[10]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[11]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff_reg[18] ),
        .I4(\n_0_txeq_txcoeff[11]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[11]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[11]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[11] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(\n_0_txeq_txcoeff_reg[17] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[11]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[12]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(txeq_deemph_reg2[0]),
        .I4(\n_0_txeq_txcoeff[12]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[12]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[12]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[12] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(\n_0_txeq_txcoeff_reg[18] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[12]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[13]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(txeq_deemph_reg2[1]),
        .I4(\n_0_txeq_txcoeff[13]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[13]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[13]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[13] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[13]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[14]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(txeq_deemph_reg2[2]),
        .I4(\n_0_txeq_txcoeff[14]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[14]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[14]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[14] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[14]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[15]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(txeq_deemph_reg2[3]),
        .I4(\n_0_txeq_txcoeff[15]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[15]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[15]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[15] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[15]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[16]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(txeq_deemph_reg2[4]),
        .I4(\n_0_txeq_txcoeff[16]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[16]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[16]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[16] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[16]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[17]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(txeq_deemph_reg2[5]),
        .I4(\n_0_txeq_txcoeff[17]_i_3__0 ),
        .O(\n_0_txeq_txcoeff[17]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \txeq_txcoeff[17]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2__0 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[17]_i_3__0 
       (.I0(\n_0_txeq_preset_reg[17] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[17]_i_3__0 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \txeq_txcoeff[18]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[18]_i_3__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[18]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__0 ));
LUT5 #(
    .INIT(32'hA9A9ABA9)) 
     \txeq_txcoeff[18]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_4__0 ));
LUT6 #(
    .INIT(64'h000000000FB00000)) 
     \txeq_txcoeff[18]_i_5__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_5__0 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff[18]_i_6__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[18]_i_6__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[1]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff_reg[8] ),
        .I4(\n_0_txeq_txcoeff[1]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[1]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[1]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[1] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(\n_0_txeq_txcoeff_reg[7] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[1]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[2]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff_reg[9] ),
        .I4(\n_0_txeq_txcoeff[2]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[2]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[2]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[2] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(\n_0_txeq_txcoeff_reg[8] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[2]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[3]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff_reg[10] ),
        .I4(\n_0_txeq_txcoeff[3]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[3]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[3]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[3] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(\n_0_txeq_txcoeff_reg[9] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[3]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[4]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff_reg[11] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .I5(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[5]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff_reg[12] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .I5(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[6]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff_reg[13] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .I5(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[7]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff_reg[14] ),
        .I4(\n_0_txeq_txcoeff[7]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[7]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[7]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[7] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(\n_0_txeq_txcoeff_reg[13] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[7]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[8]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff_reg[15] ),
        .I4(\n_0_txeq_txcoeff[8]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[8]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[8]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[8] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(\n_0_txeq_txcoeff_reg[14] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[8]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[9]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff_reg[16] ),
        .I4(\n_0_txeq_txcoeff[9]_i_2__0 ),
        .O(\n_0_txeq_txcoeff[9]_i_1__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[9]_i_2__0 
       (.I0(\n_0_txeq_preset_reg[9] ),
        .I1(n_0_txeq_preset_done_i_1__0),
        .I2(\n_0_txeq_txcoeff_reg[15] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .O(\n_0_txeq_txcoeff[9]_i_2__0 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[7]_i_2__0 ),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \txeq_txcoeff_cnt[1]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx[7]_i_2__0 ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__0 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_eq" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_eq_45
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    p_0_in__0,
    pipe_pclk_in,
    I2);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input p_0_in__0;
  input pipe_pclk_in;
  input [0:0]I2;

  wire [0:0]I2;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[7] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire n_0_rxeq_adapt_done_i_2__1;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[2]_i_2__1 ;
  wire \n_0_rxeq_cnt[2]_i_3__1 ;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__1 ;
  wire \n_0_rxeq_lf[5]_i_1__1 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__1 ;
  wire \n_0_rxeq_preset[1]_i_1__1 ;
  wire \n_0_rxeq_preset[2]_i_1__1 ;
  wire \n_0_rxeq_preset[2]_i_2__1 ;
  wire \n_0_rxeq_preset[2]_i_3__1 ;
  wire \n_0_rxeq_preset[2]_i_4__1 ;
  wire \n_0_rxeq_preset[2]_i_5__1 ;
  wire \n_0_rxeq_preset[2]_i_6__1 ;
  wire n_0_rxeq_preset_valid_i_2__1;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[17]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[17]_i_3__1 ;
  wire \n_0_rxeq_txcoeff[17]_i_4__1 ;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_txeq_preset[0]_i_1__1 ;
  wire \n_0_txeq_preset[10]_i_1__1 ;
  wire \n_0_txeq_preset[11]_i_1__1 ;
  wire \n_0_txeq_preset[12]_i_1__1 ;
  wire \n_0_txeq_preset[13]_i_1__1 ;
  wire \n_0_txeq_preset[14]_i_1__1 ;
  wire \n_0_txeq_preset[15]_i_1__1 ;
  wire \n_0_txeq_preset[16]_i_1__1 ;
  wire \n_0_txeq_preset[17]_i_1__1 ;
  wire \n_0_txeq_preset[17]_i_2__1 ;
  wire \n_0_txeq_preset[1]_i_1__1 ;
  wire \n_0_txeq_preset[2]_i_1__1 ;
  wire \n_0_txeq_preset[3]_i_1__1 ;
  wire \n_0_txeq_preset[7]_i_1__1 ;
  wire \n_0_txeq_preset[8]_i_1__1 ;
  wire \n_0_txeq_preset[9]_i_1__1 ;
  wire n_0_txeq_preset_done_i_1__1;
  wire n_0_txeq_preset_done_i_2__1;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__1 ;
  wire \n_0_txeq_txcoeff[10]_i_1__1 ;
  wire \n_0_txeq_txcoeff[10]_i_2__1 ;
  wire \n_0_txeq_txcoeff[11]_i_1__1 ;
  wire \n_0_txeq_txcoeff[11]_i_2__1 ;
  wire \n_0_txeq_txcoeff[12]_i_1__1 ;
  wire \n_0_txeq_txcoeff[12]_i_2__1 ;
  wire \n_0_txeq_txcoeff[13]_i_1__1 ;
  wire \n_0_txeq_txcoeff[13]_i_2__1 ;
  wire \n_0_txeq_txcoeff[14]_i_1__1 ;
  wire \n_0_txeq_txcoeff[14]_i_2__1 ;
  wire \n_0_txeq_txcoeff[15]_i_1__1 ;
  wire \n_0_txeq_txcoeff[15]_i_2__1 ;
  wire \n_0_txeq_txcoeff[16]_i_1__1 ;
  wire \n_0_txeq_txcoeff[16]_i_2__1 ;
  wire \n_0_txeq_txcoeff[17]_i_1__1 ;
  wire \n_0_txeq_txcoeff[17]_i_2__1 ;
  wire \n_0_txeq_txcoeff[17]_i_3__1 ;
  wire \n_0_txeq_txcoeff[18]_i_1__1 ;
  wire \n_0_txeq_txcoeff[18]_i_2__1 ;
  wire \n_0_txeq_txcoeff[18]_i_3__1 ;
  wire \n_0_txeq_txcoeff[18]_i_4__1 ;
  wire \n_0_txeq_txcoeff[18]_i_5__1 ;
  wire \n_0_txeq_txcoeff[18]_i_6__1 ;
  wire \n_0_txeq_txcoeff[1]_i_1__1 ;
  wire \n_0_txeq_txcoeff[1]_i_2__1 ;
  wire \n_0_txeq_txcoeff[2]_i_1__1 ;
  wire \n_0_txeq_txcoeff[2]_i_2__1 ;
  wire \n_0_txeq_txcoeff[3]_i_1__1 ;
  wire \n_0_txeq_txcoeff[3]_i_2__1 ;
  wire \n_0_txeq_txcoeff[4]_i_1__1 ;
  wire \n_0_txeq_txcoeff[5]_i_1__1 ;
  wire \n_0_txeq_txcoeff[6]_i_1__1 ;
  wire \n_0_txeq_txcoeff[7]_i_1__1 ;
  wire \n_0_txeq_txcoeff[7]_i_2__1 ;
  wire \n_0_txeq_txcoeff[8]_i_1__1 ;
  wire \n_0_txeq_txcoeff[8]_i_2__1 ;
  wire \n_0_txeq_txcoeff[9]_i_1__1 ;
  wire \n_0_txeq_txcoeff[9]_i_2__1 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire p_0_in__0;
  wire pipe_pclk_in;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT5 #(
    .INIT(32'hAAAFAAAE)) 
     \FSM_onehot_fsm_rx[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[1]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1__1 ));
LUT5 #(
    .INIT(32'hFFFEFEEB)) 
     \FSM_onehot_fsm_rx[1]_i_2__1 
       (.I0(\n_0_rxeq_txcoeff[17]_i_4__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_rxeq_txcoeff[17]_i_3__1 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_2__1 ));
LUT5 #(
    .INIT(32'h0CA00000)) 
     \FSM_onehot_fsm_rx[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_4__1 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[5]_i_3__1 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_3__1 ));
LUT6 #(
    .INIT(64'h8888888888F88888)) 
     \FSM_onehot_fsm_rx[6]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_2__1 ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4__1 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[6]_i_2__1 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2__1 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_fsm_rx[6]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \FSM_onehot_fsm_rx[6]_i_4__1 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4__1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_fsm_rx[7]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_rx[7]_i_4__1 ),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \FSM_onehot_fsm_rx[7]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(n_0_rxeq_preset_valid_i_2__1),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_3__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[7]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_4__1 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[6]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hFFFFFFF8)) 
     \FSM_onehot_fsm_tx[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[1]_i_2__1 ),
        .I4(\n_0_FSM_onehot_fsm_tx[1]_i_3__1 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hFF00FF00FA00FA03)) 
     \FSM_onehot_fsm_tx[1]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx[1]_i_4__1 ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFCFFFCEEE1)) 
     \FSM_onehot_fsm_tx[1]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_3__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_tx[1]_i_4__1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_4__1 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \FSM_onehot_fsm_tx[3]_i_1__1 
       (.I0(txeq_preset_done),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h8A8A8A8AFF8A8A8A)) 
     \FSM_onehot_fsm_tx[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2__1 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__1 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__1 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_fsm_tx[5]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(n_0_txeq_preset_done_i_2__1),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ));
LUT4 #(
    .INIT(16'hFEEE)) 
     \FSM_onehot_fsm_tx[6]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ),
        .I2(txeq_preset_done),
        .I3(n_0_txeq_preset_done_i_1__1),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_fsm_tx[6]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(n_0_txeq_preset_done_i_2__1),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ));
LUT6 #(
    .INIT(64'h0110011001100010)) 
     \FSM_onehot_fsm_tx[6]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4__1 ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fsm_tx[6]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4__1 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_fsm_tx[7]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2__1 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_fsm_tx[7]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(n_0_txeq_preset_done_i_2__1),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_2__1 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_27__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_28__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_29__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_30__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42__1 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_43 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     rxeq_adapt_done_i_2__1
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(n_0_rxeq_preset_valid_i_2__1),
        .O(n_0_rxeq_adapt_done_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_5_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h40FF404000FF0000)) 
     \rxeq_cnt[0]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_rxeq_cnt[2]_i_2__1 ),
        .I5(rxeq_control_reg2[1]),
        .O(rxeq_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1__1 
       (.I0(\n_0_rxeq_cnt[2]_i_2__1 ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .O(rxeq_cnt[1]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1__1 
       (.I0(\n_0_rxeq_cnt[2]_i_2__1 ),
        .I1(\n_0_rxeq_cnt_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[2] ),
        .O(rxeq_cnt[2]));
LUT6 #(
    .INIT(64'h0000000000000014)) 
     \rxeq_cnt[2]_i_2__1 
       (.I0(\n_0_rxeq_cnt[2]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_cnt[2]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rxeq_cnt[2]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_cnt[2]_i_3__1 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[0]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I3(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I3(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[2]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I3(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I3(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I3(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
LUT3 #(
    .INIT(8'hF8)) 
     \rxeq_fs[5]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[1]_i_2__1 ),
        .O(\n_0_rxeq_fs[5]_i_1__1 ));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[5]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I3(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[0]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__1 ),
        .I1(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__1 ),
        .I1(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[2]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__1 ),
        .I1(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__1 ),
        .I1(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__1 ),
        .I1(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
LUT5 #(
    .INIT(32'hFFFF8000)) 
     \rxeq_lf[5]_i_1__1 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_rx[1]_i_2__1 ),
        .O(\n_0_rxeq_lf[5]_i_1__1 ));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[5]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__1 ),
        .I1(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[0]_i_1__1 
       (.I0(\n_0_rxeq_preset[2]_i_2__1 ),
        .I1(rxeq_preset_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_3__1 ),
        .I3(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__1 ));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[1]_i_1__1 
       (.I0(\n_0_rxeq_preset[2]_i_2__1 ),
        .I1(rxeq_preset_reg2[1]),
        .I2(\n_0_rxeq_preset[2]_i_3__1 ),
        .I3(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__1 ));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[2]_i_1__1 
       (.I0(\n_0_rxeq_preset[2]_i_2__1 ),
        .I1(rxeq_preset_reg2[2]),
        .I2(\n_0_rxeq_preset[2]_i_3__1 ),
        .I3(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000010010)) 
     \rxeq_preset[2]_i_2__1 
       (.I0(\n_0_rxeq_preset[2]_i_4__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEE9)) 
     \rxeq_preset[2]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx[7]_i_4__1 ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I4(\n_0_rxeq_preset[2]_i_5__1 ),
        .I5(\n_0_rxeq_preset[2]_i_6__1 ),
        .O(\n_0_rxeq_preset[2]_i_3__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \rxeq_preset[2]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .O(\n_0_rxeq_preset[2]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rxeq_preset[2]_i_5__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_5__1 ));
LUT4 #(
    .INIT(16'h88C8)) 
     \rxeq_preset[2]_i_6__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_preset[2]_i_6__1 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__1 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__1 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__1 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     rxeq_preset_valid_i_1__1
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(n_0_rxeq_preset_valid_i_2__1),
        .O(rxeq_preset_valid));
LUT4 #(
    .INIT(16'hFFFE)) 
     rxeq_preset_valid_i_2__1
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_k7_gen2x4_pcie_k7_gen2x4_rxeq_scan_55 rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i,n_2_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(\n_0_FSM_onehot_fsm_rx[5]_i_3__1 ),
        .I11(n_0_rxeq_adapt_done_reg_reg),
        .I12(n_0_rxeq_adapt_done_i_2__1),
        .I13(rxeq_preset__0),
        .I14(rxeq_txpreset__0),
        .I15({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .I16(rxeq_fs__0),
        .I17(rxeq_lf__0),
        .I2(n_0_rxeq_preset_valid_reg),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I4(\n_0_FSM_onehot_fsm_rx[7]_i_2__1 ),
        .I5({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .I6(\n_0_FSM_onehot_fsm_rx[7]_i_3__1 ),
        .I7(\n_0_FSM_onehot_fsm_rx[1]_i_2__1 ),
        .I8(\n_0_rxeq_txcoeff[17]_i_3__1 ),
        .I9(n_0_rxeq_preset_valid_i_2__1),
        .O1(n_4_rxeq_scan_i),
        .O2(n_5_rxeq_scan_i),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[7] ,\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[1] ,\n_0_FSM_onehot_fsm_rx_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[0]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[6] ),
        .O(rxeq_txcoeff[0]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[10]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[16] ),
        .O(rxeq_txcoeff[10]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[11]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[17] ),
        .O(rxeq_txcoeff[11]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[12]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[13]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[14]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[15]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[16]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFDF9)) 
     \rxeq_txcoeff[17]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_rxeq_txcoeff[17]_i_3__1 ),
        .I5(\n_0_rxeq_txcoeff[17]_i_4__1 ),
        .O(\n_0_rxeq_txcoeff[17]_i_1__1 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[17]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_txcoeff[17]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_txcoeff[17]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT4 #(
    .INIT(16'hFFE8)) 
     \rxeq_txcoeff[17]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_txcoeff[17]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[7] ),
        .O(rxeq_txcoeff[1]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[2]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[8] ),
        .O(rxeq_txcoeff[2]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[9] ),
        .O(rxeq_txcoeff[3]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[10] ),
        .O(rxeq_txcoeff[4]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[5]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[11] ),
        .O(rxeq_txcoeff[5]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[6]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[12] ),
        .O(rxeq_txcoeff[6]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[7]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[13] ),
        .O(rxeq_txcoeff[7]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[8]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[14] ),
        .O(rxeq_txcoeff[8]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[9]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[15] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[0]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[2]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00020000)) 
     \txeq_preset[0]_i_1__1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(p_0_in__0),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[0]_i_1__1 ));
LUT5 #(
    .INIT(32'hDCCCCEDF)) 
     \txeq_preset[10]_i_1__1 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[10]_i_1__1 ));
LUT5 #(
    .INIT(32'hDCCCCECF)) 
     \txeq_preset[11]_i_1__1 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[11]_i_1__1 ));
LUT5 #(
    .INIT(32'h01070302)) 
     \txeq_preset[12]_i_1__1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[12]_i_1__1 ));
LUT5 #(
    .INIT(32'h00010200)) 
     \txeq_preset[13]_i_1__1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[2]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[13]_i_1__1 ));
LUT5 #(
    .INIT(32'h01000002)) 
     \txeq_preset[14]_i_1__1 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[14]_i_1__1 ));
LUT4 #(
    .INIT(16'hFF01)) 
     \txeq_preset[15]_i_1__1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(p_0_in__0),
        .O(\n_0_txeq_preset[15]_i_1__1 ));
LUT4 #(
    .INIT(16'h0102)) 
     \txeq_preset[16]_i_1__1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[16]_i_1__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__1 
       (.I0(n_0_txeq_preset_done_i_1__1),
        .I1(p_0_in__0),
        .O(\n_0_txeq_preset[17]_i_1__1 ));
LUT5 #(
    .INIT(32'hFFFF0283)) 
     \txeq_preset[17]_i_2__1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(p_0_in__0),
        .O(\n_0_txeq_preset[17]_i_2__1 ));
LUT5 #(
    .INIT(32'h00001002)) 
     \txeq_preset[1]_i_1__1 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[1]_i_1__1 ));
LUT4 #(
    .INIT(16'h4440)) 
     \txeq_preset[2]_i_1__1 
       (.I0(p_0_in__0),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[2]_i_1__1 ));
LUT5 #(
    .INIT(32'h000A0508)) 
     \txeq_preset[3]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[3]_i_1__1 ));
LUT5 #(
    .INIT(32'h01001000)) 
     \txeq_preset[7]_i_1__1 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[7]_i_1__1 ));
LUT5 #(
    .INIT(32'hFF11FF39)) 
     \txeq_preset[8]_i_1__1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[0]),
        .I3(p_0_in__0),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1__1 ));
LUT5 #(
    .INIT(32'hF3F0F0FD)) 
     \txeq_preset[9]_i_1__1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[0]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     txeq_preset_done_i_1__1
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(n_0_txeq_preset_done_i_2__1),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(n_0_txeq_preset_done_i_1__1));
LUT2 #(
    .INIT(4'hE)) 
     txeq_preset_done_i_2__1
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(n_0_txeq_preset_done_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txeq_preset_done_i_1__1),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[0]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[10]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[11]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[12]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[13]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[14]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[15]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[16]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[17]_i_2__1 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[1]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[2]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[3]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[7]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[8]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[9]_i_1__1 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[0]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .I2(n_0_txeq_preset_done_i_1__1),
        .I3(\n_0_txeq_preset_reg[0] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[10]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff_reg[17] ),
        .I4(\n_0_txeq_txcoeff[10]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[10]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[10]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[10] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(\n_0_txeq_txcoeff_reg[16] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[10]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[11]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff_reg[18] ),
        .I4(\n_0_txeq_txcoeff[11]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[11]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[11]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[11] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(\n_0_txeq_txcoeff_reg[17] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[11]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[12]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(txeq_deemph_reg2[0]),
        .I4(\n_0_txeq_txcoeff[12]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[12]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[12]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[12] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(\n_0_txeq_txcoeff_reg[18] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[12]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[13]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(txeq_deemph_reg2[1]),
        .I4(\n_0_txeq_txcoeff[13]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[13]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[13]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[13] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[13]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[14]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(txeq_deemph_reg2[2]),
        .I4(\n_0_txeq_txcoeff[14]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[14]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[14]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[14] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[14]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[15]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(txeq_deemph_reg2[3]),
        .I4(\n_0_txeq_txcoeff[15]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[15]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[15]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[15] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[15]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[16]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(txeq_deemph_reg2[4]),
        .I4(\n_0_txeq_txcoeff[16]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[16]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[16]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[16] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[16]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[17]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(txeq_deemph_reg2[5]),
        .I4(\n_0_txeq_txcoeff[17]_i_3__1 ),
        .O(\n_0_txeq_txcoeff[17]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \txeq_txcoeff[17]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2__1 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[17]_i_3__1 
       (.I0(\n_0_txeq_preset_reg[17] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[17]_i_3__1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \txeq_txcoeff[18]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[18]_i_3__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[18]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__1 ));
LUT5 #(
    .INIT(32'hA9A9ABA9)) 
     \txeq_txcoeff[18]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_4__1 ));
LUT6 #(
    .INIT(64'h000000000FB00000)) 
     \txeq_txcoeff[18]_i_5__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_5__1 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff[18]_i_6__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[18]_i_6__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[1]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff_reg[8] ),
        .I4(\n_0_txeq_txcoeff[1]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[1]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[1]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[1] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(\n_0_txeq_txcoeff_reg[7] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[1]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[2]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff_reg[9] ),
        .I4(\n_0_txeq_txcoeff[2]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[2]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[2]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[2] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(\n_0_txeq_txcoeff_reg[8] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[2]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[3]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff_reg[10] ),
        .I4(\n_0_txeq_txcoeff[3]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[3]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[3]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[3] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(\n_0_txeq_txcoeff_reg[9] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[3]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[4]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff_reg[11] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .I5(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[5]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff_reg[12] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .I5(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[6]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff_reg[13] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .I5(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[7]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff_reg[14] ),
        .I4(\n_0_txeq_txcoeff[7]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[7]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[7]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[7] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(\n_0_txeq_txcoeff_reg[13] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[7]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[8]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff_reg[15] ),
        .I4(\n_0_txeq_txcoeff[8]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[8]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[8]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[8] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(\n_0_txeq_txcoeff_reg[14] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[8]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[9]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff_reg[16] ),
        .I4(\n_0_txeq_txcoeff[9]_i_2__1 ),
        .O(\n_0_txeq_txcoeff[9]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[9]_i_2__1 
       (.I0(\n_0_txeq_preset_reg[9] ),
        .I1(n_0_txeq_preset_done_i_1__1),
        .I2(\n_0_txeq_txcoeff_reg[15] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .O(\n_0_txeq_txcoeff[9]_i_2__1 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[7]_i_2__1 ),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \txeq_txcoeff_cnt[1]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx[7]_i_2__1 ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__1 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_eq" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_eq_51
   (TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    USER_RXEQ_ADAPT_DONE,
    p_0_in__0,
    pipe_pclk_in,
    I2);
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output USER_RXEQ_ADAPT_DONE;
  input p_0_in__0;
  input pipe_pclk_in;
  input [0:0]I2;

  wire [0:0]I2;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm_rx[7]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[7] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[7]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[7] ;
  wire n_0_rxeq_adapt_done_i_2__2;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[2]_i_2__2 ;
  wire \n_0_rxeq_cnt[2]_i_3__2 ;
  wire \n_0_rxeq_cnt_reg[0] ;
  wire \n_0_rxeq_cnt_reg[1] ;
  wire \n_0_rxeq_cnt_reg[2] ;
  wire \n_0_rxeq_fs[5]_i_1__2 ;
  wire \n_0_rxeq_lf[5]_i_1__2 ;
  wire n_0_rxeq_new_txcoeff_req_reg;
  wire \n_0_rxeq_preset[0]_i_1__2 ;
  wire \n_0_rxeq_preset[1]_i_1__2 ;
  wire \n_0_rxeq_preset[2]_i_1__2 ;
  wire \n_0_rxeq_preset[2]_i_2__2 ;
  wire \n_0_rxeq_preset[2]_i_3__2 ;
  wire \n_0_rxeq_preset[2]_i_4__2 ;
  wire \n_0_rxeq_preset[2]_i_5__2 ;
  wire \n_0_rxeq_preset[2]_i_6__2 ;
  wire n_0_rxeq_preset_valid_i_2__2;
  wire n_0_rxeq_preset_valid_reg;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[17]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[17]_i_3__2 ;
  wire \n_0_rxeq_txcoeff[17]_i_4__2 ;
  wire \n_0_rxeq_txcoeff_reg[10] ;
  wire \n_0_rxeq_txcoeff_reg[11] ;
  wire \n_0_rxeq_txcoeff_reg[12] ;
  wire \n_0_rxeq_txcoeff_reg[13] ;
  wire \n_0_rxeq_txcoeff_reg[14] ;
  wire \n_0_rxeq_txcoeff_reg[15] ;
  wire \n_0_rxeq_txcoeff_reg[16] ;
  wire \n_0_rxeq_txcoeff_reg[17] ;
  wire \n_0_rxeq_txcoeff_reg[6] ;
  wire \n_0_rxeq_txcoeff_reg[7] ;
  wire \n_0_rxeq_txcoeff_reg[8] ;
  wire \n_0_rxeq_txcoeff_reg[9] ;
  wire \n_0_txeq_preset[0]_i_1__2 ;
  wire \n_0_txeq_preset[10]_i_1__2 ;
  wire \n_0_txeq_preset[11]_i_1__2 ;
  wire \n_0_txeq_preset[12]_i_1__2 ;
  wire \n_0_txeq_preset[13]_i_1__2 ;
  wire \n_0_txeq_preset[14]_i_1__2 ;
  wire \n_0_txeq_preset[15]_i_1__2 ;
  wire \n_0_txeq_preset[16]_i_1__2 ;
  wire \n_0_txeq_preset[17]_i_1__2 ;
  wire \n_0_txeq_preset[17]_i_2__2 ;
  wire \n_0_txeq_preset[1]_i_1__2 ;
  wire \n_0_txeq_preset[2]_i_1__2 ;
  wire \n_0_txeq_preset[3]_i_1__2 ;
  wire \n_0_txeq_preset[7]_i_1__2 ;
  wire \n_0_txeq_preset[8]_i_1__2 ;
  wire \n_0_txeq_preset[9]_i_1__2 ;
  wire n_0_txeq_preset_done_i_1__2;
  wire n_0_txeq_preset_done_i_2__2;
  wire \n_0_txeq_preset_reg[0] ;
  wire \n_0_txeq_preset_reg[10] ;
  wire \n_0_txeq_preset_reg[11] ;
  wire \n_0_txeq_preset_reg[12] ;
  wire \n_0_txeq_preset_reg[13] ;
  wire \n_0_txeq_preset_reg[14] ;
  wire \n_0_txeq_preset_reg[15] ;
  wire \n_0_txeq_preset_reg[16] ;
  wire \n_0_txeq_preset_reg[17] ;
  wire \n_0_txeq_preset_reg[1] ;
  wire \n_0_txeq_preset_reg[2] ;
  wire \n_0_txeq_preset_reg[3] ;
  wire \n_0_txeq_preset_reg[7] ;
  wire \n_0_txeq_preset_reg[8] ;
  wire \n_0_txeq_preset_reg[9] ;
  wire \n_0_txeq_txcoeff[0]_i_1__2 ;
  wire \n_0_txeq_txcoeff[10]_i_1__2 ;
  wire \n_0_txeq_txcoeff[10]_i_2__2 ;
  wire \n_0_txeq_txcoeff[11]_i_1__2 ;
  wire \n_0_txeq_txcoeff[11]_i_2__2 ;
  wire \n_0_txeq_txcoeff[12]_i_1__2 ;
  wire \n_0_txeq_txcoeff[12]_i_2__2 ;
  wire \n_0_txeq_txcoeff[13]_i_1__2 ;
  wire \n_0_txeq_txcoeff[13]_i_2__2 ;
  wire \n_0_txeq_txcoeff[14]_i_1__2 ;
  wire \n_0_txeq_txcoeff[14]_i_2__2 ;
  wire \n_0_txeq_txcoeff[15]_i_1__2 ;
  wire \n_0_txeq_txcoeff[15]_i_2__2 ;
  wire \n_0_txeq_txcoeff[16]_i_1__2 ;
  wire \n_0_txeq_txcoeff[16]_i_2__2 ;
  wire \n_0_txeq_txcoeff[17]_i_1__2 ;
  wire \n_0_txeq_txcoeff[17]_i_2__2 ;
  wire \n_0_txeq_txcoeff[17]_i_3__2 ;
  wire \n_0_txeq_txcoeff[18]_i_1__2 ;
  wire \n_0_txeq_txcoeff[18]_i_2__2 ;
  wire \n_0_txeq_txcoeff[18]_i_3__2 ;
  wire \n_0_txeq_txcoeff[18]_i_4__2 ;
  wire \n_0_txeq_txcoeff[18]_i_5__2 ;
  wire \n_0_txeq_txcoeff[18]_i_6__2 ;
  wire \n_0_txeq_txcoeff[1]_i_1__2 ;
  wire \n_0_txeq_txcoeff[1]_i_2__2 ;
  wire \n_0_txeq_txcoeff[2]_i_1__2 ;
  wire \n_0_txeq_txcoeff[2]_i_2__2 ;
  wire \n_0_txeq_txcoeff[3]_i_1__2 ;
  wire \n_0_txeq_txcoeff[3]_i_2__2 ;
  wire \n_0_txeq_txcoeff[4]_i_1__2 ;
  wire \n_0_txeq_txcoeff[5]_i_1__2 ;
  wire \n_0_txeq_txcoeff[6]_i_1__2 ;
  wire \n_0_txeq_txcoeff[7]_i_1__2 ;
  wire \n_0_txeq_txcoeff[7]_i_2__2 ;
  wire \n_0_txeq_txcoeff[8]_i_1__2 ;
  wire \n_0_txeq_txcoeff[8]_i_2__2 ;
  wire \n_0_txeq_txcoeff[9]_i_1__2 ;
  wire \n_0_txeq_txcoeff[9]_i_2__2 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire \n_0_txeq_txcoeff_reg[10] ;
  wire \n_0_txeq_txcoeff_reg[11] ;
  wire \n_0_txeq_txcoeff_reg[12] ;
  wire \n_0_txeq_txcoeff_reg[13] ;
  wire \n_0_txeq_txcoeff_reg[14] ;
  wire \n_0_txeq_txcoeff_reg[15] ;
  wire \n_0_txeq_txcoeff_reg[16] ;
  wire \n_0_txeq_txcoeff_reg[17] ;
  wire \n_0_txeq_txcoeff_reg[18] ;
  wire \n_0_txeq_txcoeff_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[2] ;
  wire \n_0_txeq_txcoeff_reg[3] ;
  wire \n_0_txeq_txcoeff_reg[4] ;
  wire \n_0_txeq_txcoeff_reg[5] ;
  wire \n_0_txeq_txcoeff_reg[6] ;
  wire \n_0_txeq_txcoeff_reg[7] ;
  wire \n_0_txeq_txcoeff_reg[8] ;
  wire \n_0_txeq_txcoeff_reg[9] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire p_0_in__0;
  wire pipe_pclk_in;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire [5:0]rxeq_fs__0;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lf__0;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset__0;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [5:0]rxeq_txcoeff__0;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset__0;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [1:0]txeq_txcoeff_cnt;

LUT5 #(
    .INIT(32'hAAAFAAAE)) 
     \FSM_onehot_fsm_rx[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[1]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1__2 ));
LUT5 #(
    .INIT(32'hFFFEFEEB)) 
     \FSM_onehot_fsm_rx[1]_i_2__2 
       (.I0(\n_0_rxeq_txcoeff[17]_i_4__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_rxeq_txcoeff[17]_i_3__2 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_2__2 ));
LUT5 #(
    .INIT(32'h0CA00000)) 
     \FSM_onehot_fsm_rx[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_4__2 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[5]_i_3__2 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_3__2 ));
LUT6 #(
    .INIT(64'h8888888888F88888)) 
     \FSM_onehot_fsm_rx[6]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_2__2 ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4__2 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[6]_i_2__2 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2__2 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_fsm_rx[6]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \FSM_onehot_fsm_rx[6]_i_4__2 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4__2 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_fsm_rx[7]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_rx[7]_i_4__2 ),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \FSM_onehot_fsm_rx[7]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(n_0_rxeq_preset_valid_i_2__2),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_3__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[7]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_FSM_onehot_fsm_rx[7]_i_4__2 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_rx[6]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hFFFFFFF8)) 
     \FSM_onehot_fsm_tx[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[1]_i_2__2 ),
        .I4(\n_0_FSM_onehot_fsm_tx[1]_i_3__2 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hFF00FF00FA00FA03)) 
     \FSM_onehot_fsm_tx[1]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx[1]_i_4__2 ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFCFFFCEEE1)) 
     \FSM_onehot_fsm_tx[1]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_3__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_tx[1]_i_4__2 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_4__2 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \FSM_onehot_fsm_tx[3]_i_1__2 
       (.I0(txeq_preset_done),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h8A8A8A8AFF8A8A8A)) 
     \FSM_onehot_fsm_tx[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2__2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__2 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm_tx[5]_i_1__2 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_fsm_tx[5]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(n_0_txeq_preset_done_i_2__2),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ));
LUT4 #(
    .INIT(16'hFEEE)) 
     \FSM_onehot_fsm_tx[6]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ),
        .I2(txeq_preset_done),
        .I3(n_0_txeq_preset_done_i_1__2),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_fsm_tx[6]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(n_0_txeq_preset_done_i_2__2),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ));
LUT6 #(
    .INIT(64'h0110011001100010)) 
     \FSM_onehot_fsm_tx[6]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4__2 ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fsm_tx[6]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4__2 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_fsm_tx[7]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2__2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_fsm_tx[7]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(n_0_txeq_preset_done_i_2__2),
        .O(\n_0_FSM_onehot_fsm_tx[7]_i_2__2 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm_tx[7]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_27__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[17] ),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_28__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[16] ),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_29__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[15] ),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_30__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[14] ),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_31__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[13] ),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_32__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[4] ),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_33__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[3] ),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_34__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[2] ),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_35__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[1] ),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_36__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[0] ),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_37__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[12] ),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_38__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[11] ),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_39__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[10] ),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_40__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[9] ),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_41__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[8] ),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_42__2 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[7] ),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gtx_channel.gtxe2_channel_i_i_43__0 
       (.I0(gen3_reg2),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .O(TXMAINCURSOR[0]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     rxeq_adapt_done_i_2__2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(n_0_rxeq_preset_valid_i_2__2),
        .O(n_0_rxeq_adapt_done_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_5_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_4_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h40FF404000FF0000)) 
     \rxeq_cnt[0]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I3(\n_0_rxeq_cnt_reg[0] ),
        .I4(\n_0_rxeq_cnt[2]_i_2__2 ),
        .I5(rxeq_control_reg2[1]),
        .O(rxeq_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1__2 
       (.I0(\n_0_rxeq_cnt[2]_i_2__2 ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[1] ),
        .O(rxeq_cnt[1]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1__2 
       (.I0(\n_0_rxeq_cnt[2]_i_2__2 ),
        .I1(\n_0_rxeq_cnt_reg[1] ),
        .I2(\n_0_rxeq_cnt_reg[0] ),
        .I3(\n_0_rxeq_cnt_reg[2] ),
        .O(rxeq_cnt[2]));
LUT6 #(
    .INIT(64'h0000000000000014)) 
     \rxeq_cnt[2]_i_2__2 
       (.I0(\n_0_rxeq_cnt[2]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_cnt[2]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rxeq_cnt[2]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_cnt[2]_i_3__2 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\n_0_rxeq_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\n_0_rxeq_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\n_0_rxeq_cnt_reg[2] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[0]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I3(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I3(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[2]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I3(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I3(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I3(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
LUT3 #(
    .INIT(8'hF8)) 
     \rxeq_fs[5]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[1]_i_2__2 ),
        .O(\n_0_rxeq_fs[5]_i_1__2 ));
LUT4 #(
    .INIT(16'h4000)) 
     \rxeq_fs[5]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I3(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[0]),
        .Q(rxeq_fs__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[1]),
        .Q(rxeq_fs__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[2]),
        .Q(rxeq_fs__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[3]),
        .Q(rxeq_fs__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[4]),
        .Q(rxeq_fs__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(rxeq_fs[5]),
        .Q(rxeq_fs__0[5]),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[0]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__2 ),
        .I1(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__2 ),
        .I1(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[2]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__2 ),
        .I1(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__2 ),
        .I1(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__2 ),
        .I1(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
LUT5 #(
    .INIT(32'hFFFF8000)) 
     \rxeq_lf[5]_i_1__2 
       (.I0(\n_0_rxeq_cnt_reg[1] ),
        .I1(\n_0_rxeq_cnt_reg[0] ),
        .I2(\n_0_rxeq_cnt_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_rx[1]_i_2__2 ),
        .O(\n_0_rxeq_lf[5]_i_1__2 ));
LUT2 #(
    .INIT(4'h8)) 
     \rxeq_lf[5]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[7]_i_3__2 ),
        .I1(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[0]),
        .Q(rxeq_lf__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[1]),
        .Q(rxeq_lf__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[2]),
        .Q(rxeq_lf__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[3]),
        .Q(rxeq_lf__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[4]),
        .Q(rxeq_lf__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(rxeq_lf[5]),
        .Q(rxeq_lf__0[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(n_0_rxeq_new_txcoeff_req_reg),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[0]_i_1__2 
       (.I0(\n_0_rxeq_preset[2]_i_2__2 ),
        .I1(rxeq_preset_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_3__2 ),
        .I3(rxeq_preset__0[0]),
        .O(\n_0_rxeq_preset[0]_i_1__2 ));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[1]_i_1__2 
       (.I0(\n_0_rxeq_preset[2]_i_2__2 ),
        .I1(rxeq_preset_reg2[1]),
        .I2(\n_0_rxeq_preset[2]_i_3__2 ),
        .I3(rxeq_preset__0[1]),
        .O(\n_0_rxeq_preset[1]_i_1__2 ));
LUT4 #(
    .INIT(16'h8F80)) 
     \rxeq_preset[2]_i_1__2 
       (.I0(\n_0_rxeq_preset[2]_i_2__2 ),
        .I1(rxeq_preset_reg2[2]),
        .I2(\n_0_rxeq_preset[2]_i_3__2 ),
        .I3(rxeq_preset__0[2]),
        .O(\n_0_rxeq_preset[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000010010)) 
     \rxeq_preset[2]_i_2__2 
       (.I0(\n_0_rxeq_preset[2]_i_4__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEE9)) 
     \rxeq_preset[2]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx[7]_i_4__2 ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I4(\n_0_rxeq_preset[2]_i_5__2 ),
        .I5(\n_0_rxeq_preset[2]_i_6__2 ),
        .O(\n_0_rxeq_preset[2]_i_3__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \rxeq_preset[2]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .O(\n_0_rxeq_preset[2]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rxeq_preset[2]_i_5__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_preset[2]_i_5__2 ));
LUT4 #(
    .INIT(16'h88C8)) 
     \rxeq_preset[2]_i_6__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_preset[2]_i_6__2 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[0]_i_1__2 ),
        .Q(rxeq_preset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[1]_i_1__2 ),
        .Q(rxeq_preset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rxeq_preset[2]_i_1__2 ),
        .Q(rxeq_preset__0[2]),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     rxeq_preset_valid_i_1__2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(n_0_rxeq_preset_valid_i_2__2),
        .O(rxeq_preset_valid));
LUT4 #(
    .INIT(16'hFFFE)) 
     rxeq_preset_valid_i_2__2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(n_0_rxeq_preset_valid_reg),
        .R(p_0_in__0));
pcie_k7_gen2x4_pcie_k7_gen2x4_rxeq_scan rxeq_scan_i
       (.D({n_0_rxeq_scan_i,n_1_rxeq_scan_i,n_2_rxeq_scan_i}),
        .I1(n_0_rxeq_new_txcoeff_req_reg),
        .I10(\n_0_FSM_onehot_fsm_rx[5]_i_3__2 ),
        .I11(n_0_rxeq_adapt_done_reg_reg),
        .I12(n_0_rxeq_adapt_done_i_2__2),
        .I13(rxeq_preset__0),
        .I14(rxeq_txpreset__0),
        .I15({\n_0_rxeq_txcoeff_reg[17] ,\n_0_rxeq_txcoeff_reg[16] ,\n_0_rxeq_txcoeff_reg[15] ,\n_0_rxeq_txcoeff_reg[14] ,\n_0_rxeq_txcoeff_reg[13] ,\n_0_rxeq_txcoeff_reg[12] ,\n_0_rxeq_txcoeff_reg[11] ,\n_0_rxeq_txcoeff_reg[10] ,\n_0_rxeq_txcoeff_reg[9] ,\n_0_rxeq_txcoeff_reg[8] ,\n_0_rxeq_txcoeff_reg[7] ,\n_0_rxeq_txcoeff_reg[6] ,rxeq_txcoeff__0}),
        .I16(rxeq_fs__0),
        .I17(rxeq_lf__0),
        .I2(n_0_rxeq_preset_valid_reg),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I4(\n_0_FSM_onehot_fsm_rx[7]_i_2__2 ),
        .I5({\n_0_rxeq_cnt_reg[2] ,\n_0_rxeq_cnt_reg[1] ,\n_0_rxeq_cnt_reg[0] }),
        .I6(\n_0_FSM_onehot_fsm_rx[7]_i_3__2 ),
        .I7(\n_0_FSM_onehot_fsm_rx[1]_i_2__2 ),
        .I8(\n_0_rxeq_txcoeff[17]_i_3__2 ),
        .I9(n_0_rxeq_preset_valid_i_2__2),
        .O1(n_4_rxeq_scan_i),
        .O2(n_5_rxeq_scan_i),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[7] ,\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[1] ,\n_0_FSM_onehot_fsm_rx_reg[0] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .p_0_in__0(p_0_in__0),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[0]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[6] ),
        .O(rxeq_txcoeff[0]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[10]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[16] ),
        .O(rxeq_txcoeff[10]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[11]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[17] ),
        .O(rxeq_txcoeff[11]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[12]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[0]),
        .O(rxeq_txcoeff[12]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[13]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[1]),
        .O(rxeq_txcoeff[13]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[14]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[2]),
        .O(rxeq_txcoeff[14]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[15]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[3]),
        .O(rxeq_txcoeff[15]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[16]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[4]),
        .O(rxeq_txcoeff[16]));
LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFDF9)) 
     \rxeq_txcoeff[17]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_rxeq_txcoeff[17]_i_3__2 ),
        .I5(\n_0_rxeq_txcoeff[17]_i_4__2 ),
        .O(\n_0_rxeq_txcoeff[17]_i_1__2 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[17]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(txeq_deemph_reg2[5]),
        .O(rxeq_txcoeff[17]));
LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_txcoeff[17]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_txcoeff[17]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT4 #(
    .INIT(16'hFFE8)) 
     \rxeq_txcoeff[17]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_rxeq_txcoeff[17]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[7] ),
        .O(rxeq_txcoeff[1]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[2]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[8] ),
        .O(rxeq_txcoeff[2]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[9] ),
        .O(rxeq_txcoeff[3]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[10] ),
        .O(rxeq_txcoeff[4]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[5]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[11] ),
        .O(rxeq_txcoeff[5]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[6]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[12] ),
        .O(rxeq_txcoeff[6]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[7]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[13] ),
        .O(rxeq_txcoeff[7]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[8]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[14] ),
        .O(rxeq_txcoeff[8]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txcoeff[9]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_txcoeff_reg[15] ),
        .O(rxeq_txcoeff[9]));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[0]),
        .Q(rxeq_txcoeff__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[10]),
        .Q(\n_0_rxeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[11]),
        .Q(\n_0_rxeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[12]),
        .Q(\n_0_rxeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[13]),
        .Q(\n_0_rxeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[14]),
        .Q(\n_0_rxeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[15]),
        .Q(\n_0_rxeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[16]),
        .Q(\n_0_rxeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[17]),
        .Q(\n_0_rxeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[1]),
        .Q(rxeq_txcoeff__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[2]),
        .Q(rxeq_txcoeff__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[3]),
        .Q(rxeq_txcoeff__0[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[4]),
        .Q(rxeq_txcoeff__0[4]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[5]),
        .Q(rxeq_txcoeff__0[5]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[6]),
        .Q(\n_0_rxeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[7]),
        .Q(\n_0_rxeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[8]),
        .Q(\n_0_rxeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txcoeff[9]),
        .Q(\n_0_rxeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[0]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(rxeq_txpreset[0]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(rxeq_txpreset[1]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[2]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(rxeq_txpreset[2]));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_txpreset[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(rxeq_txpreset[3]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txpreset[0]),
        .Q(rxeq_txpreset__0[0]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txpreset[1]),
        .Q(rxeq_txpreset__0[1]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txpreset[2]),
        .Q(rxeq_txpreset__0[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .D(rxeq_txpreset[3]),
        .Q(rxeq_txpreset__0[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h00020000)) 
     \txeq_preset[0]_i_1__2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(p_0_in__0),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[0]_i_1__2 ));
LUT5 #(
    .INIT(32'hDCCCCEDF)) 
     \txeq_preset[10]_i_1__2 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[10]_i_1__2 ));
LUT5 #(
    .INIT(32'hDCCCCECF)) 
     \txeq_preset[11]_i_1__2 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[11]_i_1__2 ));
LUT5 #(
    .INIT(32'h01070302)) 
     \txeq_preset[12]_i_1__2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[12]_i_1__2 ));
LUT5 #(
    .INIT(32'h00010200)) 
     \txeq_preset[13]_i_1__2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[2]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[13]_i_1__2 ));
LUT5 #(
    .INIT(32'h01000002)) 
     \txeq_preset[14]_i_1__2 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[14]_i_1__2 ));
LUT4 #(
    .INIT(16'hFF01)) 
     \txeq_preset[15]_i_1__2 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(p_0_in__0),
        .O(\n_0_txeq_preset[15]_i_1__2 ));
LUT4 #(
    .INIT(16'h0102)) 
     \txeq_preset[16]_i_1__2 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[16]_i_1__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \txeq_preset[17]_i_1__2 
       (.I0(n_0_txeq_preset_done_i_1__2),
        .I1(p_0_in__0),
        .O(\n_0_txeq_preset[17]_i_1__2 ));
LUT5 #(
    .INIT(32'hFFFF0283)) 
     \txeq_preset[17]_i_2__2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(p_0_in__0),
        .O(\n_0_txeq_preset[17]_i_2__2 ));
LUT5 #(
    .INIT(32'h00001002)) 
     \txeq_preset[1]_i_1__2 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[1]_i_1__2 ));
LUT4 #(
    .INIT(16'h4440)) 
     \txeq_preset[2]_i_1__2 
       (.I0(p_0_in__0),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[2]_i_1__2 ));
LUT5 #(
    .INIT(32'h000A0508)) 
     \txeq_preset[3]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[3]_i_1__2 ));
LUT5 #(
    .INIT(32'h01001000)) 
     \txeq_preset[7]_i_1__2 
       (.I0(txeq_preset_reg2[3]),
        .I1(p_0_in__0),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(\n_0_txeq_preset[7]_i_1__2 ));
LUT5 #(
    .INIT(32'hFF11FF39)) 
     \txeq_preset[8]_i_1__2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[0]),
        .I3(p_0_in__0),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1__2 ));
LUT5 #(
    .INIT(32'hF3F0F0FD)) 
     \txeq_preset[9]_i_1__2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(p_0_in__0),
        .I3(txeq_preset_reg2[0]),
        .I4(txeq_preset_reg2[2]),
        .O(\n_0_txeq_preset[9]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     txeq_preset_done_i_1__2
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(n_0_txeq_preset_done_i_2__2),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(n_0_txeq_preset_done_i_1__2));
LUT2 #(
    .INIT(4'hE)) 
     txeq_preset_done_i_2__2
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .O(n_0_txeq_preset_done_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txeq_preset_done_i_1__2),
        .Q(txeq_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[0]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[10]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[11]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[12]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[12] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[13]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[13] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[14]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[14] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[15]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[15] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[16]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[16] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[17]_i_2__2 ),
        .Q(\n_0_txeq_preset_reg[17] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[1]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[2]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[2] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[3]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[7]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[8]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[9]_i_1__2 ),
        .Q(\n_0_txeq_preset_reg[9] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[0]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .I1(\n_0_txeq_txcoeff_reg[6] ),
        .I2(n_0_txeq_preset_done_i_1__2),
        .I3(\n_0_txeq_preset_reg[0] ),
        .I4(\n_0_txeq_txcoeff_reg[7] ),
        .I5(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[10]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff_reg[17] ),
        .I4(\n_0_txeq_txcoeff[10]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[10]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[10]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[10] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(\n_0_txeq_txcoeff_reg[16] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[10]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[11]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[10] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff_reg[18] ),
        .I4(\n_0_txeq_txcoeff[11]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[11]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[11]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[11] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(\n_0_txeq_txcoeff_reg[17] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[11]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[12]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[11] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(txeq_deemph_reg2[0]),
        .I4(\n_0_txeq_txcoeff[12]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[12]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[12]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[12] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(\n_0_txeq_txcoeff_reg[18] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[12]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[13]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(txeq_deemph_reg2[1]),
        .I4(\n_0_txeq_txcoeff[13]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[13]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[13]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[13] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[13]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[14]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(txeq_deemph_reg2[2]),
        .I4(\n_0_txeq_txcoeff[14]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[14]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[14]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[14] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[14]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[15]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[14] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(txeq_deemph_reg2[3]),
        .I4(\n_0_txeq_txcoeff[15]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[15]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[15]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[15] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[15]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[16]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[15] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(txeq_deemph_reg2[4]),
        .I4(\n_0_txeq_txcoeff[16]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[16]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[16]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[16] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[16]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[17]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[16] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(txeq_deemph_reg2[5]),
        .I4(\n_0_txeq_txcoeff[17]_i_3__2 ),
        .O(\n_0_txeq_txcoeff[17]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \txeq_txcoeff[17]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[7]_i_2__2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[17]_i_2__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[17]_i_3__2 
       (.I0(\n_0_txeq_preset_reg[17] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[17]_i_3__2 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \txeq_txcoeff[18]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_txeq_txcoeff[18]_i_3__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .I4(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .O(\n_0_txeq_txcoeff[18]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[18]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[17] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \txeq_txcoeff[18]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__2 ));
LUT5 #(
    .INIT(32'hA9A9ABA9)) 
     \txeq_txcoeff[18]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_4__2 ));
LUT6 #(
    .INIT(64'h000000000FB00000)) 
     \txeq_txcoeff[18]_i_5__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_5__2 ));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff[18]_i_6__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[7] ),
        .O(\n_0_txeq_txcoeff[18]_i_6__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[1]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff_reg[8] ),
        .I4(\n_0_txeq_txcoeff[1]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[1]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[1]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[1] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(\n_0_txeq_txcoeff_reg[7] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[1]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[2]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff_reg[9] ),
        .I4(\n_0_txeq_txcoeff[2]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[2]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[2]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[2] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(\n_0_txeq_txcoeff_reg[8] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[2]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[3]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff_reg[10] ),
        .I4(\n_0_txeq_txcoeff[3]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[3]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[3]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[3] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(\n_0_txeq_txcoeff_reg[9] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[3]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[4]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff_reg[11] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .I5(\n_0_txeq_txcoeff_reg[10] ),
        .O(\n_0_txeq_txcoeff[4]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[5]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff_reg[12] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .I5(\n_0_txeq_txcoeff_reg[11] ),
        .O(\n_0_txeq_txcoeff[5]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \txeq_txcoeff[6]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff_reg[13] ),
        .I4(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .I5(\n_0_txeq_txcoeff_reg[12] ),
        .O(\n_0_txeq_txcoeff[6]_i_1__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[7]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff_reg[14] ),
        .I4(\n_0_txeq_txcoeff[7]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[7]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[7]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[7] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(\n_0_txeq_txcoeff_reg[13] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[7]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[8]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff_reg[15] ),
        .I4(\n_0_txeq_txcoeff[8]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[8]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[8]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[8] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(\n_0_txeq_txcoeff_reg[14] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[8]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \txeq_txcoeff[9]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_reg[8] ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I2(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff_reg[16] ),
        .I4(\n_0_txeq_txcoeff[9]_i_2__2 ),
        .O(\n_0_txeq_txcoeff[9]_i_1__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \txeq_txcoeff[9]_i_2__2 
       (.I0(\n_0_txeq_preset_reg[9] ),
        .I1(n_0_txeq_preset_done_i_1__2),
        .I2(\n_0_txeq_txcoeff_reg[15] ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .O(\n_0_txeq_txcoeff[9]_i_2__2 ));
LUT5 #(
    .INIT(32'h4444F444)) 
     \txeq_txcoeff_cnt[0]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[7]_i_2__2 ),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I3(txeq_control_reg2[1]),
        .I4(txeq_control_reg2[0]),
        .O(txeq_txcoeff_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \txeq_txcoeff_cnt[1]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx[7]_i_2__2 ),
        .O(txeq_txcoeff_cnt[1]));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[11] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[15] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__2 ),
        .Q(\n_0_txeq_txcoeff_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[7] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[9] ),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_rate" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_rate
   (Q,
    USER_RESETOVRD_START,
    SYNC_TXSYNC_START,
    O1,
    SYNC_GEN3,
    O2,
    RATE_DRP_START,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    SYNC_RXSYNC_START,
    RST_RATE_IDLE,
    GT_RXPMARESET039_out,
    pipe_pclk_sel_out,
    RXSYSCLKSEL,
    QRST_QPLLRESET_IN,
    p_0_in43_in,
    QRST_QPLLPD_IN,
    p_0_in45_in,
    RXRATE,
    rst_txsync_start,
    p_0_in__0,
    pipe_pclk_in,
    I8,
    USER_RST_IDLE,
    RATE_CPLLLOCK,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]Q;
  output USER_RESETOVRD_START;
  output SYNC_TXSYNC_START;
  output O1;
  output SYNC_GEN3;
  output O2;
  output RATE_DRP_START;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output SYNC_RXSYNC_START;
  output [0:0]RST_RATE_IDLE;
  output GT_RXPMARESET039_out;
  output [0:0]pipe_pclk_sel_out;
  output [0:0]RXSYSCLKSEL;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in43_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in45_in;
  output [0:0]RXRATE;
  input rst_txsync_start;
  input p_0_in__0;
  input pipe_pclk_in;
  input [0:0]I8;
  input USER_RST_IDLE;
  input RATE_CPLLLOCK;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input p_1_in8_in;
  input p_0_in7_in;

  wire GT_RXPMARESET039_out;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire [4:0]Q;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_GEN3;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RST_IDLE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1;
  wire n_0_cpllreset_i_1__0;
  wire n_0_drp_start_i_1;
  wire n_0_drp_x16_i_1;
  wire n_0_drp_x16x20_mode_i_1;
  wire \n_0_fsm[0]_i_1 ;
  wire \n_0_fsm[0]_i_10 ;
  wire \n_0_fsm[0]_i_11 ;
  wire \n_0_fsm[0]_i_12 ;
  wire \n_0_fsm[0]_i_4 ;
  wire \n_0_fsm[0]_i_5 ;
  wire \n_0_fsm[0]_i_6 ;
  wire \n_0_fsm[0]_i_7 ;
  wire \n_0_fsm[0]_i_8 ;
  wire \n_0_fsm[0]_i_9 ;
  wire \n_0_fsm[1]_i_10 ;
  wire \n_0_fsm[1]_i_4 ;
  wire \n_0_fsm[1]_i_5 ;
  wire \n_0_fsm[1]_i_6 ;
  wire \n_0_fsm[1]_i_7 ;
  wire \n_0_fsm[1]_i_8 ;
  wire \n_0_fsm[1]_i_9 ;
  wire \n_0_fsm[2]_i_1 ;
  wire \n_0_fsm[2]_i_2 ;
  wire \n_0_fsm[2]_i_3 ;
  wire \n_0_fsm[2]_i_4 ;
  wire \n_0_fsm[2]_i_5 ;
  wire \n_0_fsm[3]_i_1 ;
  wire \n_0_fsm[3]_i_2 ;
  wire \n_0_fsm[3]_i_3 ;
  wire \n_0_fsm[3]_i_4 ;
  wire \n_0_fsm[3]_i_5 ;
  wire \n_0_fsm[3]_i_6 ;
  wire \n_0_fsm[3]_i_7 ;
  wire \n_0_fsm[3]_i_8 ;
  wire \n_0_fsm[3]_i_9 ;
  wire \n_0_fsm[4]_i_2 ;
  wire \n_0_fsm[4]_i_3 ;
  wire \n_0_fsm_reg[0]_i_2 ;
  wire \n_0_fsm_reg[0]_i_3 ;
  wire \n_0_fsm_reg[1]_i_1 ;
  wire \n_0_fsm_reg[1]_i_2 ;
  wire \n_0_fsm_reg[1]_i_3 ;
  wire \n_0_fsm_reg[4]_i_1 ;
  wire n_0_gen3_exit_i_1;
  wire n_0_gen3_exit_i_2;
  wire n_0_gen3_i_1;
  wire n_0_gen3_i_2;
  wire n_0_pclk_sel_i_1;
  wire n_0_pclk_sel_i_2;
  wire n_0_phystatus_i_1;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__0;
  wire n_0_qpllreset_i_1__0;
  wire \n_0_rate_out[0]_i_1 ;
  wire \n_0_rate_out[0]_i_2 ;
  wire n_0_ratedone_i_1;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1 ;
  wire \n_0_sysclksel[0]_i_2 ;
  wire \n_0_sysclksel[0]_i_3 ;
  wire \n_0_txdata_wait_cnt[3]_i_2 ;
  wire n_0_txpmareset_i_1;
  wire n_0_txpmareset_i_2;
  wire n_0_txratedone_i_1;
  wire n_0_txratedone_i_2;
  wire n_0_txratedone_reg;
  wire p_0_in43_in;
  wire p_0_in45_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllpd),
        .I5(p_0_in45_in),
        .O(n_0_cpllpd_i_1));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'h80080004)) 
     cpllpd_i_2__0
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1),
        .Q(p_0_in45_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1__0
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllreset),
        .I5(p_0_in43_in),
        .O(n_0_cpllreset_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'h81000002)) 
     cpllreset_i_2__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__0),
        .Q(p_0_in43_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'h00208204)) 
     drp_start_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(n_0_drp_start_i_1));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_start_i_1),
        .Q(RATE_DRP_START),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'h00019100)) 
     drp_x16_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_drp_x16_i_1));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_x16_i_1),
        .Q(RATE_DRP_X16),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT5 #(
    .INIT(32'h09401110)) 
     drp_x16x20_mode_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(n_0_drp_x16x20_mode_i_1));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_x16x20_mode_i_1),
        .Q(RATE_DRP_X16X20_MODE),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hE4)) 
     \fsm[0]_i_1 
       (.I0(Q[4]),
        .I1(\n_0_fsm_reg[0]_i_2 ),
        .I2(\n_0_fsm_reg[0]_i_3 ),
        .O(\n_0_fsm[0]_i_1 ));
LUT2 #(
    .INIT(4'hB)) 
     \fsm[0]_i_10 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\n_0_fsm[0]_i_10 ));
LUT6 #(
    .INIT(64'h1100000011100010)) 
     \fsm[0]_i_11 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(mmcm_lock_reg2),
        .I3(Q[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_11 ));
LUT6 #(
    .INIT(64'h55F30FFF550300F0)) 
     \fsm[0]_i_12 
       (.I0(resetovrd_done_reg2),
        .I1(rxpmaresetdone_reg2),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_12 ));
LUT6 #(
    .INIT(64'h3044FF443044FF77)) 
     \fsm[0]_i_4 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(\n_0_fsm[3]_i_7 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\n_0_fsm[3]_i_9 ),
        .O(\n_0_fsm[0]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAFAE)) 
     \fsm[0]_i_5 
       (.I0(\n_0_fsm[0]_i_8 ),
        .I1(\n_0_fsm[0]_i_9 ),
        .I2(\n_0_fsm[0]_i_10 ),
        .I3(Q[0]),
        .I4(\n_0_fsm[1]_i_9 ),
        .I5(\n_0_fsm[0]_i_11 ),
        .O(\n_0_fsm[0]_i_5 ));
LUT5 #(
    .INIT(32'hFFFF0800)) 
     \fsm[0]_i_6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\n_0_fsm[3]_i_6 ),
        .I4(\n_0_fsm[0]_i_12 ),
        .O(\n_0_fsm[0]_i_6 ));
LUT5 #(
    .INIT(32'h03880333)) 
     \fsm[0]_i_7 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(txsync_done_reg2),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[0]_i_7 ));
LUT6 #(
    .INIT(64'hF0000000F400F000)) 
     \fsm[0]_i_8 
       (.I0(\n_0_fsm[3]_i_7 ),
        .I1(rst_idle_reg2),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(drp_done_reg2),
        .I5(Q[0]),
        .O(\n_0_fsm[0]_i_8 ));
LUT5 #(
    .INIT(32'hFF404040)) 
     \fsm[0]_i_9 
       (.I0(phystatus_reg2),
        .I1(rxresetdone_reg2),
        .I2(txresetdone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_9 ));
LUT6 #(
    .INIT(64'hBBBBBFBBFFFFBFFF)) 
     \fsm[1]_i_10 
       (.I0(rst_idle_reg2),
        .I1(drp_done_reg2),
        .I2(qplllock_reg2),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .I5(cplllock_reg2),
        .O(\n_0_fsm[1]_i_10 ));
LUT5 #(
    .INIT(32'h30BBFC00)) 
     \fsm[1]_i_4 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(\n_0_fsm[1]_i_8 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[1]_i_4 ));
LUT6 #(
    .INIT(64'hCC88300000BB3000)) 
     \fsm[1]_i_5 
       (.I0(\n_0_fsm[1]_i_9 ),
        .I1(Q[2]),
        .I2(\n_0_fsm[1]_i_10 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[1]_i_5 ));
LUT5 #(
    .INIT(32'h70F040F0)) 
     \fsm[1]_i_6 
       (.I0(resetovrd_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_6 ));
LUT5 #(
    .INIT(32'h03777700)) 
     \fsm[1]_i_7 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(txsync_done_reg2),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[1]_i_7 ));
LUT6 #(
    .INIT(64'h757DF7FFFFFFFFFF)) 
     \fsm[1]_i_8 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(qplllock_reg2),
        .I4(cplllock_reg2),
        .I5(Q[0]),
        .O(\n_0_fsm[1]_i_8 ));
LUT4 #(
    .INIT(16'h8000)) 
     \fsm[1]_i_9 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(txdata_wait_cnt_reg__0[1]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(txdata_wait_cnt_reg__0[3]),
        .O(\n_0_fsm[1]_i_9 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[2]_i_1 
       (.I0(\n_0_fsm[2]_i_2 ),
        .I1(\n_0_fsm[2]_i_3 ),
        .I2(Q[4]),
        .I3(\n_0_fsm[2]_i_4 ),
        .I4(Q[3]),
        .I5(\n_0_fsm[2]_i_5 ),
        .O(\n_0_fsm[2]_i_1 ));
LUT5 #(
    .INIT(32'h3C0C4040)) 
     \fsm[2]_i_2 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(txsync_done_reg2),
        .I4(Q[0]),
        .O(\n_0_fsm[2]_i_2 ));
LUT6 #(
    .INIT(64'h505FCFCFF0F0F0F0)) 
     \fsm[2]_i_3 
       (.I0(resetovrd_done_reg2),
        .I1(\n_0_fsm[3]_i_6 ),
        .I2(Q[2]),
        .I3(drp_done_reg2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_fsm[2]_i_3 ));
LUT4 #(
    .INIT(16'hBC0C)) 
     \fsm[2]_i_4 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\n_0_fsm[2]_i_4 ));
LUT6 #(
    .INIT(64'h1A1A1A1AAAAFAAAA)) 
     \fsm[2]_i_5 
       (.I0(Q[2]),
        .I1(\n_0_fsm[3]_i_7 ),
        .I2(Q[1]),
        .I3(\n_0_fsm[3]_i_9 ),
        .I4(\n_0_fsm[3]_i_8 ),
        .I5(Q[0]),
        .O(\n_0_fsm[2]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[3]_i_1 
       (.I0(\n_0_fsm[3]_i_2 ),
        .I1(\n_0_fsm[3]_i_3 ),
        .I2(Q[4]),
        .I3(\n_0_fsm[3]_i_4 ),
        .I4(Q[3]),
        .I5(\n_0_fsm[3]_i_5 ),
        .O(\n_0_fsm[3]_i_1 ));
LUT4 #(
    .INIT(16'h26FF)) 
     \fsm[3]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxsync_done_reg2),
        .I3(Q[2]),
        .O(\n_0_fsm[3]_i_2 ));
LUT5 #(
    .INIT(32'hA0200020)) 
     \fsm[3]_i_3 
       (.I0(Q[2]),
        .I1(\n_0_fsm[3]_i_6 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_3 ));
LUT6 #(
    .INIT(64'hF5F55545FFFFFFFF)) 
     \fsm[3]_i_4 
       (.I0(Q[2]),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(\n_0_fsm[3]_i_7 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\n_0_fsm[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT5 #(
    .INIT(32'h88880010)) 
     \fsm[3]_i_5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\n_0_fsm[3]_i_8 ),
        .I3(\n_0_fsm[3]_i_9 ),
        .I4(Q[1]),
        .O(\n_0_fsm[3]_i_5 ));
LUT6 #(
    .INIT(64'h00000000000D0D0D)) 
     \fsm[3]_i_6 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(\n_0_fsm[3]_i_6 ));
LUT4 #(
    .INIT(16'h04F7)) 
     \fsm[3]_i_7 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .O(\n_0_fsm[3]_i_7 ));
LUT4 #(
    .INIT(16'hB0BB)) 
     \fsm[3]_i_8 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[3]_i_8 ));
LUT4 #(
    .INIT(16'h9009)) 
     \fsm[3]_i_9 
       (.I0(rate_in_reg1[0]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_9 ));
LUT5 #(
    .INIT(32'h08880000)) 
     \fsm[4]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(drp_done_reg2),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\n_0_fsm[4]_i_2 ));
LUT5 #(
    .INIT(32'h5F75FFFF)) 
     \fsm[4]_i_3 
       (.I0(Q[2]),
        .I1(rxsync_done_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\n_0_fsm[4]_i_3 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1 ),
        .Q(Q[0]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[0]_i_2 
       (.I0(\n_0_fsm[0]_i_4 ),
        .I1(\n_0_fsm[0]_i_5 ),
        .O(\n_0_fsm_reg[0]_i_2 ),
        .S(Q[3]));
MUXF7 \fsm_reg[0]_i_3 
       (.I0(\n_0_fsm[0]_i_6 ),
        .I1(\n_0_fsm[0]_i_7 ),
        .O(\n_0_fsm_reg[0]_i_3 ),
        .S(Q[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1 ),
        .Q(Q[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1 
       (.I0(\n_0_fsm_reg[1]_i_2 ),
        .I1(\n_0_fsm_reg[1]_i_3 ),
        .O(\n_0_fsm_reg[1]_i_1 ),
        .S(Q[4]));
MUXF7 \fsm_reg[1]_i_2 
       (.I0(\n_0_fsm[1]_i_4 ),
        .I1(\n_0_fsm[1]_i_5 ),
        .O(\n_0_fsm_reg[1]_i_2 ),
        .S(Q[3]));
MUXF7 \fsm_reg[1]_i_3 
       (.I0(\n_0_fsm[1]_i_6 ),
        .I1(\n_0_fsm[1]_i_7 ),
        .O(\n_0_fsm_reg[1]_i_3 ),
        .S(Q[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[2]_i_1 ),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[3]_i_1 ),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm_reg[4]_i_1 ),
        .Q(Q[4]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[4]_i_1 
       (.I0(\n_0_fsm[4]_i_2 ),
        .I1(\n_0_fsm[4]_i_3 ),
        .O(\n_0_fsm_reg[4]_i_1 ),
        .S(Q[4]));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_gen3_exit_i_2),
        .I4(gen3_exit),
        .O(n_0_gen3_exit_i_1));
LUT6 #(
    .INIT(64'hC000000000000001)) 
     gen3_exit_i_2
       (.I0(\n_0_fsm[3]_i_9 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(n_0_gen3_exit_i_2));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1),
        .Q(gen3_exit),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_i_1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_gen3_i_2),
        .I4(SYNC_GEN3),
        .O(n_0_gen3_i_1));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'h80000008)) 
     gen3_i_2
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_gen3_i_2));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_gen3_i_1),
        .Q(SYNC_GEN3),
        .R(p_0_in__0));
LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_5__2 
       (.I0(SYNC_GEN3),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6 
       (.I0(SYNC_GEN3),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_pclk_sel_i_2),
        .I4(pipe_pclk_sel_out),
        .O(n_0_pclk_sel_i_1));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'h80040800)) 
     pclk_sel_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(n_0_pclk_sel_i_2));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1),
        .Q(pipe_pclk_sel_out),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     phystatus_i_1
       (.I0(phystatus_reg2),
        .I1(n_0_txratedone_i_2),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_phystatus_i_1),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_2
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
     qpllpd_i_1__0
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllpd),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__0),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
     qpllreset_i_1__0
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllreset),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__0),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'h00000800)) 
     rate_done_reg1_i_1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(USER_RATE_DONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I8),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFF04FF00000400)) 
     \rate_out[0]_i_1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rate_out[0]_i_2 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1 ));
LUT6 #(
    .INIT(64'h0FFFFFF1FFF0FFFF)) 
     \rate_out[0]_i_2 
       (.I0(\n_0_sysclksel[0]_i_2 ),
        .I1(gen3_exit),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\n_0_rate_out[0]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1 ),
        .Q(RXRATE),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'h08800000)) 
     rate_rxsync_reg1_i_1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(USER_RATE_RXSYNC));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_phystatus_reg),
        .I3(n_0_txratedone_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_ratedone_i_1),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT5 #(
    .INIT(32'h04000000)) 
     resetovrd_start_reg1_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RST_IDLE),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     rxratedone_i_1
       (.I0(rxratedone_reg2),
        .I1(n_0_txratedone_i_2),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'h40000000)) 
     rxsync_start_reg1_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(SYNC_RXSYNC_START));
LUT6 #(
    .INIT(64'hFFFF3EFF00000200)) 
     \sysclksel[0]_i_1 
       (.I0(\n_0_sysclksel[0]_i_2 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\n_0_sysclksel[0]_i_3 ),
        .I5(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \sysclksel[0]_i_2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(\n_0_sysclksel[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \sysclksel[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\n_0_sysclksel[0]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1 ),
        .Q(RXSYSCLKSEL),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'hA2222222)) 
     \txdata_wait_cnt[0]_i_1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I1(txdata_wait_cnt_reg__0[0]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[2]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT5 #(
    .INIT(32'hA8282828)) 
     \txdata_wait_cnt[1]_i_1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I1(txdata_wait_cnt_reg__0[0]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[2]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[1]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT5 #(
    .INIT(32'hAA802A80)) 
     \txdata_wait_cnt[2]_i_1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I1(txdata_wait_cnt_reg__0[0]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[2]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[2]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'hAAAA8000)) 
     \txdata_wait_cnt[3]_i_1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I1(txdata_wait_cnt_reg__0[2]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[0]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'h00004000)) 
     \txdata_wait_cnt[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_2 ));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
     txpmareset_i_1
       (.I0(Q[3]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_2),
        .I5(GT_RXPMARESET039_out),
        .O(n_0_txpmareset_i_1));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h80000280)) 
     txpmareset_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_txpmareset_i_2));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1),
        .Q(GT_RXPMARESET039_out),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     txratedone_i_1
       (.I0(txratedone_reg2),
        .I1(n_0_txratedone_i_2),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1));
LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
     txratedone_i_2
       (.I0(Q[3]),
        .I1(p_0_in__0),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(n_0_txratedone_i_2));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txratedone_i_1),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     txsync_start_reg1_i_1__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(rst_txsync_start),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_rate" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_rate_40
   (Q,
    USER_RESETOVRD_START,
    SYNC_TXSYNC_START,
    O1,
    rate_gen3,
    O2,
    O3,
    RATE_DRP_START,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    SYNC_RXSYNC_START,
    RST_RATE_IDLE,
    GT_RXPMARESET021_out,
    pipe_pclk_sel_out,
    RXSYSCLKSEL,
    QRST_QPLLRESET_IN,
    p_0_in25_in,
    QRST_QPLLPD_IN,
    p_0_in27_in,
    RXRATE,
    rst_txsync_start,
    I1,
    I2,
    p_0_in__0,
    pipe_pclk_in,
    I8,
    USER_RST_IDLE,
    RATE_CPLLLOCK,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]Q;
  output USER_RESETOVRD_START;
  output SYNC_TXSYNC_START;
  output O1;
  output [0:0]rate_gen3;
  output O2;
  output O3;
  output RATE_DRP_START;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output SYNC_RXSYNC_START;
  output [0:0]RST_RATE_IDLE;
  output GT_RXPMARESET021_out;
  output [0:0]pipe_pclk_sel_out;
  output [0:0]RXSYSCLKSEL;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in25_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in27_in;
  output [0:0]RXRATE;
  input rst_txsync_start;
  input I1;
  input [1:0]I2;
  input p_0_in__0;
  input pipe_pclk_in;
  input [0:0]I8;
  input USER_RST_IDLE;
  input RATE_CPLLLOCK;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input p_1_in8_in;
  input p_0_in7_in;

  wire GT_RXPMARESET021_out;
  wire I1;
  wire [1:0]I2;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire O3;
  wire [4:0]Q;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RST_IDLE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__0;
  wire n_0_cpllreset_i_1__1;
  wire n_0_drp_start_i_1__0;
  wire n_0_drp_x16_i_1__0;
  wire n_0_drp_x16x20_mode_i_1__0;
  wire \n_0_fsm[0]_i_10__0 ;
  wire \n_0_fsm[0]_i_11__0 ;
  wire \n_0_fsm[0]_i_12__0 ;
  wire \n_0_fsm[0]_i_1__1 ;
  wire \n_0_fsm[0]_i_4__0 ;
  wire \n_0_fsm[0]_i_5__0 ;
  wire \n_0_fsm[0]_i_6__0 ;
  wire \n_0_fsm[0]_i_7__0 ;
  wire \n_0_fsm[0]_i_8__0 ;
  wire \n_0_fsm[0]_i_9__0 ;
  wire \n_0_fsm[1]_i_10__0 ;
  wire \n_0_fsm[1]_i_4__0 ;
  wire \n_0_fsm[1]_i_5__0 ;
  wire \n_0_fsm[1]_i_6__0 ;
  wire \n_0_fsm[1]_i_7__0 ;
  wire \n_0_fsm[1]_i_8__0 ;
  wire \n_0_fsm[1]_i_9__0 ;
  wire \n_0_fsm[2]_i_1__1 ;
  wire \n_0_fsm[2]_i_2__0 ;
  wire \n_0_fsm[2]_i_3__0 ;
  wire \n_0_fsm[2]_i_4__0 ;
  wire \n_0_fsm[2]_i_5__0 ;
  wire \n_0_fsm[3]_i_1__0 ;
  wire \n_0_fsm[3]_i_2__0 ;
  wire \n_0_fsm[3]_i_3__0 ;
  wire \n_0_fsm[3]_i_4__0 ;
  wire \n_0_fsm[3]_i_5__0 ;
  wire \n_0_fsm[3]_i_6__0 ;
  wire \n_0_fsm[3]_i_7__0 ;
  wire \n_0_fsm[3]_i_8__0 ;
  wire \n_0_fsm[3]_i_9__0 ;
  wire \n_0_fsm[4]_i_2__0 ;
  wire \n_0_fsm[4]_i_3__0 ;
  wire \n_0_fsm_reg[0]_i_2__0 ;
  wire \n_0_fsm_reg[0]_i_3__0 ;
  wire \n_0_fsm_reg[1]_i_1__0 ;
  wire \n_0_fsm_reg[1]_i_2__0 ;
  wire \n_0_fsm_reg[1]_i_3__0 ;
  wire \n_0_fsm_reg[4]_i_1__0 ;
  wire n_0_gen3_exit_i_1__0;
  wire n_0_gen3_exit_i_2__0;
  wire n_0_gen3_i_1__0;
  wire n_0_gen3_i_2__0;
  wire n_0_pclk_sel_i_1__0;
  wire n_0_pclk_sel_i_2__0;
  wire n_0_phystatus_i_1__0;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__1;
  wire n_0_qpllreset_i_1__1;
  wire \n_0_rate_out[0]_i_1__0 ;
  wire \n_0_rate_out[0]_i_2__0 ;
  wire n_0_ratedone_i_1__0;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__0;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__0 ;
  wire \n_0_sysclksel[0]_i_2__0 ;
  wire \n_0_sysclksel[0]_i_3__0 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__0 ;
  wire n_0_txpmareset_i_1__0;
  wire n_0_txpmareset_i_2__0;
  wire n_0_txratedone_i_1__0;
  wire n_0_txratedone_i_2__0;
  wire n_0_txratedone_reg;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [0:0]rate_gen3;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1__0
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllpd),
        .I5(p_0_in27_in),
        .O(n_0_cpllpd_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'h80080004)) 
     cpllpd_i_2__1
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__0),
        .Q(p_0_in27_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1__1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllreset),
        .I5(p_0_in25_in),
        .O(n_0_cpllreset_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h81000002)) 
     cpllreset_i_2__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__1),
        .Q(p_0_in25_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT5 #(
    .INIT(32'h00208204)) 
     drp_start_i_1__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(n_0_drp_start_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_start_i_1__0),
        .Q(RATE_DRP_START),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'h00019100)) 
     drp_x16_i_1__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_drp_x16_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_x16_i_1__0),
        .Q(RATE_DRP_X16),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT5 #(
    .INIT(32'h09401110)) 
     drp_x16x20_mode_i_1__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(n_0_drp_x16x20_mode_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_x16x20_mode_i_1__0),
        .Q(RATE_DRP_X16X20_MODE),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'hB)) 
     \fsm[0]_i_10__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\n_0_fsm[0]_i_10__0 ));
LUT6 #(
    .INIT(64'h1100000011100010)) 
     \fsm[0]_i_11__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(mmcm_lock_reg2),
        .I3(Q[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_11__0 ));
LUT6 #(
    .INIT(64'h55F30FFF550300F0)) 
     \fsm[0]_i_12__0 
       (.I0(resetovrd_done_reg2),
        .I1(rxpmaresetdone_reg2),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_12__0 ));
LUT3 #(
    .INIT(8'hE4)) 
     \fsm[0]_i_1__1 
       (.I0(Q[4]),
        .I1(\n_0_fsm_reg[0]_i_2__0 ),
        .I2(\n_0_fsm_reg[0]_i_3__0 ),
        .O(\n_0_fsm[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h3044FF443044FF77)) 
     \fsm[0]_i_4__0 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(\n_0_fsm[3]_i_7__0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\n_0_fsm[3]_i_9__0 ),
        .O(\n_0_fsm[0]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAFAE)) 
     \fsm[0]_i_5__0 
       (.I0(\n_0_fsm[0]_i_8__0 ),
        .I1(\n_0_fsm[0]_i_9__0 ),
        .I2(\n_0_fsm[0]_i_10__0 ),
        .I3(Q[0]),
        .I4(\n_0_fsm[1]_i_9__0 ),
        .I5(\n_0_fsm[0]_i_11__0 ),
        .O(\n_0_fsm[0]_i_5__0 ));
LUT5 #(
    .INIT(32'hFFFF0800)) 
     \fsm[0]_i_6__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\n_0_fsm[3]_i_6__0 ),
        .I4(\n_0_fsm[0]_i_12__0 ),
        .O(\n_0_fsm[0]_i_6__0 ));
LUT5 #(
    .INIT(32'h03880333)) 
     \fsm[0]_i_7__0 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(txsync_done_reg2),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[0]_i_7__0 ));
LUT6 #(
    .INIT(64'hF0000000F400F000)) 
     \fsm[0]_i_8__0 
       (.I0(\n_0_fsm[3]_i_7__0 ),
        .I1(rst_idle_reg2),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(drp_done_reg2),
        .I5(Q[0]),
        .O(\n_0_fsm[0]_i_8__0 ));
LUT5 #(
    .INIT(32'hFF404040)) 
     \fsm[0]_i_9__0 
       (.I0(phystatus_reg2),
        .I1(rxresetdone_reg2),
        .I2(txresetdone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_9__0 ));
LUT6 #(
    .INIT(64'hBBBBBFBBFFFFBFFF)) 
     \fsm[1]_i_10__0 
       (.I0(rst_idle_reg2),
        .I1(drp_done_reg2),
        .I2(qplllock_reg2),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .I5(cplllock_reg2),
        .O(\n_0_fsm[1]_i_10__0 ));
LUT5 #(
    .INIT(32'h30BBFC00)) 
     \fsm[1]_i_4__0 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(\n_0_fsm[1]_i_8__0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[1]_i_4__0 ));
LUT6 #(
    .INIT(64'hCC88300000BB3000)) 
     \fsm[1]_i_5__0 
       (.I0(\n_0_fsm[1]_i_9__0 ),
        .I1(Q[2]),
        .I2(\n_0_fsm[1]_i_10__0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[1]_i_5__0 ));
LUT5 #(
    .INIT(32'h70F040F0)) 
     \fsm[1]_i_6__0 
       (.I0(resetovrd_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_6__0 ));
LUT5 #(
    .INIT(32'h03777700)) 
     \fsm[1]_i_7__0 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(txsync_done_reg2),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[1]_i_7__0 ));
LUT6 #(
    .INIT(64'h757DF7FFFFFFFFFF)) 
     \fsm[1]_i_8__0 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(qplllock_reg2),
        .I4(cplllock_reg2),
        .I5(Q[0]),
        .O(\n_0_fsm[1]_i_8__0 ));
LUT4 #(
    .INIT(16'h8000)) 
     \fsm[1]_i_9__0 
       (.I0(txdata_wait_cnt_reg__0__0[0]),
        .I1(txdata_wait_cnt_reg__0__0[1]),
        .I2(txdata_wait_cnt_reg__0__0[2]),
        .I3(txdata_wait_cnt_reg__0__0[3]),
        .O(\n_0_fsm[1]_i_9__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[2]_i_1__1 
       (.I0(\n_0_fsm[2]_i_2__0 ),
        .I1(\n_0_fsm[2]_i_3__0 ),
        .I2(Q[4]),
        .I3(\n_0_fsm[2]_i_4__0 ),
        .I4(Q[3]),
        .I5(\n_0_fsm[2]_i_5__0 ),
        .O(\n_0_fsm[2]_i_1__1 ));
LUT5 #(
    .INIT(32'h3C0C4040)) 
     \fsm[2]_i_2__0 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(txsync_done_reg2),
        .I4(Q[0]),
        .O(\n_0_fsm[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h505FCFCFF0F0F0F0)) 
     \fsm[2]_i_3__0 
       (.I0(resetovrd_done_reg2),
        .I1(\n_0_fsm[3]_i_6__0 ),
        .I2(Q[2]),
        .I3(drp_done_reg2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_fsm[2]_i_3__0 ));
LUT4 #(
    .INIT(16'hBC0C)) 
     \fsm[2]_i_4__0 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\n_0_fsm[2]_i_4__0 ));
LUT6 #(
    .INIT(64'h1A1A1A1AAAAFAAAA)) 
     \fsm[2]_i_5__0 
       (.I0(Q[2]),
        .I1(\n_0_fsm[3]_i_7__0 ),
        .I2(Q[1]),
        .I3(\n_0_fsm[3]_i_9__0 ),
        .I4(\n_0_fsm[3]_i_8__0 ),
        .I5(Q[0]),
        .O(\n_0_fsm[2]_i_5__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[3]_i_1__0 
       (.I0(\n_0_fsm[3]_i_2__0 ),
        .I1(\n_0_fsm[3]_i_3__0 ),
        .I2(Q[4]),
        .I3(\n_0_fsm[3]_i_4__0 ),
        .I4(Q[3]),
        .I5(\n_0_fsm[3]_i_5__0 ),
        .O(\n_0_fsm[3]_i_1__0 ));
LUT4 #(
    .INIT(16'h26FF)) 
     \fsm[3]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxsync_done_reg2),
        .I3(Q[2]),
        .O(\n_0_fsm[3]_i_2__0 ));
LUT5 #(
    .INIT(32'hA0200020)) 
     \fsm[3]_i_3__0 
       (.I0(Q[2]),
        .I1(\n_0_fsm[3]_i_6__0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_3__0 ));
LUT6 #(
    .INIT(64'hF5F55545FFFFFFFF)) 
     \fsm[3]_i_4__0 
       (.I0(Q[2]),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(\n_0_fsm[3]_i_7__0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\n_0_fsm[3]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT5 #(
    .INIT(32'h88880010)) 
     \fsm[3]_i_5__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\n_0_fsm[3]_i_8__0 ),
        .I3(\n_0_fsm[3]_i_9__0 ),
        .I4(Q[1]),
        .O(\n_0_fsm[3]_i_5__0 ));
LUT6 #(
    .INIT(64'h00000000000D0D0D)) 
     \fsm[3]_i_6__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(\n_0_fsm[3]_i_6__0 ));
LUT4 #(
    .INIT(16'h04F7)) 
     \fsm[3]_i_7__0 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .O(\n_0_fsm[3]_i_7__0 ));
LUT4 #(
    .INIT(16'hB0BB)) 
     \fsm[3]_i_8__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[3]_i_8__0 ));
LUT4 #(
    .INIT(16'h9009)) 
     \fsm[3]_i_9__0 
       (.I0(rate_in_reg1[0]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_9__0 ));
LUT5 #(
    .INIT(32'h08880000)) 
     \fsm[4]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(drp_done_reg2),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\n_0_fsm[4]_i_2__0 ));
LUT5 #(
    .INIT(32'h5F75FFFF)) 
     \fsm[4]_i_3__0 
       (.I0(Q[2]),
        .I1(rxsync_done_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\n_0_fsm[4]_i_3__0 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1__1 ),
        .Q(Q[0]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[0]_i_2__0 
       (.I0(\n_0_fsm[0]_i_4__0 ),
        .I1(\n_0_fsm[0]_i_5__0 ),
        .O(\n_0_fsm_reg[0]_i_2__0 ),
        .S(Q[3]));
MUXF7 \fsm_reg[0]_i_3__0 
       (.I0(\n_0_fsm[0]_i_6__0 ),
        .I1(\n_0_fsm[0]_i_7__0 ),
        .O(\n_0_fsm_reg[0]_i_3__0 ),
        .S(Q[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1__0 ),
        .Q(Q[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1__0 
       (.I0(\n_0_fsm_reg[1]_i_2__0 ),
        .I1(\n_0_fsm_reg[1]_i_3__0 ),
        .O(\n_0_fsm_reg[1]_i_1__0 ),
        .S(Q[4]));
MUXF7 \fsm_reg[1]_i_2__0 
       (.I0(\n_0_fsm[1]_i_4__0 ),
        .I1(\n_0_fsm[1]_i_5__0 ),
        .O(\n_0_fsm_reg[1]_i_2__0 ),
        .S(Q[3]));
MUXF7 \fsm_reg[1]_i_3__0 
       (.I0(\n_0_fsm[1]_i_6__0 ),
        .I1(\n_0_fsm[1]_i_7__0 ),
        .O(\n_0_fsm_reg[1]_i_3__0 ),
        .S(Q[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[2]_i_1__1 ),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[3]_i_1__0 ),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm_reg[4]_i_1__0 ),
        .Q(Q[4]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[4]_i_1__0 
       (.I0(\n_0_fsm[4]_i_2__0 ),
        .I1(\n_0_fsm[4]_i_3__0 ),
        .O(\n_0_fsm_reg[4]_i_1__0 ),
        .S(Q[4]));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__0
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_gen3_exit_i_2__0),
        .I4(gen3_exit),
        .O(n_0_gen3_exit_i_1__0));
LUT6 #(
    .INIT(64'hC000000000000001)) 
     gen3_exit_i_2__0
       (.I0(\n_0_fsm[3]_i_9__0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(n_0_gen3_exit_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__0),
        .Q(gen3_exit),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_i_1__0
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_gen3_i_2__0),
        .I4(rate_gen3),
        .O(n_0_gen3_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h80000008)) 
     gen3_i_2__0
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_gen3_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_gen3_i_1__0),
        .Q(rate_gen3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h8000)) 
     gen3_reg1_i_1
       (.I0(rate_gen3),
        .I1(I1),
        .I2(I2[0]),
        .I3(I2[1]),
        .O(O1));
LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_5__1 
       (.I0(rate_gen3),
        .O(O3));
LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6__0 
       (.I0(rate_gen3),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__0
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_pclk_sel_i_2__0),
        .I4(pipe_pclk_sel_out),
        .O(n_0_pclk_sel_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT5 #(
    .INIT(32'h80040800)) 
     pclk_sel_i_2__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(n_0_pclk_sel_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__0),
        .Q(pipe_pclk_sel_out),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     phystatus_i_1__0
       (.I0(phystatus_reg2),
        .I1(n_0_txratedone_i_2__0),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__0),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
     qpllpd_i_1__1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllpd),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__1),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
     qpllreset_i_1__1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllreset),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__1),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT5 #(
    .INIT(32'h00000800)) 
     rate_done_reg1_i_1__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(USER_RATE_DONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I8),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFF04FF00000400)) 
     \rate_out[0]_i_1__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rate_out[0]_i_2__0 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h0FFFFFF1FFF0FFFF)) 
     \rate_out[0]_i_2__0 
       (.I0(\n_0_sysclksel[0]_i_2__0 ),
        .I1(gen3_exit),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\n_0_rate_out[0]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__0 ),
        .Q(RXRATE),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'h08800000)) 
     rate_rxsync_reg1_i_1__0
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(USER_RATE_RXSYNC));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_phystatus_reg),
        .I3(n_0_txratedone_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__0),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT5 #(
    .INIT(32'h04000000)) 
     resetovrd_start_reg1_i_1__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RST_IDLE),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     rxratedone_i_1__0
       (.I0(rxratedone_reg2),
        .I1(n_0_txratedone_i_2__0),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__0),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'h40000000)) 
     rxsync_start_reg1_i_1__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(SYNC_RXSYNC_START));
LUT6 #(
    .INIT(64'hFFFF3EFF00000200)) 
     \sysclksel[0]_i_1__0 
       (.I0(\n_0_sysclksel[0]_i_2__0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\n_0_sysclksel[0]_i_3__0 ),
        .I5(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \sysclksel[0]_i_2__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(\n_0_sysclksel[0]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \sysclksel[0]_i_3__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\n_0_sysclksel[0]_i_3__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__0 ),
        .Q(RXSYSCLKSEL),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT5 #(
    .INIT(32'hA2222222)) 
     \txdata_wait_cnt[0]_i_1__0 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I1(txdata_wait_cnt_reg__0__0[0]),
        .I2(txdata_wait_cnt_reg__0__0[1]),
        .I3(txdata_wait_cnt_reg__0__0[2]),
        .I4(txdata_wait_cnt_reg__0__0[3]),
        .O(p_0_in__0_0[0]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT5 #(
    .INIT(32'hA8282828)) 
     \txdata_wait_cnt[1]_i_1__0 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I1(txdata_wait_cnt_reg__0__0[0]),
        .I2(txdata_wait_cnt_reg__0__0[1]),
        .I3(txdata_wait_cnt_reg__0__0[2]),
        .I4(txdata_wait_cnt_reg__0__0[3]),
        .O(p_0_in__0_0[1]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT5 #(
    .INIT(32'hAA802A80)) 
     \txdata_wait_cnt[2]_i_1__0 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I1(txdata_wait_cnt_reg__0__0[0]),
        .I2(txdata_wait_cnt_reg__0__0[1]),
        .I3(txdata_wait_cnt_reg__0__0[2]),
        .I4(txdata_wait_cnt_reg__0__0[3]),
        .O(p_0_in__0_0[2]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT5 #(
    .INIT(32'hAAAA8000)) 
     \txdata_wait_cnt[3]_i_1__0 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I1(txdata_wait_cnt_reg__0__0[2]),
        .I2(txdata_wait_cnt_reg__0__0[1]),
        .I3(txdata_wait_cnt_reg__0__0[0]),
        .I4(txdata_wait_cnt_reg__0__0[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT5 #(
    .INIT(32'h00004000)) 
     \txdata_wait_cnt[3]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__0 ));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg__0__0[0]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg__0__0[1]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg__0__0[2]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg__0__0[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
     txpmareset_i_1__0
       (.I0(Q[3]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_2__0),
        .I5(GT_RXPMARESET021_out),
        .O(n_0_txpmareset_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'h80000280)) 
     txpmareset_i_2__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_txpmareset_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__0),
        .Q(GT_RXPMARESET021_out),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     txratedone_i_1__0
       (.I0(txratedone_reg2),
        .I1(n_0_txratedone_i_2__0),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__0));
LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
     txratedone_i_2__0
       (.I0(Q[3]),
        .I1(p_0_in__0),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(n_0_txratedone_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__0),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     txsync_start_reg1_i_1__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(rst_txsync_start),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_rate" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_rate_46
   (Q,
    USER_RESETOVRD_START,
    SYNC_TXSYNC_START,
    O1,
    I2,
    O2,
    RATE_DRP_START,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    SYNC_RXSYNC_START,
    RST_RATE_IDLE,
    GT_RXPMARESET011_out,
    pipe_pclk_sel_out,
    RXSYSCLKSEL,
    QRST_QPLLRESET_IN,
    p_0_in15_in,
    QRST_QPLLPD_IN,
    p_0_in17_in,
    RXRATE,
    rst_txsync_start,
    p_0_in__0,
    pipe_pclk_in,
    I8,
    I1,
    RATE_CPLLLOCK,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]Q;
  output USER_RESETOVRD_START;
  output SYNC_TXSYNC_START;
  output O1;
  output [0:0]I2;
  output O2;
  output RATE_DRP_START;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output SYNC_RXSYNC_START;
  output [0:0]RST_RATE_IDLE;
  output GT_RXPMARESET011_out;
  output [0:0]pipe_pclk_sel_out;
  output [0:0]RXSYSCLKSEL;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in15_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in17_in;
  output [0:0]RXRATE;
  input rst_txsync_start;
  input p_0_in__0;
  input pipe_pclk_in;
  input [0:0]I8;
  input I1;
  input RATE_CPLLLOCK;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input p_1_in8_in;
  input p_0_in7_in;

  wire GT_RXPMARESET011_out;
  wire I1;
  wire [0:0]I2;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire [4:0]Q;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__1;
  wire n_0_cpllreset_i_1__2;
  wire n_0_drp_start_i_1__1;
  wire n_0_drp_x16_i_1__1;
  wire n_0_drp_x16x20_mode_i_1__1;
  wire \n_0_fsm[0]_i_10__1 ;
  wire \n_0_fsm[0]_i_11__1 ;
  wire \n_0_fsm[0]_i_12__1 ;
  wire \n_0_fsm[0]_i_1__3 ;
  wire \n_0_fsm[0]_i_4__1 ;
  wire \n_0_fsm[0]_i_5__1 ;
  wire \n_0_fsm[0]_i_6__1 ;
  wire \n_0_fsm[0]_i_7__1 ;
  wire \n_0_fsm[0]_i_8__1 ;
  wire \n_0_fsm[0]_i_9__1 ;
  wire \n_0_fsm[1]_i_10__1 ;
  wire \n_0_fsm[1]_i_4__1 ;
  wire \n_0_fsm[1]_i_5__1 ;
  wire \n_0_fsm[1]_i_6__1 ;
  wire \n_0_fsm[1]_i_7__1 ;
  wire \n_0_fsm[1]_i_8__1 ;
  wire \n_0_fsm[1]_i_9__1 ;
  wire \n_0_fsm[2]_i_1__3 ;
  wire \n_0_fsm[2]_i_2__1 ;
  wire \n_0_fsm[2]_i_3__1 ;
  wire \n_0_fsm[2]_i_4__1 ;
  wire \n_0_fsm[2]_i_5__1 ;
  wire \n_0_fsm[3]_i_1__1 ;
  wire \n_0_fsm[3]_i_2__1 ;
  wire \n_0_fsm[3]_i_3__1 ;
  wire \n_0_fsm[3]_i_4__1 ;
  wire \n_0_fsm[3]_i_5__1 ;
  wire \n_0_fsm[3]_i_6__1 ;
  wire \n_0_fsm[3]_i_7__1 ;
  wire \n_0_fsm[3]_i_8__1 ;
  wire \n_0_fsm[3]_i_9__1 ;
  wire \n_0_fsm[4]_i_2__1 ;
  wire \n_0_fsm[4]_i_3__1 ;
  wire \n_0_fsm_reg[0]_i_2__1 ;
  wire \n_0_fsm_reg[0]_i_3__1 ;
  wire \n_0_fsm_reg[1]_i_1__1 ;
  wire \n_0_fsm_reg[1]_i_2__1 ;
  wire \n_0_fsm_reg[1]_i_3__1 ;
  wire \n_0_fsm_reg[4]_i_1__1 ;
  wire n_0_gen3_exit_i_1__1;
  wire n_0_gen3_exit_i_2__1;
  wire n_0_gen3_i_1__1;
  wire n_0_gen3_i_2__1;
  wire n_0_pclk_sel_i_1__1;
  wire n_0_pclk_sel_i_2__1;
  wire n_0_phystatus_i_1__1;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__2;
  wire n_0_qpllreset_i_1__2;
  wire \n_0_rate_out[0]_i_1__1 ;
  wire \n_0_rate_out[0]_i_2__1 ;
  wire n_0_ratedone_i_1__1;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__1;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__1 ;
  wire \n_0_sysclksel[0]_i_2__1 ;
  wire \n_0_sysclksel[0]_i_3__1 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__1 ;
  wire n_0_txpmareset_i_1__1;
  wire n_0_txpmareset_i_2__1;
  wire n_0_txratedone_i_1__1;
  wire n_0_txratedone_i_2__1;
  wire n_0_txratedone_reg;
  wire p_0_in15_in;
  wire p_0_in17_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1__1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllpd),
        .I5(p_0_in17_in),
        .O(n_0_cpllpd_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'h80080004)) 
     cpllpd_i_2__2
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__1),
        .Q(p_0_in17_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1__2
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllreset),
        .I5(p_0_in15_in),
        .O(n_0_cpllreset_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT5 #(
    .INIT(32'h81000002)) 
     cpllreset_i_2__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__2),
        .Q(p_0_in15_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT5 #(
    .INIT(32'h00208204)) 
     drp_start_i_1__1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(n_0_drp_start_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_start_i_1__1),
        .Q(RATE_DRP_START),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT5 #(
    .INIT(32'h00019100)) 
     drp_x16_i_1__1
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_drp_x16_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_x16_i_1__1),
        .Q(RATE_DRP_X16),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT5 #(
    .INIT(32'h09401110)) 
     drp_x16x20_mode_i_1__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(n_0_drp_x16x20_mode_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_x16x20_mode_i_1__1),
        .Q(RATE_DRP_X16X20_MODE),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'hB)) 
     \fsm[0]_i_10__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\n_0_fsm[0]_i_10__1 ));
LUT6 #(
    .INIT(64'h1100000011100010)) 
     \fsm[0]_i_11__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(mmcm_lock_reg2),
        .I3(Q[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_11__1 ));
LUT6 #(
    .INIT(64'h55F30FFF550300F0)) 
     \fsm[0]_i_12__1 
       (.I0(resetovrd_done_reg2),
        .I1(rxpmaresetdone_reg2),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_12__1 ));
LUT3 #(
    .INIT(8'hE4)) 
     \fsm[0]_i_1__3 
       (.I0(Q[4]),
        .I1(\n_0_fsm_reg[0]_i_2__1 ),
        .I2(\n_0_fsm_reg[0]_i_3__1 ),
        .O(\n_0_fsm[0]_i_1__3 ));
LUT6 #(
    .INIT(64'h3044FF443044FF77)) 
     \fsm[0]_i_4__1 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(\n_0_fsm[3]_i_7__1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\n_0_fsm[3]_i_9__1 ),
        .O(\n_0_fsm[0]_i_4__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAFAE)) 
     \fsm[0]_i_5__1 
       (.I0(\n_0_fsm[0]_i_8__1 ),
        .I1(\n_0_fsm[0]_i_9__1 ),
        .I2(\n_0_fsm[0]_i_10__1 ),
        .I3(Q[0]),
        .I4(\n_0_fsm[1]_i_9__1 ),
        .I5(\n_0_fsm[0]_i_11__1 ),
        .O(\n_0_fsm[0]_i_5__1 ));
LUT5 #(
    .INIT(32'hFFFF0800)) 
     \fsm[0]_i_6__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\n_0_fsm[3]_i_6__1 ),
        .I4(\n_0_fsm[0]_i_12__1 ),
        .O(\n_0_fsm[0]_i_6__1 ));
LUT5 #(
    .INIT(32'h03880333)) 
     \fsm[0]_i_7__1 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(txsync_done_reg2),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[0]_i_7__1 ));
LUT6 #(
    .INIT(64'hF0000000F400F000)) 
     \fsm[0]_i_8__1 
       (.I0(\n_0_fsm[3]_i_7__1 ),
        .I1(rst_idle_reg2),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(drp_done_reg2),
        .I5(Q[0]),
        .O(\n_0_fsm[0]_i_8__1 ));
LUT5 #(
    .INIT(32'hFF404040)) 
     \fsm[0]_i_9__1 
       (.I0(phystatus_reg2),
        .I1(rxresetdone_reg2),
        .I2(txresetdone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_9__1 ));
LUT6 #(
    .INIT(64'hBBBBBFBBFFFFBFFF)) 
     \fsm[1]_i_10__1 
       (.I0(rst_idle_reg2),
        .I1(drp_done_reg2),
        .I2(qplllock_reg2),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .I5(cplllock_reg2),
        .O(\n_0_fsm[1]_i_10__1 ));
LUT5 #(
    .INIT(32'h30BBFC00)) 
     \fsm[1]_i_4__1 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(\n_0_fsm[1]_i_8__1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[1]_i_4__1 ));
LUT6 #(
    .INIT(64'hCC88300000BB3000)) 
     \fsm[1]_i_5__1 
       (.I0(\n_0_fsm[1]_i_9__1 ),
        .I1(Q[2]),
        .I2(\n_0_fsm[1]_i_10__1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[1]_i_5__1 ));
LUT5 #(
    .INIT(32'h70F040F0)) 
     \fsm[1]_i_6__1 
       (.I0(resetovrd_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_6__1 ));
LUT5 #(
    .INIT(32'h03777700)) 
     \fsm[1]_i_7__1 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(txsync_done_reg2),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[1]_i_7__1 ));
LUT6 #(
    .INIT(64'h757DF7FFFFFFFFFF)) 
     \fsm[1]_i_8__1 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(qplllock_reg2),
        .I4(cplllock_reg2),
        .I5(Q[0]),
        .O(\n_0_fsm[1]_i_8__1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \fsm[1]_i_9__1 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(txdata_wait_cnt_reg__0[1]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(txdata_wait_cnt_reg__0[3]),
        .O(\n_0_fsm[1]_i_9__1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[2]_i_1__3 
       (.I0(\n_0_fsm[2]_i_2__1 ),
        .I1(\n_0_fsm[2]_i_3__1 ),
        .I2(Q[4]),
        .I3(\n_0_fsm[2]_i_4__1 ),
        .I4(Q[3]),
        .I5(\n_0_fsm[2]_i_5__1 ),
        .O(\n_0_fsm[2]_i_1__3 ));
LUT5 #(
    .INIT(32'h3C0C4040)) 
     \fsm[2]_i_2__1 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(txsync_done_reg2),
        .I4(Q[0]),
        .O(\n_0_fsm[2]_i_2__1 ));
LUT6 #(
    .INIT(64'h505FCFCFF0F0F0F0)) 
     \fsm[2]_i_3__1 
       (.I0(resetovrd_done_reg2),
        .I1(\n_0_fsm[3]_i_6__1 ),
        .I2(Q[2]),
        .I3(drp_done_reg2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_fsm[2]_i_3__1 ));
LUT4 #(
    .INIT(16'hBC0C)) 
     \fsm[2]_i_4__1 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\n_0_fsm[2]_i_4__1 ));
LUT6 #(
    .INIT(64'h1A1A1A1AAAAFAAAA)) 
     \fsm[2]_i_5__1 
       (.I0(Q[2]),
        .I1(\n_0_fsm[3]_i_7__1 ),
        .I2(Q[1]),
        .I3(\n_0_fsm[3]_i_9__1 ),
        .I4(\n_0_fsm[3]_i_8__1 ),
        .I5(Q[0]),
        .O(\n_0_fsm[2]_i_5__1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[3]_i_1__1 
       (.I0(\n_0_fsm[3]_i_2__1 ),
        .I1(\n_0_fsm[3]_i_3__1 ),
        .I2(Q[4]),
        .I3(\n_0_fsm[3]_i_4__1 ),
        .I4(Q[3]),
        .I5(\n_0_fsm[3]_i_5__1 ),
        .O(\n_0_fsm[3]_i_1__1 ));
LUT4 #(
    .INIT(16'h26FF)) 
     \fsm[3]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxsync_done_reg2),
        .I3(Q[2]),
        .O(\n_0_fsm[3]_i_2__1 ));
LUT5 #(
    .INIT(32'hA0200020)) 
     \fsm[3]_i_3__1 
       (.I0(Q[2]),
        .I1(\n_0_fsm[3]_i_6__1 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_3__1 ));
LUT6 #(
    .INIT(64'hF5F55545FFFFFFFF)) 
     \fsm[3]_i_4__1 
       (.I0(Q[2]),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(\n_0_fsm[3]_i_7__1 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\n_0_fsm[3]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT5 #(
    .INIT(32'h88880010)) 
     \fsm[3]_i_5__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\n_0_fsm[3]_i_8__1 ),
        .I3(\n_0_fsm[3]_i_9__1 ),
        .I4(Q[1]),
        .O(\n_0_fsm[3]_i_5__1 ));
LUT6 #(
    .INIT(64'h00000000000D0D0D)) 
     \fsm[3]_i_6__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(\n_0_fsm[3]_i_6__1 ));
LUT4 #(
    .INIT(16'h04F7)) 
     \fsm[3]_i_7__1 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .O(\n_0_fsm[3]_i_7__1 ));
LUT4 #(
    .INIT(16'hB0BB)) 
     \fsm[3]_i_8__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[3]_i_8__1 ));
LUT4 #(
    .INIT(16'h9009)) 
     \fsm[3]_i_9__1 
       (.I0(rate_in_reg1[0]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_9__1 ));
LUT5 #(
    .INIT(32'h08880000)) 
     \fsm[4]_i_2__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(drp_done_reg2),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\n_0_fsm[4]_i_2__1 ));
LUT5 #(
    .INIT(32'h5F75FFFF)) 
     \fsm[4]_i_3__1 
       (.I0(Q[2]),
        .I1(rxsync_done_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\n_0_fsm[4]_i_3__1 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1__3 ),
        .Q(Q[0]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[0]_i_2__1 
       (.I0(\n_0_fsm[0]_i_4__1 ),
        .I1(\n_0_fsm[0]_i_5__1 ),
        .O(\n_0_fsm_reg[0]_i_2__1 ),
        .S(Q[3]));
MUXF7 \fsm_reg[0]_i_3__1 
       (.I0(\n_0_fsm[0]_i_6__1 ),
        .I1(\n_0_fsm[0]_i_7__1 ),
        .O(\n_0_fsm_reg[0]_i_3__1 ),
        .S(Q[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1__1 ),
        .Q(Q[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1__1 
       (.I0(\n_0_fsm_reg[1]_i_2__1 ),
        .I1(\n_0_fsm_reg[1]_i_3__1 ),
        .O(\n_0_fsm_reg[1]_i_1__1 ),
        .S(Q[4]));
MUXF7 \fsm_reg[1]_i_2__1 
       (.I0(\n_0_fsm[1]_i_4__1 ),
        .I1(\n_0_fsm[1]_i_5__1 ),
        .O(\n_0_fsm_reg[1]_i_2__1 ),
        .S(Q[3]));
MUXF7 \fsm_reg[1]_i_3__1 
       (.I0(\n_0_fsm[1]_i_6__1 ),
        .I1(\n_0_fsm[1]_i_7__1 ),
        .O(\n_0_fsm_reg[1]_i_3__1 ),
        .S(Q[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[2]_i_1__3 ),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[3]_i_1__1 ),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm_reg[4]_i_1__1 ),
        .Q(Q[4]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[4]_i_1__1 
       (.I0(\n_0_fsm[4]_i_2__1 ),
        .I1(\n_0_fsm[4]_i_3__1 ),
        .O(\n_0_fsm_reg[4]_i_1__1 ),
        .S(Q[4]));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_gen3_exit_i_2__1),
        .I4(gen3_exit),
        .O(n_0_gen3_exit_i_1__1));
LUT6 #(
    .INIT(64'hC000000000000001)) 
     gen3_exit_i_2__1
       (.I0(\n_0_fsm[3]_i_9__1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(n_0_gen3_exit_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__1),
        .Q(gen3_exit),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_i_1__1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_gen3_i_2__1),
        .I4(I2),
        .O(n_0_gen3_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT5 #(
    .INIT(32'h80000008)) 
     gen3_i_2__1
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_gen3_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_gen3_i_1__1),
        .Q(I2),
        .R(p_0_in__0));
LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_5__0 
       (.I0(I2),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6__1 
       (.I0(I2),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_pclk_sel_i_2__1),
        .I4(pipe_pclk_sel_out),
        .O(n_0_pclk_sel_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'h80040800)) 
     pclk_sel_i_2__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(n_0_pclk_sel_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__1),
        .Q(pipe_pclk_sel_out),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     phystatus_i_1__1
       (.I0(phystatus_reg2),
        .I1(n_0_txratedone_i_2__1),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__1),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_3
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
     qpllpd_i_1__2
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllpd),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__2),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
     qpllreset_i_1__2
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllreset),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__2),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT5 #(
    .INIT(32'h00000800)) 
     rate_done_reg1_i_1__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(USER_RATE_DONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I8),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFF04FF00000400)) 
     \rate_out[0]_i_1__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rate_out[0]_i_2__1 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h0FFFFFF1FFF0FFFF)) 
     \rate_out[0]_i_2__1 
       (.I0(\n_0_sysclksel[0]_i_2__1 ),
        .I1(gen3_exit),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\n_0_rate_out[0]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__1 ),
        .Q(RXRATE),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'h08800000)) 
     rate_rxsync_reg1_i_1__1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(USER_RATE_RXSYNC));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_phystatus_reg),
        .I3(n_0_txratedone_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__1),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT5 #(
    .INIT(32'h04000000)) 
     resetovrd_start_reg1_i_1__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     rxratedone_i_1__1
       (.I0(rxratedone_reg2),
        .I1(n_0_txratedone_i_2__1),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__1),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'h40000000)) 
     rxsync_start_reg1_i_1__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(SYNC_RXSYNC_START));
LUT6 #(
    .INIT(64'hFFFF3EFF00000200)) 
     \sysclksel[0]_i_1__1 
       (.I0(\n_0_sysclksel[0]_i_2__1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\n_0_sysclksel[0]_i_3__1 ),
        .I5(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \sysclksel[0]_i_2__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(\n_0_sysclksel[0]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \sysclksel[0]_i_3__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\n_0_sysclksel[0]_i_3__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__1 ),
        .Q(RXSYSCLKSEL),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT5 #(
    .INIT(32'hA2222222)) 
     \txdata_wait_cnt[0]_i_1__1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I1(txdata_wait_cnt_reg__0[0]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[2]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT5 #(
    .INIT(32'hA8282828)) 
     \txdata_wait_cnt[1]_i_1__1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I1(txdata_wait_cnt_reg__0[0]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[2]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[1]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT5 #(
    .INIT(32'hAA802A80)) 
     \txdata_wait_cnt[2]_i_1__1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I1(txdata_wait_cnt_reg__0[0]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[2]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[2]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT5 #(
    .INIT(32'hAAAA8000)) 
     \txdata_wait_cnt[3]_i_1__1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I1(txdata_wait_cnt_reg__0[2]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[0]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT5 #(
    .INIT(32'h00004000)) 
     \txdata_wait_cnt[3]_i_2__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__1 ));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
     txpmareset_i_1__1
       (.I0(Q[3]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_2__1),
        .I5(GT_RXPMARESET011_out),
        .O(n_0_txpmareset_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT5 #(
    .INIT(32'h80000280)) 
     txpmareset_i_2__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_txpmareset_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__1),
        .Q(GT_RXPMARESET011_out),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     txratedone_i_1__1
       (.I0(txratedone_reg2),
        .I1(n_0_txratedone_i_2__1),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__1));
LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
     txratedone_i_2__1
       (.I0(Q[3]),
        .I1(p_0_in__0),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(n_0_txratedone_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__1),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     txsync_start_reg1_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(rst_txsync_start),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_rate" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_rate_52
   (Q,
    USER_RESETOVRD_START,
    SYNC_TXSYNC_START,
    O1,
    I2,
    O2,
    RATE_DRP_START,
    RATE_DRP_X16X20_MODE,
    RATE_DRP_X16,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    SYNC_RXSYNC_START,
    RST_RATE_IDLE,
    GT_RXPMARESET0,
    pipe_pclk_sel_out,
    RXSYSCLKSEL,
    QRST_QPLLRESET_IN,
    p_0_in2_in,
    QRST_QPLLPD_IN,
    p_0_in3_in,
    RXRATE,
    rst_txsync_start,
    p_0_in__0,
    pipe_pclk_in,
    I8,
    I1,
    RATE_CPLLLOCK,
    I3,
    RATE_DRP_DONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]Q;
  output USER_RESETOVRD_START;
  output SYNC_TXSYNC_START;
  output O1;
  output [0:0]I2;
  output O2;
  output RATE_DRP_START;
  output RATE_DRP_X16X20_MODE;
  output RATE_DRP_X16;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output SYNC_RXSYNC_START;
  output [0:0]RST_RATE_IDLE;
  output GT_RXPMARESET0;
  output [0:0]pipe_pclk_sel_out;
  output [0:0]RXSYSCLKSEL;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in2_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in3_in;
  output [0:0]RXRATE;
  input rst_txsync_start;
  input p_0_in__0;
  input pipe_pclk_in;
  input [0:0]I8;
  input I1;
  input RATE_CPLLLOCK;
  input I3;
  input RATE_DRP_DONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input p_1_in8_in;
  input p_0_in7_in;

  wire GT_RXPMARESET0;
  wire I1;
  wire [0:0]I2;
  wire I3;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire [4:0]Q;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire RATE_DRP_START;
  wire RATE_DRP_X16;
  wire RATE_DRP_X16X20_MODE;
  wire RATE_PHYSTATUS;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__2;
  wire n_0_cpllreset_i_1__3;
  wire n_0_drp_start_i_1__2;
  wire n_0_drp_x16_i_1__2;
  wire n_0_drp_x16x20_mode_i_1__2;
  wire \n_0_fsm[0]_i_10__2 ;
  wire \n_0_fsm[0]_i_11__2 ;
  wire \n_0_fsm[0]_i_12__2 ;
  wire \n_0_fsm[0]_i_1__5 ;
  wire \n_0_fsm[0]_i_4__2 ;
  wire \n_0_fsm[0]_i_5__2 ;
  wire \n_0_fsm[0]_i_6__2 ;
  wire \n_0_fsm[0]_i_7__2 ;
  wire \n_0_fsm[0]_i_8__2 ;
  wire \n_0_fsm[0]_i_9__2 ;
  wire \n_0_fsm[1]_i_10__2 ;
  wire \n_0_fsm[1]_i_4__2 ;
  wire \n_0_fsm[1]_i_5__2 ;
  wire \n_0_fsm[1]_i_6__2 ;
  wire \n_0_fsm[1]_i_7__2 ;
  wire \n_0_fsm[1]_i_8__2 ;
  wire \n_0_fsm[1]_i_9__2 ;
  wire \n_0_fsm[2]_i_1__5 ;
  wire \n_0_fsm[2]_i_2__2 ;
  wire \n_0_fsm[2]_i_3__2 ;
  wire \n_0_fsm[2]_i_4__2 ;
  wire \n_0_fsm[2]_i_5__2 ;
  wire \n_0_fsm[3]_i_1__2 ;
  wire \n_0_fsm[3]_i_2__2 ;
  wire \n_0_fsm[3]_i_3__2 ;
  wire \n_0_fsm[3]_i_4__2 ;
  wire \n_0_fsm[3]_i_5__2 ;
  wire \n_0_fsm[3]_i_6__2 ;
  wire \n_0_fsm[3]_i_7__2 ;
  wire \n_0_fsm[3]_i_8__2 ;
  wire \n_0_fsm[3]_i_9__2 ;
  wire \n_0_fsm[4]_i_2__2 ;
  wire \n_0_fsm[4]_i_3__2 ;
  wire \n_0_fsm_reg[0]_i_2__2 ;
  wire \n_0_fsm_reg[0]_i_3__2 ;
  wire \n_0_fsm_reg[1]_i_1__2 ;
  wire \n_0_fsm_reg[1]_i_2__2 ;
  wire \n_0_fsm_reg[1]_i_3__2 ;
  wire \n_0_fsm_reg[4]_i_1__2 ;
  wire n_0_gen3_exit_i_1__2;
  wire n_0_gen3_exit_i_2__2;
  wire n_0_gen3_i_1__2;
  wire n_0_gen3_i_2__2;
  wire n_0_pclk_sel_i_1__2;
  wire n_0_pclk_sel_i_2__2;
  wire n_0_phystatus_i_1__2;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__3;
  wire n_0_qpllreset_i_1__3;
  wire \n_0_rate_out[0]_i_1__2 ;
  wire \n_0_rate_out[0]_i_2__2 ;
  wire n_0_ratedone_i_1__2;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__2;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__2 ;
  wire \n_0_sysclksel[0]_i_2__2 ;
  wire \n_0_sysclksel[0]_i_3__2 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__2 ;
  wire n_0_txpmareset_i_1__2;
  wire n_0_txpmareset_i_2__2;
  wire n_0_txratedone_i_1__2;
  wire n_0_txratedone_i_2__2;
  wire n_0_txratedone_reg;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1__2
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllpd),
        .I5(p_0_in3_in),
        .O(n_0_cpllpd_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'h80080004)) 
     cpllpd_i_2__3
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__2),
        .Q(p_0_in3_in),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1__3
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllreset),
        .I5(p_0_in2_in),
        .O(n_0_cpllreset_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'h81000002)) 
     cpllreset_i_2__3
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1__3),
        .Q(p_0_in2_in),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT5 #(
    .INIT(32'h00208204)) 
     drp_start_i_1__2
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(n_0_drp_start_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_start_i_1__2),
        .Q(RATE_DRP_START),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'h00019100)) 
     drp_x16_i_1__2
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_drp_x16_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_x16_i_1__2),
        .Q(RATE_DRP_X16),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT5 #(
    .INIT(32'h09401110)) 
     drp_x16x20_mode_i_1__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(n_0_drp_x16x20_mode_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_drp_x16x20_mode_i_1__2),
        .Q(RATE_DRP_X16X20_MODE),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'hB)) 
     \fsm[0]_i_10__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\n_0_fsm[0]_i_10__2 ));
LUT6 #(
    .INIT(64'h1100000011100010)) 
     \fsm[0]_i_11__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(mmcm_lock_reg2),
        .I3(Q[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_11__2 ));
LUT6 #(
    .INIT(64'h55F30FFF550300F0)) 
     \fsm[0]_i_12__2 
       (.I0(resetovrd_done_reg2),
        .I1(rxpmaresetdone_reg2),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_12__2 ));
LUT3 #(
    .INIT(8'hE4)) 
     \fsm[0]_i_1__5 
       (.I0(Q[4]),
        .I1(\n_0_fsm_reg[0]_i_2__2 ),
        .I2(\n_0_fsm_reg[0]_i_3__2 ),
        .O(\n_0_fsm[0]_i_1__5 ));
LUT6 #(
    .INIT(64'h3044FF443044FF77)) 
     \fsm[0]_i_4__2 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(\n_0_fsm[3]_i_7__2 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\n_0_fsm[3]_i_9__2 ),
        .O(\n_0_fsm[0]_i_4__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAFAE)) 
     \fsm[0]_i_5__2 
       (.I0(\n_0_fsm[0]_i_8__2 ),
        .I1(\n_0_fsm[0]_i_9__2 ),
        .I2(\n_0_fsm[0]_i_10__2 ),
        .I3(Q[0]),
        .I4(\n_0_fsm[1]_i_9__2 ),
        .I5(\n_0_fsm[0]_i_11__2 ),
        .O(\n_0_fsm[0]_i_5__2 ));
LUT5 #(
    .INIT(32'hFFFF0800)) 
     \fsm[0]_i_6__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\n_0_fsm[3]_i_6__2 ),
        .I4(\n_0_fsm[0]_i_12__2 ),
        .O(\n_0_fsm[0]_i_6__2 ));
LUT5 #(
    .INIT(32'h03880333)) 
     \fsm[0]_i_7__2 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(txsync_done_reg2),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[0]_i_7__2 ));
LUT6 #(
    .INIT(64'hF0000000F400F000)) 
     \fsm[0]_i_8__2 
       (.I0(\n_0_fsm[3]_i_7__2 ),
        .I1(rst_idle_reg2),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(drp_done_reg2),
        .I5(Q[0]),
        .O(\n_0_fsm[0]_i_8__2 ));
LUT5 #(
    .INIT(32'hFF404040)) 
     \fsm[0]_i_9__2 
       (.I0(phystatus_reg2),
        .I1(rxresetdone_reg2),
        .I2(txresetdone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .O(\n_0_fsm[0]_i_9__2 ));
LUT6 #(
    .INIT(64'hBBBBBFBBFFFFBFFF)) 
     \fsm[1]_i_10__2 
       (.I0(rst_idle_reg2),
        .I1(drp_done_reg2),
        .I2(qplllock_reg2),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .I5(cplllock_reg2),
        .O(\n_0_fsm[1]_i_10__2 ));
LUT5 #(
    .INIT(32'h30BBFC00)) 
     \fsm[1]_i_4__2 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(\n_0_fsm[1]_i_8__2 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[1]_i_4__2 ));
LUT6 #(
    .INIT(64'hCC88300000BB3000)) 
     \fsm[1]_i_5__2 
       (.I0(\n_0_fsm[1]_i_9__2 ),
        .I1(Q[2]),
        .I2(\n_0_fsm[1]_i_10__2 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[1]_i_5__2 ));
LUT5 #(
    .INIT(32'h70F040F0)) 
     \fsm[1]_i_6__2 
       (.I0(resetovrd_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_6__2 ));
LUT5 #(
    .INIT(32'h03777700)) 
     \fsm[1]_i_7__2 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(txsync_done_reg2),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_fsm[1]_i_7__2 ));
LUT6 #(
    .INIT(64'h757DF7FFFFFFFFFF)) 
     \fsm[1]_i_8__2 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(qplllock_reg2),
        .I4(cplllock_reg2),
        .I5(Q[0]),
        .O(\n_0_fsm[1]_i_8__2 ));
LUT4 #(
    .INIT(16'h8000)) 
     \fsm[1]_i_9__2 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(txdata_wait_cnt_reg__0[1]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(txdata_wait_cnt_reg__0[3]),
        .O(\n_0_fsm[1]_i_9__2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[2]_i_1__5 
       (.I0(\n_0_fsm[2]_i_2__2 ),
        .I1(\n_0_fsm[2]_i_3__2 ),
        .I2(Q[4]),
        .I3(\n_0_fsm[2]_i_4__2 ),
        .I4(Q[3]),
        .I5(\n_0_fsm[2]_i_5__2 ),
        .O(\n_0_fsm[2]_i_1__5 ));
LUT5 #(
    .INIT(32'h3C0C4040)) 
     \fsm[2]_i_2__2 
       (.I0(rxsync_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(txsync_done_reg2),
        .I4(Q[0]),
        .O(\n_0_fsm[2]_i_2__2 ));
LUT6 #(
    .INIT(64'h505FCFCFF0F0F0F0)) 
     \fsm[2]_i_3__2 
       (.I0(resetovrd_done_reg2),
        .I1(\n_0_fsm[3]_i_6__2 ),
        .I2(Q[2]),
        .I3(drp_done_reg2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_fsm[2]_i_3__2 ));
LUT4 #(
    .INIT(16'hBC0C)) 
     \fsm[2]_i_4__2 
       (.I0(drp_done_reg2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\n_0_fsm[2]_i_4__2 ));
LUT6 #(
    .INIT(64'h1A1A1A1AAAAFAAAA)) 
     \fsm[2]_i_5__2 
       (.I0(Q[2]),
        .I1(\n_0_fsm[3]_i_7__2 ),
        .I2(Q[1]),
        .I3(\n_0_fsm[3]_i_9__2 ),
        .I4(\n_0_fsm[3]_i_8__2 ),
        .I5(Q[0]),
        .O(\n_0_fsm[2]_i_5__2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \fsm[3]_i_1__2 
       (.I0(\n_0_fsm[3]_i_2__2 ),
        .I1(\n_0_fsm[3]_i_3__2 ),
        .I2(Q[4]),
        .I3(\n_0_fsm[3]_i_4__2 ),
        .I4(Q[3]),
        .I5(\n_0_fsm[3]_i_5__2 ),
        .O(\n_0_fsm[3]_i_1__2 ));
LUT4 #(
    .INIT(16'h26FF)) 
     \fsm[3]_i_2__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxsync_done_reg2),
        .I3(Q[2]),
        .O(\n_0_fsm[3]_i_2__2 ));
LUT5 #(
    .INIT(32'hA0200020)) 
     \fsm[3]_i_3__2 
       (.I0(Q[2]),
        .I1(\n_0_fsm[3]_i_6__2 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(resetovrd_done_reg2),
        .O(\n_0_fsm[3]_i_3__2 ));
LUT6 #(
    .INIT(64'hF5F55545FFFFFFFF)) 
     \fsm[3]_i_4__2 
       (.I0(Q[2]),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(\n_0_fsm[3]_i_7__2 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\n_0_fsm[3]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT5 #(
    .INIT(32'h88880010)) 
     \fsm[3]_i_5__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\n_0_fsm[3]_i_8__2 ),
        .I3(\n_0_fsm[3]_i_9__2 ),
        .I4(Q[1]),
        .O(\n_0_fsm[3]_i_5__2 ));
LUT6 #(
    .INIT(64'h00000000000D0D0D)) 
     \fsm[3]_i_6__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(gen3_exit),
        .I3(p_1_in8_in),
        .I4(p_0_in7_in),
        .I5(n_0_ratedone_reg),
        .O(\n_0_fsm[3]_i_6__2 ));
LUT4 #(
    .INIT(16'h04F7)) 
     \fsm[3]_i_7__2 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .O(\n_0_fsm[3]_i_7__2 ));
LUT4 #(
    .INIT(16'hB0BB)) 
     \fsm[3]_i_8__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[3]_i_8__2 ));
LUT4 #(
    .INIT(16'h9009)) 
     \fsm[3]_i_9__2 
       (.I0(rate_in_reg1[0]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[1]),
        .I3(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_9__2 ));
LUT5 #(
    .INIT(32'h08880000)) 
     \fsm[4]_i_2__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(drp_done_reg2),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\n_0_fsm[4]_i_2__2 ));
LUT5 #(
    .INIT(32'h5F75FFFF)) 
     \fsm[4]_i_3__2 
       (.I0(Q[2]),
        .I1(rxsync_done_reg2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\n_0_fsm[4]_i_3__2 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[0]_i_1__5 ),
        .Q(Q[0]),
        .S(p_0_in__0));
MUXF7 \fsm_reg[0]_i_2__2 
       (.I0(\n_0_fsm[0]_i_4__2 ),
        .I1(\n_0_fsm[0]_i_5__2 ),
        .O(\n_0_fsm_reg[0]_i_2__2 ),
        .S(Q[3]));
MUXF7 \fsm_reg[0]_i_3__2 
       (.I0(\n_0_fsm[0]_i_6__2 ),
        .I1(\n_0_fsm[0]_i_7__2 ),
        .O(\n_0_fsm_reg[0]_i_3__2 ),
        .S(Q[3]));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm_reg[1]_i_1__2 ),
        .Q(Q[1]),
        .S(p_0_in__0));
MUXF8 \fsm_reg[1]_i_1__2 
       (.I0(\n_0_fsm_reg[1]_i_2__2 ),
        .I1(\n_0_fsm_reg[1]_i_3__2 ),
        .O(\n_0_fsm_reg[1]_i_1__2 ),
        .S(Q[4]));
MUXF7 \fsm_reg[1]_i_2__2 
       (.I0(\n_0_fsm[1]_i_4__2 ),
        .I1(\n_0_fsm[1]_i_5__2 ),
        .O(\n_0_fsm_reg[1]_i_2__2 ),
        .S(Q[3]));
MUXF7 \fsm_reg[1]_i_3__2 
       (.I0(\n_0_fsm[1]_i_6__2 ),
        .I1(\n_0_fsm[1]_i_7__2 ),
        .O(\n_0_fsm_reg[1]_i_3__2 ),
        .S(Q[3]));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[2]_i_1__5 ),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm[3]_i_1__2 ),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_fsm_reg[4]_i_1__2 ),
        .Q(Q[4]),
        .R(p_0_in__0));
MUXF7 \fsm_reg[4]_i_1__2 
       (.I0(\n_0_fsm[4]_i_2__2 ),
        .I1(\n_0_fsm[4]_i_3__2 ),
        .O(\n_0_fsm_reg[4]_i_1__2 ),
        .S(Q[4]));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_exit_i_1__2
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_gen3_exit_i_2__2),
        .I4(gen3_exit),
        .O(n_0_gen3_exit_i_1__2));
LUT6 #(
    .INIT(64'hC000000000000001)) 
     gen3_exit_i_2__2
       (.I0(\n_0_fsm[3]_i_9__2 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(n_0_gen3_exit_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_gen3_exit_i_1__2),
        .Q(gen3_exit),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h04FF0400)) 
     gen3_i_1__2
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_gen3_i_2__2),
        .I4(I2),
        .O(n_0_gen3_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'h80000008)) 
     gen3_i_2__2
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_gen3_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_gen3_i_1__2),
        .Q(I2),
        .R(p_0_in__0));
LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_5 
       (.I0(I2),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \gtx_channel.gtxe2_channel_i_i_6__2 
       (.I0(I2),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h06FF0600)) 
     pclk_sel_i_1__2
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(n_0_pclk_sel_i_2__2),
        .I4(pipe_pclk_sel_out),
        .O(n_0_pclk_sel_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'h80040800)) 
     pclk_sel_i_2__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(n_0_pclk_sel_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_pclk_sel_i_1__2),
        .Q(pipe_pclk_sel_out),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     phystatus_i_1__2
       (.I0(phystatus_reg2),
        .I1(n_0_txratedone_i_2__2),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_phystatus_i_1__2),
        .Q(n_0_phystatus_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_4
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3),
        .Q(qplllock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
     qpllpd_i_1__3
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllpd),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1__3),
        .Q(QRST_QPLLPD_IN),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
     qpllreset_i_1__3
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(qpllreset),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1__3),
        .Q(QRST_QPLLRESET_IN),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT5 #(
    .INIT(32'h00000800)) 
     rate_done_reg1_i_1__2
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(USER_RATE_DONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I8),
        .Q(rate_in_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_in_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFF04FF00000400)) 
     \rate_out[0]_i_1__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rate_out[0]_i_2__2 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h0FFFFFF1FFF0FFFF)) 
     \rate_out[0]_i_2__2 
       (.I0(\n_0_sysclksel[0]_i_2__2 ),
        .I1(gen3_exit),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\n_0_rate_out[0]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_rate_out[0]_i_1__2 ),
        .Q(RXRATE),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT5 #(
    .INIT(32'h08800000)) 
     rate_rxsync_reg1_i_1__2
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(USER_RATE_RXSYNC));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_phystatus_reg),
        .I3(n_0_txratedone_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_ratedone_i_1__2),
        .Q(n_0_ratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(resetovrd_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT5 #(
    .INIT(32'h04000000)) 
     resetovrd_start_reg1_i_1__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(rst_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     rxratedone_i_1__2
       (.I0(rxratedone_reg2),
        .I1(n_0_txratedone_i_2__2),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_rxratedone_i_1__2),
        .Q(n_0_rxratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT5 #(
    .INIT(32'h40000000)) 
     rxsync_start_reg1_i_1__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(SYNC_RXSYNC_START));
LUT6 #(
    .INIT(64'hFFFF3EFF00000200)) 
     \sysclksel[0]_i_1__2 
       (.I0(\n_0_sysclksel[0]_i_2__2 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\n_0_sysclksel[0]_i_3__2 ),
        .I5(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1__2 ));
LUT2 #(
    .INIT(4'h2)) 
     \sysclksel[0]_i_2__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(\n_0_sysclksel[0]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \sysclksel[0]_i_3__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\n_0_sysclksel[0]_i_3__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_sysclksel[0]_i_1__2 ),
        .Q(RXSYSCLKSEL),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT5 #(
    .INIT(32'hA2222222)) 
     \txdata_wait_cnt[0]_i_1__2 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I1(txdata_wait_cnt_reg__0[0]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[2]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT5 #(
    .INIT(32'hA8282828)) 
     \txdata_wait_cnt[1]_i_1__2 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I1(txdata_wait_cnt_reg__0[0]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[2]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[1]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT5 #(
    .INIT(32'hAA802A80)) 
     \txdata_wait_cnt[2]_i_1__2 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I1(txdata_wait_cnt_reg__0[0]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[2]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[2]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT5 #(
    .INIT(32'hAAAA8000)) 
     \txdata_wait_cnt[3]_i_1__2 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I1(txdata_wait_cnt_reg__0[2]),
        .I2(txdata_wait_cnt_reg__0[1]),
        .I3(txdata_wait_cnt_reg__0[0]),
        .I4(txdata_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'h00004000)) 
     \txdata_wait_cnt[3]_i_2__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__2 ));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(p_0_in__0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
     txpmareset_i_1__2
       (.I0(Q[3]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_2__2),
        .I5(GT_RXPMARESET0),
        .O(n_0_txpmareset_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT5 #(
    .INIT(32'h80000280)) 
     txpmareset_i_2__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(n_0_txpmareset_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txpmareset_i_1__2),
        .Q(GT_RXPMARESET0),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'h32)) 
     txratedone_i_1__2
       (.I0(txratedone_reg2),
        .I1(n_0_txratedone_i_2__2),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__2));
LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
     txratedone_i_2__2
       (.I0(Q[3]),
        .I1(p_0_in__0),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(n_0_txratedone_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_txratedone_i_1__2),
        .Q(n_0_txratedone_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     txsync_start_reg1_i_1__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(rst_txsync_start),
        .O(SYNC_TXSYNC_START));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_reset" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_reset
   (Q,
    GT_CPLLPD046_out,
    GT_CPLLPD028_out,
    GT_CPLLPD018_out,
    GT_CPLLPD0,
    GT_CPLLRESET044_out,
    p_0_in__0,
    GT_CPLLRESET026_out,
    GT_CPLLRESET016_out,
    GT_CPLLRESET0,
    DRP_X16X20_MODE054_out,
    DRP_X16X20_MODE0,
    DRP_X16X20_MODE056_out,
    DRP_X16X20_MODE062_out,
    DRP_X16052_out,
    DRP_X16034_out,
    DRP_X160,
    DRP_X16060_out,
    SS,
    RST_RXUSRCLK_RESET,
    RST_DCLK_RESET,
    rst_txsync_start,
    pipe_rst_fsm,
    O1,
    rst_gtreset,
    O2,
    O3,
    p_0_in45_in,
    p_0_in27_in,
    p_0_in17_in,
    p_0_in3_in,
    p_0_in43_in,
    p_0_in25_in,
    p_0_in15_in,
    p_0_in2_in,
    p_0_in53_in,
    p_0_in35_in,
    p_0_in55_in,
    p_0_in61_in,
    p_0_in51_in,
    p_0_in33_in,
    p_0_in6_in,
    p_0_in59_in,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    D,
    I1,
    I2,
    I3,
    I4,
    I5,
    pipe_rxusrclk_in,
    pipe_dclk_in,
    pipe_qrst_idle,
    I6,
    I7);
  output [0:0]Q;
  output GT_CPLLPD046_out;
  output GT_CPLLPD028_out;
  output GT_CPLLPD018_out;
  output GT_CPLLPD0;
  output GT_CPLLRESET044_out;
  output p_0_in__0;
  output GT_CPLLRESET026_out;
  output GT_CPLLRESET016_out;
  output GT_CPLLRESET0;
  output DRP_X16X20_MODE054_out;
  output DRP_X16X20_MODE0;
  output DRP_X16X20_MODE056_out;
  output DRP_X16X20_MODE062_out;
  output DRP_X16052_out;
  output DRP_X16034_out;
  output DRP_X160;
  output DRP_X16060_out;
  output [0:0]SS;
  output RST_RXUSRCLK_RESET;
  output RST_DCLK_RESET;
  output rst_txsync_start;
  output [3:0]pipe_rst_fsm;
  output O1;
  output rst_gtreset;
  output O2;
  output O3;
  input p_0_in45_in;
  input p_0_in27_in;
  input p_0_in17_in;
  input p_0_in3_in;
  input p_0_in43_in;
  input p_0_in25_in;
  input p_0_in15_in;
  input p_0_in2_in;
  input p_0_in53_in;
  input p_0_in35_in;
  input p_0_in55_in;
  input p_0_in61_in;
  input p_0_in51_in;
  input p_0_in33_in;
  input p_0_in6_in;
  input p_0_in59_in;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input [3:0]D;
  input [3:0]I1;
  input [3:0]I2;
  input [3:0]I3;
  input [3:0]I4;
  input [3:0]I5;
  input pipe_rxusrclk_in;
  input pipe_dclk_in;
  input pipe_qrst_idle;
  input [3:0]I6;
  input I7;

  wire [3:0]D;
  wire DRP_X160;
  wire DRP_X16034_out;
  wire DRP_X16052_out;
  wire DRP_X16060_out;
  wire DRP_X16X20_MODE0;
  wire DRP_X16X20_MODE054_out;
  wire DRP_X16X20_MODE056_out;
  wire DRP_X16X20_MODE062_out;
  wire GT_CPLLPD0;
  wire GT_CPLLPD018_out;
  wire GT_CPLLPD028_out;
  wire GT_CPLLPD046_out;
  wire GT_CPLLRESET0;
  wire GT_CPLLRESET016_out;
  wire GT_CPLLRESET026_out;
  wire GT_CPLLRESET044_out;
  wire [3:0]I1;
  wire [3:0]I2;
  wire [3:0]I3;
  wire [3:0]I4;
  wire [3:0]I5;
  wire [3:0]I6;
  wire I7;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]Q;
  wire RST_DRP_X16X20_MODE0;
  wire [0:0]SS;
  wire [5:0]cfg_wait_cnt_reg__0;
  wire [3:0]cplllock_reg1;
  wire [3:0]cplllock_reg2;
  wire dclk_rst_reg1;
  wire dclk_rst_reg2;
  wire [3:0]drp_done_reg1;
  wire [3:0]drp_done_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_FSM_onehot_fsm[0]_i_1 ;
  wire \n_0_FSM_onehot_fsm[0]_i_2 ;
  wire \n_0_FSM_onehot_fsm[0]_i_3 ;
  wire \n_0_FSM_onehot_fsm[14]_i_1 ;
  wire \n_0_FSM_onehot_fsm[14]_i_2 ;
  wire \n_0_FSM_onehot_fsm[15]_i_1 ;
  wire \n_0_FSM_onehot_fsm[15]_i_2 ;
  wire \n_0_FSM_onehot_fsm[15]_i_3 ;
  wire \n_0_FSM_onehot_fsm[15]_i_4 ;
  wire \n_0_FSM_onehot_fsm[16]_i_1 ;
  wire \n_0_FSM_onehot_fsm[16]_i_2 ;
  wire \n_0_FSM_onehot_fsm[16]_i_3 ;
  wire \n_0_FSM_onehot_fsm[17]_i_2 ;
  wire \n_0_FSM_onehot_fsm[17]_i_3 ;
  wire \n_0_FSM_onehot_fsm[17]_i_4 ;
  wire \n_0_FSM_onehot_fsm[17]_i_5 ;
  wire \n_0_FSM_onehot_fsm[17]_i_6 ;
  wire \n_0_FSM_onehot_fsm[17]_i_7 ;
  wire \n_0_FSM_onehot_fsm[1]_i_1 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2 ;
  wire \n_0_FSM_onehot_fsm[1]_i_3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3 ;
  wire \n_0_FSM_onehot_fsm[6]_i_1 ;
  wire \n_0_FSM_onehot_fsm[6]_i_2 ;
  wire \n_0_FSM_onehot_fsm[9]_i_1 ;
  wire \n_0_FSM_onehot_fsm[9]_i_2 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire \n_0_FSM_onehot_fsm_reg[14] ;
  wire \n_0_FSM_onehot_fsm_reg[15] ;
  wire \n_0_FSM_onehot_fsm_reg[16] ;
  wire \n_0_FSM_onehot_fsm_reg[1] ;
  wire \n_0_FSM_onehot_fsm_reg[3] ;
  wire \n_0_FSM_onehot_fsm_reg[4] ;
  wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_onehot_fsm_reg[6] ;
  wire \n_0_FSM_onehot_fsm_reg[9] ;
  wire \n_0_cfg_wait_cnt[1]_i_2 ;
  wire \n_0_cfg_wait_cnt[2]_i_2 ;
  wire \n_0_cfg_wait_cnt[3]_i_2 ;
  wire n_0_cpllpd_i_1__3;
  wire n_0_cpllpd_i_2;
  wire n_0_cpllpd_i_3;
  wire n_0_cpllpd_i_4;
  wire n_0_cpllpd_i_5;
  wire n_0_cpllreset_i_1;
  wire n_0_cpllreset_i_2;
  wire n_0_cpllreset_i_3;
  wire n_0_cpllreset_i_4;
  wire n_0_dclk_rst_reg1_i_1;
  wire n_0_gtreset_i_1;
  wire n_0_gtreset_i_2;
  wire n_0_gtreset_i_3;
  wire n_0_gtreset_i_4;
  wire n_0_gtreset_i_5;
  wire n_0_gtreset_i_6;
  wire n_0_gtreset_i_7;
  wire \n_0_pipe_rst_fsm[1]_INST_0_i_1 ;
  wire \n_0_pipe_rst_fsm[1]_INST_0_i_2 ;
  wire \n_0_pipe_rst_fsm[2]_INST_0_i_1 ;
  wire n_0_txsync_start_reg1_i_3;
  wire n_0_userrdy_i_1;
  wire n_0_userrdy_i_3;
  wire n_0_userrdy_i_4;
  wire n_0_userrdy_rep__0_i_1;
  wire n_0_userrdy_rep_i_1;
  wire p_0_in15_in;
  wire p_0_in17_in;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire p_0_in2_in;
  wire p_0_in33_in;
  wire p_0_in35_in;
  wire p_0_in3_in;
  wire p_0_in43_in;
  wire p_0_in45_in;
  wire p_0_in51_in;
  wire p_0_in53_in;
  wire p_0_in55_in;
  wire p_0_in59_in;
  wire p_0_in61_in;
  wire p_0_in6_in;
  wire p_0_in__0;
  wire [5:0]p_0_in__0_0;
  wire p_2_in;
  wire [3:0]phystatus_reg1;
  wire [3:0]phystatus_reg2;
  wire pipe_dclk_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire pipe_qrst_idle;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rxusrclk_in;
  wire qpll_idle_reg1;
  wire qpll_idle_reg2;
  wire [3:0]rate_idle_reg1;
  wire [3:0]rate_idle_reg2;
  wire [3:0]resetdone_reg1;
  wire [3:0]resetdone_reg2;
  wire rst_cpllpd;
  wire rst_drp_x16;
  wire rst_drp_x16x20_mode;
  wire rst_gtreset;
  wire rst_txsync_start;
  wire rst_userrdy;
  wire [3:0]rxcdrlock_reg1;
  wire [3:0]rxcdrlock_reg2;
  wire [3:0]rxpmaresetdone_reg1;
  wire [3:0]rxpmaresetdone_reg2;
  wire rxusrclk_rst_reg1;
  wire rxusrclk_rst_reg2;
  wire [3:0]txsync_done_reg1;
  wire [3:0]txsync_done_reg2;
  wire userrdy;

  assign RST_DCLK_RESET = dclk_rst_reg2;
  assign RST_RXUSRCLK_RESET = rxusrclk_rst_reg2;
LUT6 #(
    .INIT(64'h00000800000008C0)) 
     \FSM_onehot_fsm[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_3__3 ),
        .I1(\n_0_FSM_onehot_fsm[0]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm[0]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_fsm[0]_i_2 
       (.I0(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(Q),
        .O(\n_0_FSM_onehot_fsm[0]_i_2 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \FSM_onehot_fsm[0]_i_3 
       (.I0(cfg_wait_cnt_reg__0[5]),
        .I1(cfg_wait_cnt_reg__0[4]),
        .I2(cfg_wait_cnt_reg__0[3]),
        .I3(cfg_wait_cnt_reg__0[1]),
        .I4(cfg_wait_cnt_reg__0[0]),
        .I5(cfg_wait_cnt_reg__0[2]),
        .O(\n_0_FSM_onehot_fsm[0]_i_3 ));
LUT6 #(
    .INIT(64'h88F8888888888888)) 
     \FSM_onehot_fsm[14]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm_reg[15] ),
        .I4(\n_0_FSM_onehot_fsm_reg[9] ),
        .I5(mmcm_lock_reg2),
        .O(\n_0_FSM_onehot_fsm[14]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_fsm[14]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[16] ),
        .I1(\n_0_FSM_onehot_fsm_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(n_0_cpllreset_i_2),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(n_0_gtreset_i_2),
        .O(\n_0_FSM_onehot_fsm[14]_i_2 ));
LUT5 #(
    .INIT(32'h00000020)) 
     \FSM_onehot_fsm[15]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_reg[16] ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[15]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_reg[9] ),
        .I4(\n_0_FSM_onehot_fsm_reg[15] ),
        .I5(\n_0_FSM_onehot_fsm[3]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_2 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_fsm[15]_i_3 
       (.I0(phystatus_reg2[1]),
        .I1(phystatus_reg2[0]),
        .I2(\n_0_FSM_onehot_fsm[15]_i_4 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
     \FSM_onehot_fsm[15]_i_4 
       (.I0(phystatus_reg2[3]),
        .I1(phystatus_reg2[2]),
        .I2(resetdone_reg2[2]),
        .I3(resetdone_reg2[3]),
        .I4(resetdone_reg2[0]),
        .I5(resetdone_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[15]_i_4 ));
LUT5 #(
    .INIT(32'h8888F888)) 
     \FSM_onehot_fsm[16]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_7 ),
        .I1(\n_0_FSM_onehot_fsm[17]_i_6 ),
        .I2(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm_reg[15] ),
        .I4(\n_0_FSM_onehot_fsm_reg[9] ),
        .O(\n_0_FSM_onehot_fsm[16]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_fsm[16]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[16]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fsm[16]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(Q),
        .I3(\n_0_FSM_onehot_fsm_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm_reg[16] ),
        .O(\n_0_FSM_onehot_fsm[16]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \FSM_onehot_fsm[17]_i_1 
       (.I0(I7),
        .O(SS));
LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
     \FSM_onehot_fsm[17]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[17]_i_4 ),
        .I2(Q),
        .I3(\n_0_FSM_onehot_fsm[17]_i_5 ),
        .I4(\n_0_FSM_onehot_fsm[17]_i_6 ),
        .I5(\n_0_FSM_onehot_fsm[17]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[17]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_fsm[17]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_reg[0] ),
        .I3(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .O(\n_0_FSM_onehot_fsm[17]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm[17]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[17]_i_4 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[17]_i_5 
       (.I0(txsync_done_reg2[1]),
        .I1(txsync_done_reg2[0]),
        .I2(txsync_done_reg2[3]),
        .I3(txsync_done_reg2[2]),
        .O(\n_0_FSM_onehot_fsm[17]_i_5 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fsm[17]_i_6 
       (.I0(txsync_done_reg2[1]),
        .I1(txsync_done_reg2[0]),
        .I2(txsync_done_reg2[3]),
        .I3(txsync_done_reg2[2]),
        .O(\n_0_FSM_onehot_fsm[17]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_fsm[17]_i_7 
       (.I0(\n_0_FSM_onehot_fsm_reg[14] ),
        .I1(\n_0_FSM_onehot_fsm_reg[16] ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(n_0_cpllreset_i_2),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(n_0_gtreset_i_2),
        .O(\n_0_FSM_onehot_fsm[17]_i_7 ));
LUT6 #(
    .INIT(64'h000000F700000000)) 
     \FSM_onehot_fsm[1]_i_1 
       (.I0(cfg_wait_cnt_reg__0[5]),
        .I1(cfg_wait_cnt_reg__0[4]),
        .I2(\n_0_FSM_onehot_fsm[1]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm[1]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[1]_i_2 
       (.I0(cfg_wait_cnt_reg__0[2]),
        .I1(cfg_wait_cnt_reg__0[0]),
        .I2(cfg_wait_cnt_reg__0[1]),
        .I3(cfg_wait_cnt_reg__0[3]),
        .O(\n_0_FSM_onehot_fsm[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT5 #(
    .INIT(32'h00010000)) 
     \FSM_onehot_fsm[1]_i_3 
       (.I0(Q),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000030022)) 
     \FSM_onehot_fsm[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_2 ),
        .I1(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .I2(\n_0_FSM_onehot_fsm[3]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \FSM_onehot_fsm[3]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_4 ),
        .I1(Q),
        .I2(txsync_done_reg2[2]),
        .I3(txsync_done_reg2[3]),
        .I4(txsync_done_reg2[0]),
        .I5(txsync_done_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_fsm[3]_i_3 
       (.I0(Q),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_3 ));
LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
     \FSM_onehot_fsm[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_3__3 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_4 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm[4]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(Q),
        .O(\n_0_FSM_onehot_fsm[4]_i_2 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_fsm[4]_i_3__3 
       (.I0(cplllock_reg2[1]),
        .I1(cplllock_reg2[0]),
        .I2(\n_0_FSM_onehot_fsm[4]_i_5__3 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \FSM_onehot_fsm[4]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm[0]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fsm[4]_i_5__3 
       (.I0(cplllock_reg2[3]),
        .I1(cplllock_reg2[2]),
        .I2(resetdone_reg2[2]),
        .I3(resetdone_reg2[3]),
        .I4(resetdone_reg2[0]),
        .I5(resetdone_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__3 ));
LUT6 #(
    .INIT(64'h00000080000C0080)) 
     \FSM_onehot_fsm[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(Q),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[5]_i_2 
       (.I0(rate_idle_reg2[1]),
        .I1(rate_idle_reg2[0]),
        .I2(rate_idle_reg2[3]),
        .I3(rate_idle_reg2[2]),
        .O(\n_0_FSM_onehot_fsm[5]_i_2 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[5]_i_3 
       (.I0(cplllock_reg2[1]),
        .I1(cplllock_reg2[0]),
        .I2(cplllock_reg2[3]),
        .I3(cplllock_reg2[2]),
        .O(\n_0_FSM_onehot_fsm[5]_i_3 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_onehot_fsm[6]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[17]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[6]_i_2 ),
        .I2(rate_idle_reg2[2]),
        .I3(rate_idle_reg2[3]),
        .I4(rate_idle_reg2[0]),
        .I5(rate_idle_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[6]_i_2 
       (.I0(Q),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[6]_i_2 ));
LUT5 #(
    .INIT(32'hAAAAAEAA)) 
     \FSM_onehot_fsm[9]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[9]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_reg[9] ),
        .I4(mmcm_lock_reg2),
        .O(\n_0_FSM_onehot_fsm[9]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_fsm[9]_i_2 
       (.I0(n_0_gtreset_i_3),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(n_0_gtreset_i_2),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[9]_i_2 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[0]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[14]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[14] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[15]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[15] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[16]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[16] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[17]_i_2 ),
        .Q(Q),
        .R(SS));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[6]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[6] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[9]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[9] ),
        .R(SS));
LUT6 #(
    .INIT(64'h0000000000020000)) 
     RST_DRP_X16X20_MODE_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(Q),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .O(RST_DRP_X16X20_MODE0));
FDRE RST_DRP_X16X20_MODE_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_X16X20_MODE0),
        .Q(rst_drp_x16x20_mode),
        .R(SS));
LUT6 #(
    .INIT(64'h0000000000020000)) 
     RST_DRP_X16_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(Q),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .O(p_2_in));
FDRE RST_DRP_X16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_2_in),
        .Q(rst_drp_x16),
        .R(SS));
LUT6 #(
    .INIT(64'hF444444444444444)) 
     \cfg_wait_cnt[0]_i_1 
       (.I0(cfg_wait_cnt_reg__0[0]),
        .I1(\n_0_FSM_onehot_fsm[1]_i_3 ),
        .I2(\n_0_cfg_wait_cnt[1]_i_2 ),
        .I3(cfg_wait_cnt_reg__0[3]),
        .I4(cfg_wait_cnt_reg__0[2]),
        .I5(cfg_wait_cnt_reg__0[1]),
        .O(p_0_in__0_0[0]));
LUT6 #(
    .INIT(64'h8080FF80FF000000)) 
     \cfg_wait_cnt[1]_i_1 
       (.I0(cfg_wait_cnt_reg__0[2]),
        .I1(cfg_wait_cnt_reg__0[3]),
        .I2(\n_0_cfg_wait_cnt[1]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm[1]_i_3 ),
        .I4(cfg_wait_cnt_reg__0[1]),
        .I5(cfg_wait_cnt_reg__0[0]),
        .O(p_0_in__0_0[1]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \cfg_wait_cnt[1]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[1]_i_3 ),
        .I1(cfg_wait_cnt_reg__0[5]),
        .I2(cfg_wait_cnt_reg__0[4]),
        .O(\n_0_cfg_wait_cnt[1]_i_2 ));
LUT6 #(
    .INIT(64'hFF0080000000FF00)) 
     \cfg_wait_cnt[2]_i_1 
       (.I0(cfg_wait_cnt_reg__0[3]),
        .I1(cfg_wait_cnt_reg__0[4]),
        .I2(cfg_wait_cnt_reg__0[5]),
        .I3(\n_0_FSM_onehot_fsm[1]_i_3 ),
        .I4(\n_0_cfg_wait_cnt[2]_i_2 ),
        .I5(cfg_wait_cnt_reg__0[2]),
        .O(p_0_in__0_0[2]));
LUT2 #(
    .INIT(4'h7)) 
     \cfg_wait_cnt[2]_i_2 
       (.I0(cfg_wait_cnt_reg__0[0]),
        .I1(cfg_wait_cnt_reg__0[1]),
        .O(\n_0_cfg_wait_cnt[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT5 #(
    .INIT(32'hF08000F0)) 
     \cfg_wait_cnt[3]_i_1 
       (.I0(cfg_wait_cnt_reg__0[4]),
        .I1(cfg_wait_cnt_reg__0[5]),
        .I2(\n_0_FSM_onehot_fsm[1]_i_3 ),
        .I3(\n_0_cfg_wait_cnt[3]_i_2 ),
        .I4(cfg_wait_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \cfg_wait_cnt[3]_i_2 
       (.I0(cfg_wait_cnt_reg__0[1]),
        .I1(cfg_wait_cnt_reg__0[0]),
        .I2(cfg_wait_cnt_reg__0[2]),
        .O(\n_0_cfg_wait_cnt[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT4 #(
    .INIT(16'h88A2)) 
     \cfg_wait_cnt[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[1]_i_3 ),
        .I1(cfg_wait_cnt_reg__0[4]),
        .I2(cfg_wait_cnt_reg__0[5]),
        .I3(\n_0_FSM_onehot_fsm[1]_i_2 ),
        .O(p_0_in__0_0[4]));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT4 #(
    .INIT(16'hF200)) 
     \cfg_wait_cnt[5]_i_1 
       (.I0(cfg_wait_cnt_reg__0[4]),
        .I1(\n_0_FSM_onehot_fsm[1]_i_2 ),
        .I2(cfg_wait_cnt_reg__0[5]),
        .I3(\n_0_FSM_onehot_fsm[1]_i_3 ),
        .O(p_0_in__0_0[5]));
(* counter = "5" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(cfg_wait_cnt_reg__0[0]),
        .R(SS));
(* counter = "5" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(cfg_wait_cnt_reg__0[1]),
        .R(SS));
(* counter = "5" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(cfg_wait_cnt_reg__0[2]),
        .R(SS));
(* counter = "5" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(cfg_wait_cnt_reg__0[3]),
        .R(SS));
(* counter = "5" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[4]),
        .Q(cfg_wait_cnt_reg__0[4]),
        .R(SS));
(* counter = "5" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[5]),
        .Q(cfg_wait_cnt_reg__0[5]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1[0]),
        .Q(cplllock_reg1[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1[1]),
        .Q(cplllock_reg1[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1[2]),
        .Q(cplllock_reg1[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1[3]),
        .Q(cplllock_reg1[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[0]),
        .Q(cplllock_reg2[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[1]),
        .Q(cplllock_reg2[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[2]),
        .Q(cplllock_reg2[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \cplllock_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[3]),
        .Q(cplllock_reg2[3]),
        .R(SS));
LUT6 #(
    .INIT(64'h0000001000101000)) 
     cpllpd_i_1__3
       (.I0(n_0_cpllpd_i_2),
        .I1(n_0_cpllpd_i_3),
        .I2(n_0_cpllpd_i_4),
        .I3(n_0_cpllpd_i_5),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[9] ),
        .O(n_0_cpllpd_i_1__3));
LUT6 #(
    .INIT(64'hFFFEFFFEFFFEAAA8)) 
     cpllpd_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(Q),
        .I4(\n_0_FSM_onehot_fsm_reg[6] ),
        .I5(n_0_gtreset_i_3),
        .O(n_0_cpllpd_i_2));
LUT5 #(
    .INIT(32'hFFEAEAC0)) 
     cpllpd_i_3
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(Q),
        .I3(\n_0_FSM_onehot_fsm_reg[14] ),
        .I4(\n_0_FSM_onehot_fsm_reg[16] ),
        .O(n_0_cpllpd_i_3));
LUT6 #(
    .INIT(64'h0010001000101010)) 
     cpllpd_i_4
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[15] ),
        .I2(rst_cpllpd),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(Q),
        .O(n_0_cpllpd_i_4));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     cpllpd_i_5
       (.I0(n_0_gtreset_i_3),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(Q),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(n_0_cpllpd_i_5));
FDSE #(
    .INIT(1'b1)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_cpllpd_i_1__3),
        .Q(rst_cpllpd),
        .S(SS));
LUT6 #(
    .INIT(64'hAAAAABBEAAAAA882)) 
     cpllreset_i_1
       (.I0(\n_0_FSM_onehot_fsm[4]_i_4 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_2 ),
        .I2(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .I3(n_0_cpllreset_i_2),
        .I4(n_0_cpllreset_i_3),
        .I5(p_0_in__0),
        .O(n_0_cpllreset_i_1));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT2 #(
    .INIT(4'hE)) 
     cpllreset_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(n_0_cpllreset_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEE0)) 
     cpllreset_i_3
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(n_0_gtreset_i_3),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_reg[9] ),
        .I4(n_0_cpllpd_i_3),
        .I5(n_0_cpllreset_i_4),
        .O(n_0_cpllreset_i_3));
LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
     cpllreset_i_4
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(n_0_cpllreset_i_4));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_cpllreset_i_1),
        .Q(p_0_in__0),
        .R(SS));
LUT3 #(
    .INIT(8'h10)) 
     dclk_rst_reg1_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm[1]_i_3 ),
        .O(n_0_dclk_rst_reg1_i_1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     dclk_rst_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(dclk_rst_reg1),
        .S(n_0_dclk_rst_reg1_i_1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     dclk_rst_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(dclk_rst_reg1),
        .Q(dclk_rst_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3[0]),
        .Q(drp_done_reg1[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3[1]),
        .Q(drp_done_reg1[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3[2]),
        .Q(drp_done_reg1[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3[3]),
        .Q(drp_done_reg1[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[0]),
        .Q(drp_done_reg2[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[1]),
        .Q(drp_done_reg2[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[2]),
        .Q(drp_done_reg2[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1[3]),
        .Q(drp_done_reg2[3]),
        .R(SS));
LUT6 #(
    .INIT(64'hAAAAABBEAAAAA882)) 
     gtreset_i_1
       (.I0(\n_0_FSM_onehot_fsm[4]_i_4 ),
        .I1(n_0_gtreset_i_2),
        .I2(n_0_gtreset_i_3),
        .I3(n_0_cpllreset_i_2),
        .I4(n_0_gtreset_i_4),
        .I5(rst_gtreset),
        .O(n_0_gtreset_i_1));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     gtreset_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(Q),
        .I3(\n_0_FSM_onehot_fsm_reg[15] ),
        .I4(\n_0_FSM_onehot_fsm_reg[9] ),
        .O(n_0_gtreset_i_2));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT2 #(
    .INIT(4'hE)) 
     gtreset_i_3
       (.I0(\n_0_FSM_onehot_fsm_reg[14] ),
        .I1(\n_0_FSM_onehot_fsm_reg[16] ),
        .O(n_0_gtreset_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
     gtreset_i_4
       (.I0(n_0_gtreset_i_5),
        .I1(n_0_gtreset_i_6),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_reg[15] ),
        .I4(\n_0_FSM_onehot_fsm_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(n_0_gtreset_i_4));
LUT6 #(
    .INIT(64'hFFFFFFEAFFEAEAC0)) 
     gtreset_i_5
       (.I0(n_0_gtreset_i_7),
        .I1(\n_0_FSM_onehot_fsm_reg[16] ),
        .I2(\n_0_FSM_onehot_fsm_reg[14] ),
        .I3(Q),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(n_0_gtreset_i_5));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtreset_i_6
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(n_0_gtreset_i_6));
LUT2 #(
    .INIT(4'hE)) 
     gtreset_i_7
       (.I0(\n_0_FSM_onehot_fsm_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm_reg[15] ),
        .O(n_0_gtreset_i_7));
FDRE #(
    .INIT(1'b0)) 
     gtreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_gtreset_i_1),
        .Q(rst_gtreset),
        .R(SS));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_1 
       (.I0(rst_cpllpd),
        .I1(p_0_in45_in),
        .O(GT_CPLLPD046_out));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_1__0 
       (.I0(rst_cpllpd),
        .I1(p_0_in27_in),
        .O(GT_CPLLPD028_out));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_1__1 
       (.I0(rst_cpllpd),
        .I1(p_0_in17_in),
        .O(GT_CPLLPD018_out));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_1__2 
       (.I0(rst_cpllpd),
        .I1(p_0_in3_in),
        .O(GT_CPLLPD0));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_2 
       (.I0(p_0_in__0),
        .I1(p_0_in43_in),
        .O(GT_CPLLRESET044_out));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_2__0 
       (.I0(p_0_in__0),
        .I1(p_0_in25_in),
        .O(GT_CPLLRESET026_out));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_2__1 
       (.I0(p_0_in__0),
        .I1(p_0_in15_in),
        .O(GT_CPLLRESET016_out));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_channel.gtxe2_channel_i_i_2__2 
       (.I0(p_0_in__0),
        .I1(p_0_in2_in),
        .O(GT_CPLLRESET0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I4[0]),
        .Q(phystatus_reg1[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I4[1]),
        .Q(phystatus_reg1[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I4[2]),
        .Q(phystatus_reg1[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I4[3]),
        .Q(phystatus_reg1[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[0]),
        .Q(phystatus_reg2[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[1]),
        .Q(phystatus_reg2[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[2]),
        .Q(phystatus_reg2[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \phystatus_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1[3]),
        .Q(phystatus_reg2[3]),
        .R(SS));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \pipe_rst_fsm[0]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[16] ),
        .I1(\n_0_FSM_onehot_fsm_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(pipe_rst_fsm[0]));
LUT6 #(
    .INIT(64'hFFFFFFFF00001110)) 
     \pipe_rst_fsm[1]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(\n_0_pipe_rst_fsm[1]_INST_0_i_1 ),
        .O(pipe_rst_fsm[1]));
LUT6 #(
    .INIT(64'h0002000200000002)) 
     \pipe_rst_fsm[1]_INST_0_i_1 
       (.I0(\n_0_pipe_rst_fsm[1]_INST_0_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(\n_0_FSM_onehot_fsm_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(Q),
        .I5(\n_0_FSM_onehot_fsm_reg[15] ),
        .O(\n_0_pipe_rst_fsm[1]_INST_0_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \pipe_rst_fsm[1]_INST_0_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_pipe_rst_fsm[1]_INST_0_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \pipe_rst_fsm[2]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .O(pipe_rst_fsm[2]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \pipe_rst_fsm[2]_INST_0_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_reg[15] ),
        .I4(\n_0_FSM_onehot_fsm_reg[9] ),
        .O(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \pipe_rst_fsm[3]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[15] ),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(\n_0_FSM_onehot_fsm_reg[16] ),
        .I3(\n_0_FSM_onehot_fsm_reg[14] ),
        .O(pipe_rst_fsm[3]));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     pipe_rst_idle_INST_0
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(Q),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .I5(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qpll_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_qrst_idle),
        .Q(qpll_idle_reg1),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qpll_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpll_idle_reg1),
        .Q(qpll_idle_reg2),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2[0]),
        .Q(rate_idle_reg1[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2[1]),
        .Q(rate_idle_reg1[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2[2]),
        .Q(rate_idle_reg1[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2[3]),
        .Q(rate_idle_reg1[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[0]),
        .Q(rate_idle_reg2[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[1]),
        .Q(rate_idle_reg2[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[2]),
        .Q(rate_idle_reg2[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_idle_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1[3]),
        .Q(rate_idle_reg2[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(resetdone_reg1[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(resetdone_reg1[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(resetdone_reg1[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(resetdone_reg1[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[0]),
        .Q(resetdone_reg2[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[1]),
        .Q(resetdone_reg2[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[2]),
        .Q(resetdone_reg2[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \resetdone_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1[3]),
        .Q(resetdone_reg2[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I6[0]),
        .Q(rxcdrlock_reg1[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I6[1]),
        .Q(rxcdrlock_reg1[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I6[2]),
        .Q(rxcdrlock_reg1[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I6[3]),
        .Q(rxcdrlock_reg1[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[0]),
        .Q(rxcdrlock_reg2[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[1]),
        .Q(rxcdrlock_reg2[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[2]),
        .Q(rxcdrlock_reg2[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1[3]),
        .Q(rxcdrlock_reg2[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxpmaresetdone_reg1[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[0]),
        .Q(rxpmaresetdone_reg2[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[1]),
        .Q(rxpmaresetdone_reg2[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[2]),
        .Q(rxpmaresetdone_reg2[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rxpmaresetdone_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1[3]),
        .Q(rxpmaresetdone_reg2[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     rxusrclk_rst_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0),
        .Q(rxusrclk_rst_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b0)) 
     rxusrclk_rst_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxusrclk_rst_reg1),
        .Q(rxusrclk_rst_reg2),
        .S(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I5[0]),
        .Q(txsync_done_reg1[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I5[1]),
        .Q(txsync_done_reg1[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I5[2]),
        .Q(txsync_done_reg1[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I5[3]),
        .Q(txsync_done_reg1[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[0]),
        .Q(txsync_done_reg2[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[1]),
        .Q(txsync_done_reg2[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[2]),
        .Q(txsync_done_reg2[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txsync_done_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1[3]),
        .Q(txsync_done_reg2[3]),
        .R(SS));
LUT6 #(
    .INIT(64'h000000000000F800)) 
     txsync_start_reg1_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(n_0_gtreset_i_3),
        .I2(n_0_txsync_start_reg1_i_3),
        .I3(\n_0_pipe_rst_fsm[1]_INST_0_i_2 ),
        .I4(Q),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(rst_txsync_start));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT5 #(
    .INIT(32'hAAAAAFA8)) 
     txsync_start_reg1_i_3
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_reg[15] ),
        .I2(\n_0_FSM_onehot_fsm_reg[9] ),
        .I3(\n_0_FSM_onehot_fsm_reg[16] ),
        .I4(\n_0_FSM_onehot_fsm_reg[14] ),
        .O(n_0_txsync_start_reg1_i_3));
LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
     userrdy_i_1
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I4(userrdy),
        .I5(rst_userrdy),
        .O(n_0_userrdy_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEF9)) 
     userrdy_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[15] ),
        .I1(n_0_cpllreset_i_2),
        .I2(n_0_userrdy_i_3),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(\n_0_FSM_onehot_fsm[3]_i_3 ),
        .I5(n_0_userrdy_i_4),
        .O(userrdy));
LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
     userrdy_i_3
       (.I0(n_0_cpllpd_i_3),
        .I1(\n_0_FSM_onehot_fsm[4]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[9] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(n_0_userrdy_i_3));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     userrdy_i_4
       (.I0(\n_0_FSM_onehot_fsm_reg[16] ),
        .I1(\n_0_FSM_onehot_fsm_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .O(n_0_userrdy_i_4));
FDRE #(
    .INIT(1'b0)) 
     userrdy_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_userrdy_i_1),
        .Q(rst_userrdy),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_userrdy_rep_i_1),
        .Q(O2),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep__0
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_userrdy_rep__0_i_1),
        .Q(O3),
        .R(SS));
LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
     userrdy_rep__0_i_1
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I4(userrdy),
        .I5(rst_userrdy),
        .O(n_0_userrdy_rep__0_i_1));
LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
     userrdy_rep_i_1
       (.I0(mmcm_lock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[9] ),
        .I2(\n_0_FSM_onehot_fsm_reg[15] ),
        .I3(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I4(userrdy),
        .I5(rst_userrdy),
        .O(n_0_userrdy_rep_i_1));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1
       (.I0(rst_drp_x16),
        .I1(p_0_in51_in),
        .O(DRP_X16052_out));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__0
       (.I0(rst_drp_x16),
        .I1(p_0_in33_in),
        .O(DRP_X16034_out));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__1
       (.I0(rst_drp_x16),
        .I1(p_0_in6_in),
        .O(DRP_X160));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__2
       (.I0(rst_drp_x16),
        .I1(p_0_in59_in),
        .O(DRP_X16060_out));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in53_in),
        .O(DRP_X16X20_MODE054_out));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__0
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in35_in),
        .O(DRP_X16X20_MODE0));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__1
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in55_in),
        .O(DRP_X16X20_MODE056_out));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__2
       (.I0(rst_drp_x16x20_mode),
        .I1(p_0_in61_in),
        .O(DRP_X16X20_MODE062_out));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_sync" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_sync
   (Q,
    O1,
    O2,
    O3,
    RST_TXSYNC_DONE,
    O4,
    user_active_lane,
    p_0_in__0,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    SYNC_TXDLYSRESETDONE,
    SYNC_TXPHINITDONE,
    SYNC_TXPHALIGNDONE,
    SYNC_GEN3,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE,
    SYNC_RXPHALIGNDONE_M,
    SYNC_RXPHALIGNDONE_S,
    p_0_in7_in,
    p_1_in8_in);
  output [5:0]Q;
  output O1;
  output O2;
  output O3;
  output [0:0]RST_TXSYNC_DONE;
  output O4;
  input [0:0]user_active_lane;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input SYNC_TXDLYSRESETDONE;
  input SYNC_TXPHINITDONE;
  input SYNC_TXPHALIGNDONE;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE;
  input SYNC_RXPHALIGNDONE_M;
  input SYNC_RXPHALIGNDONE_S;
  input p_0_in7_in;
  input p_1_in8_in;

  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]PIPE_RXELECIDLE;
  wire [5:0]Q;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNC_START;
  wire fsm_tx1;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_1 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_1 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2 ;
  wire \n_0_txsync_fsm.txdlyen_i_1 ;
  wire \n_0_txsync_fsm.txdlyen_i_2 ;
  wire \n_0_txsync_fsm.txdlyen_i_3 ;
  wire \n_0_txsync_fsm.txdlyen_i_4 ;
  wire \n_0_txsync_fsm.txdlyen_i_5 ;
  wire \n_0_txsync_fsm.txsync_done_i_1 ;
  wire \n_0_txsync_fsm.txsync_done_i_2 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;
  wire [0:0]user_active_lane;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_7__1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_8 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_9 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O3));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_M),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'hF222FFFF)) 
     \txsync_fsm.fsm_tx[0]_i_1 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(fsm_tx1),
        .I4(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_1 ));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_1 ));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1 ));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1 ));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(fsm_tx1),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1 ));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx1));
LUT6 #(
    .INIT(64'hA8A888A808088808)) 
     \txsync_fsm.fsm_tx[5]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I1(Q[4]),
        .I2(user_active_lane),
        .I3(txphaligndone_reg2),
        .I4(txphaligndone_reg3),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[0]_i_1 ),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[1]_i_1 ),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1 ),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1 ),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1 ),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1 ),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     \txsync_fsm.txdlyen_i_1 
       (.I0(\n_0_txsync_fsm.txdlyen_i_2 ),
        .I1(\n_0_txsync_fsm.txdlyen_i_3 ),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(\n_0_txsync_fsm.txdlyen_i_4 ),
        .I5(O4),
        .O(\n_0_txsync_fsm.txdlyen_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txdlyen_i_2 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txdlyen_i_3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txdlyen_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \txsync_fsm.txdlyen_i_4 
       (.I0(txsync_start_reg2),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_5 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_txsync_fsm.txdlyen_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txdlyen_i_5 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\n_0_txsync_fsm.txdlyen_i_5 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txdlyen_i_1 ),
        .Q(O4),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h22A2FFFF22A20000)) 
     \txsync_fsm.txsync_done_i_1 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2 ),
        .I1(user_active_lane),
        .I2(txphaligndone_reg2),
        .I3(txphaligndone_reg3),
        .I4(\n_0_txsync_fsm.txdlyen_i_4 ),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.txsync_done_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\n_0_txsync_fsm.txsync_done_i_2 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_sync" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_sync_41
   (Q,
    O1,
    O2,
    O3,
    RST_TXSYNC_DONE,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    SYNC_TXDLYSRESETDONE,
    SYNC_TXPHINITDONE,
    SYNC_TXPHALIGNDONE,
    SYNC_GEN3,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE,
    SYNC_RXPHALIGNDONE_M,
    SYNC_RXPHALIGNDONE_S);
  output [5:0]Q;
  output O1;
  output O2;
  output O3;
  output [0:0]RST_TXSYNC_DONE;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input SYNC_TXDLYSRESETDONE;
  input SYNC_TXPHINITDONE;
  input SYNC_TXPHALIGNDONE;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE;
  input SYNC_RXPHALIGNDONE_M;
  input SYNC_RXPHALIGNDONE_S;

  wire O1;
  wire O2;
  wire O3;
  wire [0:0]PIPE_RXELECIDLE;
  wire [5:0]Q;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNC_START;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_1__0 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_1__0 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1__0 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1__0 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1__0 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__0 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1__0 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_3 ;
  wire \n_0_txsync_fsm.txsync_done_i_4 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_7__0__0 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_8__0 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_9__0 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O3));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_M),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__0 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_1__0 ));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1__0 ));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__0 ),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1__0 ));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__0 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__0 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__0 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(Q[4]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[0]_i_1__0 ),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[1]_i_1__0 ),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1__0 ),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1__0 ),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1__0 ),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1__0 ),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00000A0300000A00)) 
     \txsync_fsm.txsync_done_i_1__0 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__0 ),
        .I1(\n_0_txsync_fsm.txsync_done_i_3 ),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(\n_0_txsync_fsm.txsync_done_i_4 ),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_2__0 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__0 ));
LUT3 #(
    .INIT(8'hFD)) 
     \txsync_fsm.txsync_done_i_3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(txsync_start_reg2),
        .O(\n_0_txsync_fsm.txsync_done_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_4 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__0 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_sync" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_sync_47
   (Q,
    O1,
    O2,
    O3,
    RST_TXSYNC_DONE,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    SYNC_TXDLYSRESETDONE,
    SYNC_TXPHINITDONE,
    SYNC_TXPHALIGNDONE,
    SYNC_GEN3,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE,
    SYNC_RXPHALIGNDONE_M,
    SYNC_RXPHALIGNDONE_S);
  output [5:0]Q;
  output O1;
  output O2;
  output O3;
  output [0:0]RST_TXSYNC_DONE;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input SYNC_TXDLYSRESETDONE;
  input SYNC_TXPHINITDONE;
  input SYNC_TXPHALIGNDONE;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE;
  input SYNC_RXPHALIGNDONE_M;
  input SYNC_RXPHALIGNDONE_S;

  wire O1;
  wire O2;
  wire O3;
  wire [0:0]PIPE_RXELECIDLE;
  wire [5:0]Q;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNC_START;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_1__1 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_1__1 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1__1 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1__1 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1__1 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__1 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1__1 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_4__0 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_10 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_8__1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_9__1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_M),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__1 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_1__1 ));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1__1 ));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__1 ),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1__1 ));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__1 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__1 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__1 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(Q[4]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[0]_i_1__1 ),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[1]_i_1__1 ),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1__1 ),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1__1 ),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1__1 ),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1__1 ),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00000A0300000A00)) 
     \txsync_fsm.txsync_done_i_1__1 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__1 ),
        .I1(\n_0_txsync_fsm.txsync_done_i_3__0 ),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(\n_0_txsync_fsm.txsync_done_i_4__0 ),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_2__1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__1 ));
LUT3 #(
    .INIT(8'hFD)) 
     \txsync_fsm.txsync_done_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(txsync_start_reg2),
        .O(\n_0_txsync_fsm.txsync_done_i_3__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_4__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_4__0 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__1 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_sync" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_sync_53
   (Q,
    O1,
    O2,
    O3,
    RST_TXSYNC_DONE,
    p_0_in7_in,
    p_1_in8_in,
    p_0_in__0,
    SYNC_TXSYNC_START,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    SYNC_TXDLYSRESETDONE,
    I1,
    txsyncallin,
    SYNC_GEN3,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE,
    I2,
    I3);
  output [5:0]Q;
  output O1;
  output O2;
  output O3;
  output [0:0]RST_TXSYNC_DONE;
  input p_0_in7_in;
  input p_1_in8_in;
  input p_0_in__0;
  input SYNC_TXSYNC_START;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input SYNC_TXDLYSRESETDONE;
  input I1;
  input txsyncallin;
  input SYNC_GEN3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE;
  input I2;
  input I3;

  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]PIPE_RXELECIDLE;
  wire [5:0]Q;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire SYNC_GEN3;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXSYNC_START;
  wire fsm_tx22_out;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_1__2 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_1__2 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1__2 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1__2 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1__2 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__2 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1__2 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_4__1 ;
  wire p_0_in7_in;
  wire p_0_in__0;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncallin;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_GEN3),
        .Q(gen3_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_10__0 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_8__2 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_channel.gtxe2_channel_i_i_9__2 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXDLYSRESETDONE),
        .Q(rxdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(rxphaligndone_m_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3),
        .Q(rxphaligndone_s_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_donem_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXDLYSRESETDONE),
        .Q(txdlysresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncallin),
        .Q(txphaligndone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(txphinitdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'hF2FF)) 
     \txsync_fsm.fsm_tx[0]_i_1__2 
       (.I0(Q[0]),
        .I1(txsync_start_reg2),
        .I2(Q[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_1__2 ));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[1]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[1]),
        .I4(mmcm_lock_reg2),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hAAAA80AA80808080)) 
     \txsync_fsm.fsm_tx[2]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(Q[1]),
        .I2(mmcm_lock_reg2),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(Q[2]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \txsync_fsm.fsm_tx[3]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[2]),
        .I4(txdlysresetdone_reg2),
        .I5(txdlysresetdone_reg3),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1__2 ));
LUT5 #(
    .INIT(32'h8080AA80)) 
     \txsync_fsm.fsm_tx[4]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(Q[3]),
        .I2(fsm_tx22_out),
        .I3(Q[4]),
        .I4(\n_0_txsync_fsm.fsm_tx[4]_i_3__2 ),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1__2 ));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_2__2 
       (.I0(txphinitdone_reg3),
        .I1(txphinitdone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(fsm_tx22_out));
LUT4 #(
    .INIT(16'hF444)) 
     \txsync_fsm.fsm_tx[4]_i_3__2 
       (.I0(txphaligndone_reg3),
        .I1(txphaligndone_reg2),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__2 ));
LUT6 #(
    .INIT(64'hAA20202000000000)) 
     \txsync_fsm.fsm_tx[5]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(Q[4]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \txsync_fsm.fsm_tx[5]_i_2__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[0]_i_1__2 ),
        .Q(Q[0]),
        .S(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[1]_i_1__2 ),
        .Q(Q[1]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1__2 ),
        .Q(Q[2]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1__2 ),
        .Q(Q[3]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1__2 ),
        .Q(Q[4]),
        .R(p_0_in__0));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1__2 ),
        .Q(Q[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h00000A0300000A00)) 
     \txsync_fsm.txsync_done_i_1__2 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__2 ),
        .I1(\n_0_txsync_fsm.txsync_done_i_3__1 ),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(\n_0_txsync_fsm.txsync_done_i_4__1 ),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \txsync_fsm.txsync_done_i_2__2 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__2 ));
LUT3 #(
    .INIT(8'hFD)) 
     \txsync_fsm.txsync_done_i_3__1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(txsync_start_reg2),
        .O(\n_0_txsync_fsm.txsync_done_i_3__1 ));
LUT2 #(
    .INIT(4'hE)) 
     \txsync_fsm.txsync_done_i_4__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_txsync_fsm.txsync_done_i_4__1 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_txsync_fsm.txsync_done_i_1__2 ),
        .Q(RST_TXSYNC_DONE),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(txsyncdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_user" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_user
   (O7,
    p_2_in,
    O1,
    SYNC_TXPHALIGNDONE,
    p_0_in7_in,
    p_1_in8_in,
    SYNC_TXPHINITDONE,
    USER_OOBCLK,
    RST_RXCDRLOCK,
    PIPE_PHYSTATUS,
    O2,
    RST_RESETDONE,
    O3,
    O4,
    PIPE_RXELECIDLE,
    I1,
    I2,
    pipe_txphaligndone,
    user_active_lane,
    I3,
    pipe_txphinitdone,
    I4,
    p_0_in__0,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I5,
    RST_RXUSRCLK_RESET,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    USER_RST_IDLE,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    USER_RATE_GEN3,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS);
  output O7;
  output p_2_in;
  output O1;
  output SYNC_TXPHALIGNDONE;
  output p_0_in7_in;
  output p_1_in8_in;
  output SYNC_TXPHINITDONE;
  output USER_OOBCLK;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]PIPE_PHYSTATUS;
  output O2;
  output [0:0]RST_RESETDONE;
  output [0:0]O3;
  output O4;
  input [0:0]PIPE_RXELECIDLE;
  input I1;
  input I2;
  input [1:0]pipe_txphaligndone;
  input [0:0]user_active_lane;
  input I3;
  input [1:0]pipe_txphinitdone;
  input I4;
  input p_0_in__0;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I5;
  input RST_RXUSRCLK_RESET;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input USER_RST_IDLE;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input USER_RATE_GEN3;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O7;
  wire [0:0]PIPE_PHYSTATUS;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_GEN3;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RST_IDLE;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire \n_0_converge_cnt[0]_i_1 ;
  wire \n_0_converge_cnt[0]_i_4 ;
  wire \n_0_converge_cnt[0]_i_5 ;
  wire \n_0_converge_cnt[0]_i_6 ;
  wire \n_0_converge_cnt[0]_i_7 ;
  wire \n_0_converge_cnt_reg[0]_i_3 ;
  wire \n_0_converge_cnt_reg[10]_i_1 ;
  wire \n_0_converge_cnt_reg[10]_i_2 ;
  wire \n_0_converge_cnt_reg[11]_i_1 ;
  wire \n_0_converge_cnt_reg[11]_i_2 ;
  wire \n_0_converge_cnt_reg[12]_i_1 ;
  wire \n_0_converge_cnt_reg[12]_i_2 ;
  wire \n_0_converge_cnt_reg[13]_i_1 ;
  wire \n_0_converge_cnt_reg[13]_i_2 ;
  wire \n_0_converge_cnt_reg[14]_i_1 ;
  wire \n_0_converge_cnt_reg[14]_i_2 ;
  wire \n_0_converge_cnt_reg[15]_i_1 ;
  wire \n_0_converge_cnt_reg[15]_i_2 ;
  wire \n_0_converge_cnt_reg[16]_i_1 ;
  wire \n_0_converge_cnt_reg[16]_i_2 ;
  wire \n_0_converge_cnt_reg[17]_i_1 ;
  wire \n_0_converge_cnt_reg[17]_i_2 ;
  wire \n_0_converge_cnt_reg[18]_i_1 ;
  wire \n_0_converge_cnt_reg[18]_i_2 ;
  wire \n_0_converge_cnt_reg[19]_i_1 ;
  wire \n_0_converge_cnt_reg[19]_i_2 ;
  wire \n_0_converge_cnt_reg[1]_i_1 ;
  wire \n_0_converge_cnt_reg[1]_i_2 ;
  wire \n_0_converge_cnt_reg[20]_i_1 ;
  wire \n_0_converge_cnt_reg[20]_i_2 ;
  wire \n_0_converge_cnt_reg[21]_i_1 ;
  wire \n_0_converge_cnt_reg[2]_i_1 ;
  wire \n_0_converge_cnt_reg[2]_i_2 ;
  wire \n_0_converge_cnt_reg[3]_i_1 ;
  wire \n_0_converge_cnt_reg[3]_i_2 ;
  wire \n_0_converge_cnt_reg[4]_i_1 ;
  wire \n_0_converge_cnt_reg[4]_i_2 ;
  wire \n_0_converge_cnt_reg[5]_i_1 ;
  wire \n_0_converge_cnt_reg[5]_i_2 ;
  wire \n_0_converge_cnt_reg[6]_i_1 ;
  wire \n_0_converge_cnt_reg[6]_i_2 ;
  wire \n_0_converge_cnt_reg[7]_i_1 ;
  wire \n_0_converge_cnt_reg[7]_i_2 ;
  wire \n_0_converge_cnt_reg[8]_i_1 ;
  wire \n_0_converge_cnt_reg[8]_i_2 ;
  wire \n_0_converge_cnt_reg[9]_i_1 ;
  wire \n_0_converge_cnt_reg[9]_i_2 ;
  wire n_0_converge_gen3_i_1;
  wire n_0_gt_rxvalid_q_i_5;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_60 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_61 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_68 ;
  wire \n_0_oobclk_div.oobclk_i_1 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [1:0]pipe_txphaligndone;
  wire [1:0]pipe_txphinitdone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [0:0]user_active_lane;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(p_0_in__0),
        .O(\n_0_converge_cnt[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5 
       (.I0(O2),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_converge_cnt[0]_i_7 ),
        .O(\n_0_converge_cnt[0]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_7 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_7 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2 ,\n_0_converge_cnt_reg[15]_i_2 ,\n_0_converge_cnt_reg[14]_i_2 ,\n_0_converge_cnt_reg[13]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1 ,\n_0_converge_cnt_reg[14]_i_1 ,\n_0_converge_cnt_reg[13]_i_1 ,\n_0_converge_cnt_reg[12]_i_1 }),
        .S(converge_cnt_reg[15:12]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2 ,\n_0_converge_cnt_reg[19]_i_2 ,\n_0_converge_cnt_reg[18]_i_2 ,\n_0_converge_cnt_reg[17]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1 ,\n_0_converge_cnt_reg[18]_i_1 ,\n_0_converge_cnt_reg[17]_i_1 ,\n_0_converge_cnt_reg[16]_i_1 }),
        .S(converge_cnt_reg[19:16]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2 ,\n_0_converge_cnt_reg[3]_i_2 ,\n_0_converge_cnt_reg[2]_i_2 ,\n_0_converge_cnt_reg[1]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1 ,\n_0_converge_cnt_reg[2]_i_1 ,\n_0_converge_cnt_reg[1]_i_1 ,\n_0_converge_cnt_reg[0]_i_3 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6 }));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1 ,\n_0_converge_cnt_reg[20]_i_1 }),
        .S({\NLW_converge_cnt_reg[21]_i_2_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2 ,\n_0_converge_cnt_reg[7]_i_2 ,\n_0_converge_cnt_reg[6]_i_2 ,\n_0_converge_cnt_reg[5]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1 ,\n_0_converge_cnt_reg[6]_i_1 ,\n_0_converge_cnt_reg[5]_i_1 ,\n_0_converge_cnt_reg[4]_i_1 }),
        .S(converge_cnt_reg[7:4]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2 ,\n_0_converge_cnt_reg[11]_i_2 ,\n_0_converge_cnt_reg[10]_i_2 ,\n_0_converge_cnt_reg[9]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1 ,\n_0_converge_cnt_reg[10]_i_1 ,\n_0_converge_cnt_reg[9]_i_1 ,\n_0_converge_cnt_reg[8]_i_1 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1
       (.I0(rate_gen3_reg2),
        .I1(p_0_in__0),
        .I2(rxeq_adapt_done_reg2),
        .I3(O4),
        .O(n_0_converge_gen3_i_1));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1),
        .Q(O4),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(PIPE_PHYSTATUS));
LUT6 #(
    .INIT(64'hD000000000000000)) 
     gt_rxvalid_q_i_4__0
       (.I0(PIPE_RXELECIDLE),
        .I1(I1),
        .I2(rst_idle_reg2),
        .I3(I2),
        .I4(rate_idle_reg2),
        .I5(n_0_gt_rxvalid_q_i_5),
        .O(O7));
LUT4 #(
    .INIT(16'h8000)) 
     gt_rxvalid_q_i_5
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxvalid_cnt_reg__0[3]),
        .O(n_0_gt_rxvalid_q_i_5));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \gtx_channel.gtxe2_channel_i_i_54 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(O2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gtx_channel.gtxe2_channel_i_i_55 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_60 ),
        .I5(\n_0_gtx_channel.gtxe2_channel_i_i_61 ),
        .O(O1));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_channel.gtxe2_channel_i_i_60 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_60 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \gtx_channel.gtxe2_channel_i_i_61 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[5]),
        .I2(converge_cnt_reg[1]),
        .I3(converge_cnt_reg[0]),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_68 ),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_61 ));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \gtx_channel.gtxe2_channel_i_i_68 
       (.I0(converge_cnt_reg[7]),
        .I1(converge_cnt_reg[21]),
        .I2(converge_cnt_reg[3]),
        .I3(converge_cnt_reg[6]),
        .I4(converge_cnt_reg[13]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_68 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_GEN3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[0]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[0]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I5),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I5),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hBBB0B0B000000000)) 
     txphaligndone_reg1_i_1
       (.I0(pipe_txphaligndone[1]),
        .I1(user_active_lane),
        .I2(pipe_txphaligndone[0]),
        .I3(txcompliance_reg2),
        .I4(txelecidle_reg2),
        .I5(I3),
        .O(SYNC_TXPHALIGNDONE));
LUT6 #(
    .INIT(64'hBBB0B0B000000000)) 
     txphinitdone_reg1_i_1
       (.I0(pipe_txphinitdone[1]),
        .I1(user_active_lane),
        .I2(pipe_txphinitdone[0]),
        .I3(txcompliance_reg2),
        .I4(txelecidle_reg2),
        .I5(I4),
        .O(SYNC_TXPHINITDONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h7)) 
     \txsync_fsm.fsm_tx[5]_i_3 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_user" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_user_42
   (O10,
    O1,
    D,
    p_0_in7_in,
    p_1_in8_in,
    USER_OOBCLK,
    RST_RXCDRLOCK,
    PIPE_PHYSTATUS,
    RST_RESETDONE,
    user_active_lane,
    O2,
    PIPE_RXELECIDLE,
    I3,
    I1,
    p_2_in,
    p_2_in_0,
    p_2_in_1,
    p_0_in__0,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I2,
    RST_RXUSRCLK_RESET,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    I4,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    USER_RATE_GEN3,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS);
  output O10;
  output O1;
  output D;
  output p_0_in7_in;
  output p_1_in8_in;
  output USER_OOBCLK;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]PIPE_PHYSTATUS;
  output [0:0]RST_RESETDONE;
  output [0:0]user_active_lane;
  output O2;
  input [0:0]PIPE_RXELECIDLE;
  input I3;
  input I1;
  input p_2_in;
  input p_2_in_0;
  input p_2_in_1;
  input p_0_in__0;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I2;
  input RST_RXUSRCLK_RESET;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input I4;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input USER_RATE_GEN3;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;

  wire D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O10;
  wire O2;
  wire [0:0]PIPE_PHYSTATUS;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_GEN3;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire \n_0_converge_cnt[0]_i_1__1 ;
  wire \n_0_converge_cnt[0]_i_4__0 ;
  wire \n_0_converge_cnt[0]_i_5__0 ;
  wire \n_0_converge_cnt[0]_i_6__0 ;
  wire \n_0_converge_cnt_reg[0]_i_3__0 ;
  wire \n_0_converge_cnt_reg[10]_i_1__0 ;
  wire \n_0_converge_cnt_reg[10]_i_2__0 ;
  wire \n_0_converge_cnt_reg[11]_i_1__0 ;
  wire \n_0_converge_cnt_reg[11]_i_2__0 ;
  wire \n_0_converge_cnt_reg[12]_i_1__0 ;
  wire \n_0_converge_cnt_reg[12]_i_2__0 ;
  wire \n_0_converge_cnt_reg[13]_i_1__0 ;
  wire \n_0_converge_cnt_reg[13]_i_2__0 ;
  wire \n_0_converge_cnt_reg[14]_i_1__0 ;
  wire \n_0_converge_cnt_reg[14]_i_2__0 ;
  wire \n_0_converge_cnt_reg[15]_i_1__0 ;
  wire \n_0_converge_cnt_reg[15]_i_2__0 ;
  wire \n_0_converge_cnt_reg[16]_i_1__0 ;
  wire \n_0_converge_cnt_reg[16]_i_2__0 ;
  wire \n_0_converge_cnt_reg[17]_i_1__0 ;
  wire \n_0_converge_cnt_reg[17]_i_2__0 ;
  wire \n_0_converge_cnt_reg[18]_i_1__0 ;
  wire \n_0_converge_cnt_reg[18]_i_2__0 ;
  wire \n_0_converge_cnt_reg[19]_i_1__0 ;
  wire \n_0_converge_cnt_reg[19]_i_2__0 ;
  wire \n_0_converge_cnt_reg[1]_i_1__0 ;
  wire \n_0_converge_cnt_reg[1]_i_2__0 ;
  wire \n_0_converge_cnt_reg[20]_i_1__0 ;
  wire \n_0_converge_cnt_reg[20]_i_2__0 ;
  wire \n_0_converge_cnt_reg[21]_i_1__0 ;
  wire \n_0_converge_cnt_reg[2]_i_1__0 ;
  wire \n_0_converge_cnt_reg[2]_i_2__0 ;
  wire \n_0_converge_cnt_reg[3]_i_1__0 ;
  wire \n_0_converge_cnt_reg[3]_i_2__0 ;
  wire \n_0_converge_cnt_reg[4]_i_1__0 ;
  wire \n_0_converge_cnt_reg[4]_i_2__0 ;
  wire \n_0_converge_cnt_reg[5]_i_1__0 ;
  wire \n_0_converge_cnt_reg[5]_i_2__0 ;
  wire \n_0_converge_cnt_reg[6]_i_1__0 ;
  wire \n_0_converge_cnt_reg[6]_i_2__0 ;
  wire \n_0_converge_cnt_reg[7]_i_1__0 ;
  wire \n_0_converge_cnt_reg[7]_i_2__0 ;
  wire \n_0_converge_cnt_reg[8]_i_1__0 ;
  wire \n_0_converge_cnt_reg[8]_i_2__0 ;
  wire \n_0_converge_cnt_reg[9]_i_1__0 ;
  wire \n_0_converge_cnt_reg[9]_i_2__0 ;
  wire n_0_converge_gen3_i_1__0;
  wire n_0_gt_rxvalid_q_i_5__0;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_57 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_58 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_59 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_67 ;
  wire \n_0_oobclk_div.oobclk_i_1__0 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_3;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire p_2_in_1;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [0:0]user_active_lane;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__1 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(p_0_in__0),
        .O(\n_0_converge_cnt[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__0 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__0 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__0 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__0 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__0 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__0 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_58 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_gtx_channel.gtxe2_channel_i_i_59 ),
        .O(\n_0_converge_cnt[0]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__0 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__0 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__0 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__0 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__0 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__0 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__0 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__0 ,\n_0_converge_cnt_reg[15]_i_2__0 ,\n_0_converge_cnt_reg[14]_i_2__0 ,\n_0_converge_cnt_reg[13]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__0 ,\n_0_converge_cnt_reg[14]_i_1__0 ,\n_0_converge_cnt_reg[13]_i_1__0 ,\n_0_converge_cnt_reg[12]_i_1__0 }),
        .S(converge_cnt_reg[15:12]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__0 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__0 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__0 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__0 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__0 ,\n_0_converge_cnt_reg[19]_i_2__0 ,\n_0_converge_cnt_reg[18]_i_2__0 ,\n_0_converge_cnt_reg[17]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__0 ,\n_0_converge_cnt_reg[18]_i_1__0 ,\n_0_converge_cnt_reg[17]_i_1__0 ,\n_0_converge_cnt_reg[16]_i_1__0 }),
        .S(converge_cnt_reg[19:16]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__0 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__0 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__0 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__0_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__0 ,\n_0_converge_cnt_reg[3]_i_2__0 ,\n_0_converge_cnt_reg[2]_i_2__0 ,\n_0_converge_cnt_reg[1]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__0 ,\n_0_converge_cnt_reg[2]_i_1__0 ,\n_0_converge_cnt_reg[1]_i_1__0 ,\n_0_converge_cnt_reg[0]_i_3__0 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__0 }));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__0 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__0 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__0 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__0 ,\n_0_converge_cnt_reg[20]_i_1__0 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__0_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__0 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__0 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__0 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__0 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__0 ,\n_0_converge_cnt_reg[7]_i_2__0 ,\n_0_converge_cnt_reg[6]_i_2__0 ,\n_0_converge_cnt_reg[5]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__0 ,\n_0_converge_cnt_reg[6]_i_1__0 ,\n_0_converge_cnt_reg[5]_i_1__0 ,\n_0_converge_cnt_reg[4]_i_1__0 }),
        .S(converge_cnt_reg[7:4]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__0 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__0 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__0 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__0 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__0_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__0 ,\n_0_converge_cnt_reg[11]_i_2__0 ,\n_0_converge_cnt_reg[10]_i_2__0 ,\n_0_converge_cnt_reg[9]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__0 ,\n_0_converge_cnt_reg[10]_i_1__0 ,\n_0_converge_cnt_reg[9]_i_1__0 ,\n_0_converge_cnt_reg[8]_i_1__0 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__0
       (.I0(rate_gen3_reg2),
        .I1(p_0_in__0),
        .I2(rxeq_adapt_done_reg2),
        .I3(O2),
        .O(n_0_converge_gen3_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__0),
        .Q(O2),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1__0
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(PIPE_PHYSTATUS));
LUT6 #(
    .INIT(64'hD000000000000000)) 
     gt_rxvalid_q_i_4__1
       (.I0(PIPE_RXELECIDLE),
        .I1(I3),
        .I2(rst_idle_reg2),
        .I3(I1),
        .I4(rate_idle_reg2),
        .I5(n_0_gt_rxvalid_q_i_5__0),
        .O(O10));
LUT4 #(
    .INIT(16'h8000)) 
     gt_rxvalid_q_i_5__0
       (.I0(rxvalid_cnt_reg__0__0[0]),
        .I1(rxvalid_cnt_reg__0__0[1]),
        .I2(rxvalid_cnt_reg__0__0[2]),
        .I3(rxvalid_cnt_reg__0__0[3]),
        .O(n_0_gt_rxvalid_q_i_5__0));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \gtx_channel.gtxe2_channel_i_i_53 
       (.I0(\n_0_gtx_channel.gtxe2_channel_i_i_57 ),
        .I1(converge_cnt_reg[12]),
        .I2(converge_cnt_reg[14]),
        .I3(converge_cnt_reg[20]),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_58 ),
        .I5(\n_0_gtx_channel.gtxe2_channel_i_i_59 ),
        .O(O1));
LUT5 #(
    .INIT(32'h00200000)) 
     \gtx_channel.gtxe2_channel_i_i_57 
       (.I0(converge_cnt_reg[21]),
        .I1(converge_cnt_reg[7]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[6]),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_67 ),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_57 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \gtx_channel.gtxe2_channel_i_i_58 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_58 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gtx_channel.gtxe2_channel_i_i_59 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_59 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gtx_channel.gtxe2_channel_i_i_67 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_67 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__0 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__0 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__0 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__0 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__0 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
LUT4 #(
    .INIT(16'h0001)) 
     phy_rdy_n_int_i_1
       (.I0(rst_idle_reg2),
        .I1(p_2_in),
        .I2(p_2_in_0),
        .I3(p_2_in_1),
        .O(D));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_GEN3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[1]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(I4),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0__0[1]),
        .I4(rxcdrlock_cnt_reg__0__0[3]),
        .O(p_0_in__0_3[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[3]),
        .I1(rxcdrlock_cnt_reg__0__0[2]),
        .I2(rxcdrlock_cnt_reg__0__0[0]),
        .I3(rxcdrlock_cnt_reg__0__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_3[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[1]),
        .I2(rxcdrlock_cnt_reg__0__0[2]),
        .I3(rxcdrlock_cnt_reg__0__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_3[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[1]),
        .I2(rxcdrlock_cnt_reg__0__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0__0[3]),
        .O(p_0_in__0_3[3]));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_3[0]),
        .Q(rxcdrlock_cnt_reg__0__0[0]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_3[1]),
        .Q(rxcdrlock_cnt_reg__0__0[1]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_3[2]),
        .Q(rxcdrlock_cnt_reg__0__0[2]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_3[3]),
        .Q(rxcdrlock_cnt_reg__0__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[1]_i_1 
       (.I0(rxcdrlock_cnt_reg__0__0[2]),
        .I1(rxcdrlock_cnt_reg__0__0[3]),
        .I2(I2),
        .I3(rxcdrlock_cnt_reg__0__0[1]),
        .I4(rxcdrlock_cnt_reg__0__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__0 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0__0[0]),
        .I3(rxvalid_cnt_reg__0__0[1]),
        .I4(rxvalid_cnt_reg__0__0[2]),
        .I5(rxvalid_cnt_reg__0__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_cnt_reg__0__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0__0[1]),
        .I5(rxvalid_cnt_reg__0__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_cnt_reg__0__0[0]),
        .I2(rxvalid_cnt_reg__0__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0__0[2]),
        .I4(rxvalid_cnt_reg__0__0[1]),
        .I5(rxvalid_cnt_reg__0__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0__0[0]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0__0[1]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0__0[2]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h7)) 
     txphinitdone_reg1_i_2
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(user_active_lane));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_user" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_user_48
   (O14,
    p_2_in,
    O1,
    p_1_in8_in,
    p_0_in7_in,
    O2,
    USER_OOBCLK,
    RST_RXCDRLOCK,
    PIPE_PHYSTATUS,
    p_104_out,
    RST_RESETDONE,
    I1,
    pipe_txphaligndone,
    p_1_in8_in_0,
    p_0_in7_in_1,
    pipe_txphinitdone,
    p_0_in__0,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I2,
    RST_RXUSRCLK_RESET,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    I3,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    I4,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS);
  output O14;
  output p_2_in;
  output O1;
  output p_1_in8_in;
  output p_0_in7_in;
  output O2;
  output USER_OOBCLK;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]PIPE_PHYSTATUS;
  output p_104_out;
  output [0:0]RST_RESETDONE;
  input I1;
  input [1:0]pipe_txphaligndone;
  input p_1_in8_in_0;
  input p_0_in7_in_1;
  input [1:0]pipe_txphinitdone;
  input p_0_in__0;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I2;
  input RST_RXUSRCLK_RESET;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input I3;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input [0:0]I4;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire O14;
  wire O2;
  wire [0:0]PIPE_PHYSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire \n_0_converge_cnt[0]_i_1__3 ;
  wire \n_0_converge_cnt[0]_i_4__1 ;
  wire \n_0_converge_cnt[0]_i_5__1 ;
  wire \n_0_converge_cnt[0]_i_6__1 ;
  wire \n_0_converge_cnt[0]_i_7__0 ;
  wire \n_0_converge_cnt[0]_i_8 ;
  wire \n_0_converge_cnt_reg[0]_i_3__1 ;
  wire \n_0_converge_cnt_reg[10]_i_1__1 ;
  wire \n_0_converge_cnt_reg[10]_i_2__1 ;
  wire \n_0_converge_cnt_reg[11]_i_1__1 ;
  wire \n_0_converge_cnt_reg[11]_i_2__1 ;
  wire \n_0_converge_cnt_reg[12]_i_1__1 ;
  wire \n_0_converge_cnt_reg[12]_i_2__1 ;
  wire \n_0_converge_cnt_reg[13]_i_1__1 ;
  wire \n_0_converge_cnt_reg[13]_i_2__1 ;
  wire \n_0_converge_cnt_reg[14]_i_1__1 ;
  wire \n_0_converge_cnt_reg[14]_i_2__1 ;
  wire \n_0_converge_cnt_reg[15]_i_1__1 ;
  wire \n_0_converge_cnt_reg[15]_i_2__1 ;
  wire \n_0_converge_cnt_reg[16]_i_1__1 ;
  wire \n_0_converge_cnt_reg[16]_i_2__1 ;
  wire \n_0_converge_cnt_reg[17]_i_1__1 ;
  wire \n_0_converge_cnt_reg[17]_i_2__1 ;
  wire \n_0_converge_cnt_reg[18]_i_1__1 ;
  wire \n_0_converge_cnt_reg[18]_i_2__1 ;
  wire \n_0_converge_cnt_reg[19]_i_1__1 ;
  wire \n_0_converge_cnt_reg[19]_i_2__1 ;
  wire \n_0_converge_cnt_reg[1]_i_1__1 ;
  wire \n_0_converge_cnt_reg[1]_i_2__1 ;
  wire \n_0_converge_cnt_reg[20]_i_1__1 ;
  wire \n_0_converge_cnt_reg[20]_i_2__1 ;
  wire \n_0_converge_cnt_reg[21]_i_1__1 ;
  wire \n_0_converge_cnt_reg[2]_i_1__1 ;
  wire \n_0_converge_cnt_reg[2]_i_2__1 ;
  wire \n_0_converge_cnt_reg[3]_i_1__1 ;
  wire \n_0_converge_cnt_reg[3]_i_2__1 ;
  wire \n_0_converge_cnt_reg[4]_i_1__1 ;
  wire \n_0_converge_cnt_reg[4]_i_2__1 ;
  wire \n_0_converge_cnt_reg[5]_i_1__1 ;
  wire \n_0_converge_cnt_reg[5]_i_2__1 ;
  wire \n_0_converge_cnt_reg[6]_i_1__1 ;
  wire \n_0_converge_cnt_reg[6]_i_2__1 ;
  wire \n_0_converge_cnt_reg[7]_i_1__1 ;
  wire \n_0_converge_cnt_reg[7]_i_2__1 ;
  wire \n_0_converge_cnt_reg[8]_i_1__1 ;
  wire \n_0_converge_cnt_reg[8]_i_2__1 ;
  wire \n_0_converge_cnt_reg[9]_i_1__1 ;
  wire \n_0_converge_cnt_reg[9]_i_2__1 ;
  wire n_0_converge_gen3_i_1__1;
  wire n_0_converge_gen3_reg;
  wire n_0_gt_rxvalid_q_i_5__1;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_70 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_71 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_72 ;
  wire \n_0_oobclk_div.oobclk_i_1__1 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in7_in_1;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire p_104_out;
  wire p_1_in8_in_0;
  wire [1:0]p_1_in__0;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire [1:0]pipe_txphaligndone;
  wire [1:0]pipe_txphinitdone;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__3 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(p_0_in__0),
        .O(\n_0_converge_cnt[0]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__1 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__1 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__1 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__1 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__1 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__1 
       (.I0(\n_0_converge_cnt[0]_i_7__0 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_converge_cnt[0]_i_8 ),
        .O(\n_0_converge_cnt[0]_i_5__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__1 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__1 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_7__0 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_7__0 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_8 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_8 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__1 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__1 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__1 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__1 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__1 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__1 ,\n_0_converge_cnt_reg[15]_i_2__1 ,\n_0_converge_cnt_reg[14]_i_2__1 ,\n_0_converge_cnt_reg[13]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__1 ,\n_0_converge_cnt_reg[14]_i_1__1 ,\n_0_converge_cnt_reg[13]_i_1__1 ,\n_0_converge_cnt_reg[12]_i_1__1 }),
        .S(converge_cnt_reg[15:12]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__1 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__1 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__1 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__1 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__1 ,\n_0_converge_cnt_reg[19]_i_2__1 ,\n_0_converge_cnt_reg[18]_i_2__1 ,\n_0_converge_cnt_reg[17]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__1 ,\n_0_converge_cnt_reg[18]_i_1__1 ,\n_0_converge_cnt_reg[17]_i_1__1 ,\n_0_converge_cnt_reg[16]_i_1__1 }),
        .S(converge_cnt_reg[19:16]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__1 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__1 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__1 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__1 ,\n_0_converge_cnt_reg[3]_i_2__1 ,\n_0_converge_cnt_reg[2]_i_2__1 ,\n_0_converge_cnt_reg[1]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__1 ,\n_0_converge_cnt_reg[2]_i_1__1 ,\n_0_converge_cnt_reg[1]_i_1__1 ,\n_0_converge_cnt_reg[0]_i_3__1 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__1 }));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__1 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__1 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__1 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__1 ,\n_0_converge_cnt_reg[20]_i_1__1 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__1_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__1 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__1 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__1 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__1 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__1 ,\n_0_converge_cnt_reg[7]_i_2__1 ,\n_0_converge_cnt_reg[6]_i_2__1 ,\n_0_converge_cnt_reg[5]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__1 ,\n_0_converge_cnt_reg[6]_i_1__1 ,\n_0_converge_cnt_reg[5]_i_1__1 ,\n_0_converge_cnt_reg[4]_i_1__1 }),
        .S(converge_cnt_reg[7:4]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__1 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__1 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__1 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__1 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__1_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__1 ,\n_0_converge_cnt_reg[11]_i_2__1 ,\n_0_converge_cnt_reg[10]_i_2__1 ,\n_0_converge_cnt_reg[9]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__1 ,\n_0_converge_cnt_reg[10]_i_1__1 ,\n_0_converge_cnt_reg[9]_i_1__1 ,\n_0_converge_cnt_reg[8]_i_1__1 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__1
       (.I0(rate_gen3_reg2),
        .I1(p_0_in__0),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__1),
        .Q(n_0_converge_gen3_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1__1
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(PIPE_PHYSTATUS));
LUT6 #(
    .INIT(64'h0800000000000000)) 
     gt_rxvalid_q_i_2__2
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(n_0_gt_rxvalid_q_i_5__1),
        .I3(rate_idle_reg2),
        .I4(I1),
        .I5(rst_idle_reg2),
        .O(O14));
LUT2 #(
    .INIT(4'h7)) 
     gt_rxvalid_q_i_5__1
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .O(n_0_gt_rxvalid_q_i_5__1));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gtx_channel.gtxe2_channel_i_i_66 
       (.I0(\n_0_converge_cnt[0]_i_8 ),
        .I1(\n_0_converge_cnt[0]_i_7__0 ),
        .I2(\n_0_gtx_channel.gtxe2_channel_i_i_70 ),
        .I3(\n_0_gtx_channel.gtxe2_channel_i_i_71 ),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_72 ),
        .I5(n_0_converge_gen3_reg),
        .O(p_104_out));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_channel.gtxe2_channel_i_i_70 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_70 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gtx_channel.gtxe2_channel_i_i_71 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_71 ));
LUT4 #(
    .INIT(16'h0400)) 
     \gtx_channel.gtxe2_channel_i_i_72 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_72 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__1 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__1 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__1 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__1 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__1 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(I4),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[2]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(I3),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[2]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hF8F8F8F8F8000000)) 
     txphaligndone_reg1_i_2
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .I2(pipe_txphaligndone[0]),
        .I3(p_1_in8_in_0),
        .I4(p_0_in7_in_1),
        .I5(pipe_txphaligndone[1]),
        .O(O1));
LUT6 #(
    .INIT(64'hF8F8F8F8F8000000)) 
     txphinitdone_reg1_i_3
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .I2(pipe_txphinitdone[0]),
        .I3(p_1_in8_in_0),
        .I4(p_0_in7_in_1),
        .I5(pipe_txphinitdone[1]),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_user" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_user_54
   (O18,
    p_2_in,
    O1,
    p_0_in7_in,
    p_1_in8_in,
    USER_OOBCLK,
    RST_RXCDRLOCK,
    PIPE_PHYSTATUS,
    O2,
    O3,
    O4,
    RST_RESETDONE,
    O5,
    PIPE_RXELECIDLE,
    I4,
    I1,
    p_0_in__0,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I2,
    RST_RXUSRCLK_RESET,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    I3,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    I5,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RST_PHYSTATUS);
  output O18;
  output p_2_in;
  output O1;
  output p_0_in7_in;
  output p_1_in8_in;
  output USER_OOBCLK;
  output [0:0]RST_RXCDRLOCK;
  output [0:0]PIPE_PHYSTATUS;
  output O2;
  output O3;
  output O4;
  output [0:0]RST_RESETDONE;
  output O5;
  input [0:0]PIPE_RXELECIDLE;
  input I4;
  input I1;
  input p_0_in__0;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I2;
  input RST_RXUSRCLK_RESET;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input I3;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input [0:0]I5;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I5;
  wire O1;
  wire O18;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]PIPE_PHYSTATUS;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_RESETDONE;
  wire [0:0]RST_RXCDRLOCK;
  wire RST_RXUSRCLK_RESET;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire \n_0_converge_cnt[0]_i_1__5 ;
  wire \n_0_converge_cnt[0]_i_4__2 ;
  wire \n_0_converge_cnt[0]_i_5__2 ;
  wire \n_0_converge_cnt[0]_i_6__2 ;
  wire \n_0_converge_cnt_reg[0]_i_3__2 ;
  wire \n_0_converge_cnt_reg[10]_i_1__2 ;
  wire \n_0_converge_cnt_reg[10]_i_2__2 ;
  wire \n_0_converge_cnt_reg[11]_i_1__2 ;
  wire \n_0_converge_cnt_reg[11]_i_2__2 ;
  wire \n_0_converge_cnt_reg[12]_i_1__2 ;
  wire \n_0_converge_cnt_reg[12]_i_2__2 ;
  wire \n_0_converge_cnt_reg[13]_i_1__2 ;
  wire \n_0_converge_cnt_reg[13]_i_2__2 ;
  wire \n_0_converge_cnt_reg[14]_i_1__2 ;
  wire \n_0_converge_cnt_reg[14]_i_2__2 ;
  wire \n_0_converge_cnt_reg[15]_i_1__2 ;
  wire \n_0_converge_cnt_reg[15]_i_2__2 ;
  wire \n_0_converge_cnt_reg[16]_i_1__2 ;
  wire \n_0_converge_cnt_reg[16]_i_2__2 ;
  wire \n_0_converge_cnt_reg[17]_i_1__2 ;
  wire \n_0_converge_cnt_reg[17]_i_2__2 ;
  wire \n_0_converge_cnt_reg[18]_i_1__2 ;
  wire \n_0_converge_cnt_reg[18]_i_2__2 ;
  wire \n_0_converge_cnt_reg[19]_i_1__2 ;
  wire \n_0_converge_cnt_reg[19]_i_2__2 ;
  wire \n_0_converge_cnt_reg[1]_i_1__2 ;
  wire \n_0_converge_cnt_reg[1]_i_2__2 ;
  wire \n_0_converge_cnt_reg[20]_i_1__2 ;
  wire \n_0_converge_cnt_reg[20]_i_2__2 ;
  wire \n_0_converge_cnt_reg[21]_i_1__2 ;
  wire \n_0_converge_cnt_reg[2]_i_1__2 ;
  wire \n_0_converge_cnt_reg[2]_i_2__2 ;
  wire \n_0_converge_cnt_reg[3]_i_1__2 ;
  wire \n_0_converge_cnt_reg[3]_i_2__2 ;
  wire \n_0_converge_cnt_reg[4]_i_1__2 ;
  wire \n_0_converge_cnt_reg[4]_i_2__2 ;
  wire \n_0_converge_cnt_reg[5]_i_1__2 ;
  wire \n_0_converge_cnt_reg[5]_i_2__2 ;
  wire \n_0_converge_cnt_reg[6]_i_1__2 ;
  wire \n_0_converge_cnt_reg[6]_i_2__2 ;
  wire \n_0_converge_cnt_reg[7]_i_1__2 ;
  wire \n_0_converge_cnt_reg[7]_i_2__2 ;
  wire \n_0_converge_cnt_reg[8]_i_1__2 ;
  wire \n_0_converge_cnt_reg[8]_i_2__2 ;
  wire \n_0_converge_cnt_reg[9]_i_1__2 ;
  wire \n_0_converge_cnt_reg[9]_i_2__2 ;
  wire n_0_converge_gen3_i_1__2;
  wire n_0_gt_rxvalid_q_i_5__2;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_69 ;
  wire \n_0_oobclk_div.oobclk_i_1__2 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in__0;
  wire [3:0]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [1:0]p_1_in__0;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:0]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_S_UNCONNECTED ;

  assign p_0_in7_in = txcompliance_reg2;
  assign p_1_in8_in = txelecidle_reg2;
  assign p_2_in = rst_idle_reg2;
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__5 
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .I2(rst_idle_reg2),
        .I3(p_0_in__0),
        .O(\n_0_converge_cnt[0]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__2 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__2 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\n_0_converge_cnt[0]_i_5__2 ),
        .O(sel));
LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__2 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[0]_i_4__2 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__2 
       (.I0(O2),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(O3),
        .O(\n_0_converge_cnt[0]_i_5__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_6__2 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_6__2 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[0]_i_3__2 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[10]_i_1__2 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[11]_i_1__2 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[12]_i_1__2 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[13]_i_1__2 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[13]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[12]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[16]_i_2__2 ,\n_0_converge_cnt_reg[15]_i_2__2 ,\n_0_converge_cnt_reg[14]_i_2__2 ,\n_0_converge_cnt_reg[13]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[15]_i_1__2 ,\n_0_converge_cnt_reg[14]_i_1__2 ,\n_0_converge_cnt_reg[13]_i_1__2 ,\n_0_converge_cnt_reg[12]_i_1__2 }),
        .S(converge_cnt_reg[15:12]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[14]_i_1__2 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[15]_i_1__2 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[16]_i_1__2 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[17]_i_1__2 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[17]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[16]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[20]_i_2__2 ,\n_0_converge_cnt_reg[19]_i_2__2 ,\n_0_converge_cnt_reg[18]_i_2__2 ,\n_0_converge_cnt_reg[17]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[19]_i_1__2 ,\n_0_converge_cnt_reg[18]_i_1__2 ,\n_0_converge_cnt_reg[17]_i_1__2 ,\n_0_converge_cnt_reg[16]_i_1__2 }),
        .S(converge_cnt_reg[19:16]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[18]_i_1__2 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[19]_i_1__2 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[1]_i_1__2 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[1]_i_2__2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[4]_i_2__2 ,\n_0_converge_cnt_reg[3]_i_2__2 ,\n_0_converge_cnt_reg[2]_i_2__2 ,\n_0_converge_cnt_reg[1]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_converge_cnt_reg[3]_i_1__2 ,\n_0_converge_cnt_reg[2]_i_1__2 ,\n_0_converge_cnt_reg[1]_i_1__2 ,\n_0_converge_cnt_reg[0]_i_3__2 }),
        .S({converge_cnt_reg[3:1],\n_0_converge_cnt[0]_i_6__2 }));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[20]_i_1__2 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[21]_i_1__2 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[21]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[20]_i_2__2 ),
        .CO(\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_O_UNCONNECTED [3:2],\n_0_converge_cnt_reg[21]_i_1__2 ,\n_0_converge_cnt_reg[20]_i_1__2 }),
        .S({\NLW_converge_cnt_reg[21]_i_2__2_CARRY4_S_UNCONNECTED [3:2],converge_cnt_reg[21:20]}));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[2]_i_1__2 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[3]_i_1__2 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[4]_i_1__2 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[5]_i_1__2 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[5]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[4]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[8]_i_2__2 ,\n_0_converge_cnt_reg[7]_i_2__2 ,\n_0_converge_cnt_reg[6]_i_2__2 ,\n_0_converge_cnt_reg[5]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[7]_i_1__2 ,\n_0_converge_cnt_reg[6]_i_1__2 ,\n_0_converge_cnt_reg[5]_i_1__2 ,\n_0_converge_cnt_reg[4]_i_1__2 }),
        .S(converge_cnt_reg[7:4]));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[6]_i_1__2 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[7]_i_1__2 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[8]_i_1__2 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_0_converge_cnt_reg[9]_i_1__2 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \converge_cnt_reg[9]_i_2__2_CARRY4 
       (.CI(\n_0_converge_cnt_reg[8]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[12]_i_2__2 ,\n_0_converge_cnt_reg[11]_i_2__2 ,\n_0_converge_cnt_reg[10]_i_2__2 ,\n_0_converge_cnt_reg[9]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_converge_cnt_reg[11]_i_1__2 ,\n_0_converge_cnt_reg[10]_i_1__2 ,\n_0_converge_cnt_reg[9]_i_1__2 ,\n_0_converge_cnt_reg[8]_i_1__2 }),
        .S(converge_cnt_reg[11:8]));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__2
       (.I0(rate_gen3_reg2),
        .I1(p_0_in__0),
        .I2(rxeq_adapt_done_reg2),
        .I3(O5),
        .O(n_0_converge_gen3_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_converge_gen3_i_1__2),
        .Q(O5),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     gt_rx_phy_status_q_i_1__2
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(PIPE_PHYSTATUS));
LUT6 #(
    .INIT(64'hD000000000000000)) 
     gt_rxvalid_q_i_4__2
       (.I0(PIPE_RXELECIDLE),
        .I1(I4),
        .I2(rst_idle_reg2),
        .I3(I1),
        .I4(rate_idle_reg2),
        .I5(n_0_gt_rxvalid_q_i_5__2),
        .O(O18));
LUT4 #(
    .INIT(16'h8000)) 
     gt_rxvalid_q_i_5__2
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .I2(rxvalid_cnt_reg__0[2]),
        .I3(rxvalid_cnt_reg__0[3]),
        .O(n_0_gt_rxvalid_q_i_5__2));
LUT5 #(
    .INIT(32'h00200000)) 
     \gtx_channel.gtxe2_channel_i_i_62 
       (.I0(converge_cnt_reg[21]),
        .I1(converge_cnt_reg[7]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[6]),
        .I4(\n_0_gtx_channel.gtxe2_channel_i_i_69 ),
        .O(O1));
LUT3 #(
    .INIT(8'h01)) 
     \gtx_channel.gtxe2_channel_i_i_63 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(O4));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \gtx_channel.gtxe2_channel_i_i_64 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(O2));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gtx_channel.gtxe2_channel_i_i_65 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gtx_channel.gtxe2_channel_i_i_69 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[4]),
        .I4(converge_cnt_reg[3]),
        .I5(converge_cnt_reg[2]),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_69 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__2 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__2 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(p_0_in__0));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(p_0_in__0));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__2 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__2 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\n_0_oobclk_div.oobclk_i_1__2 ),
        .Q(USER_OOBCLK),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(I5),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[3]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(I3),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[0]));
LUT5 #(
    .INIT(32'h8FF00000)) 
     \rxcdrlock_cnt[1]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0_0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0_0[3]));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(p_0_in__0));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0_0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(p_0_in__0));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[3]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[2]),
        .I1(rxcdrlock_cnt_reg__0[3]),
        .I2(I2),
        .I3(rxcdrlock_cnt_reg__0[1]),
        .I4(rxcdrlock_cnt_reg__0[0]),
        .O(RST_RXCDRLOCK));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(rxcdrlock_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__2 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h80BF000000C00000)) 
     \rxvalid_cnt[2]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[0]),
        .I2(rxvalid_cnt_reg__0[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_pipe_wrapper" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_wrapper
   (QRST_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    PIPE_RXCHANISALIGNED,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    SYNC_RXPHALIGNDONE_M,
    pipe_rxprbserr,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    PIPE_RXDATA,
    pipe_dmonitorout,
    PIPE_RXDATAK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    PIPE_RXPHALIGNDONE,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O31,
    Q,
    SYNC_FSM_TX,
    RATE_FSM,
    O7,
    DRP_FSM,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    D,
    O20,
    O21,
    O22,
    O23,
    O24,
    QPLL_QPLLLOCK,
    pipe_qrst_fsm,
    pipe_qrst_idle,
    gt_ch_drp_rdy,
    rate_idle,
    pipe_rst_fsm,
    RATE_RST_IDLE,
    pipe_pclk_sel_out,
    PIPE_PHYSTATUS,
    pipe_dclk_in,
    sys_clk,
    pci_exp_rxn,
    pci_exp_rxp,
    PIPE_RXPOLARITY,
    pipe_rxusrclk_in,
    PIPE_TXDEEMPH,
    PIPE_TXDETECTRX,
    PIPE_TXELECIDLE,
    pipe_pclk_in,
    PIPE_POWERDOWN,
    PIPE_TXMARGIN,
    PIPE_TXDATA,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    pipe_tx_rcvr_det,
    I2,
    I1,
    I3,
    I4,
    ext_ch_gt_drpaddr,
    I5,
    I6,
    I7,
    I8,
    pipe_mmcm_lock_in,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    pipe_oobclk_in,
    SYNC_TXDLYSRESETDONE,
    SYNC_RXDLYSRESETDONE);
  output [3:0]QRST_CPLLLOCK;
  output [3:0]ext_ch_gt_drprdy;
  output [3:0]pipe_eyescandataerror;
  output [3:0]pci_exp_txn;
  output [3:0]pci_exp_txp;
  output [3:0]PIPE_RXCHANISALIGNED;
  output [3:0]pipe_rxcommadet;
  output [3:0]pipe_rxdlysresetdone;
  output [3:0]PIPE_RXELECIDLE;
  output [3:0]pipe_rxoutclk_out;
  output SYNC_RXPHALIGNDONE_M;
  output [3:0]pipe_rxprbserr;
  output [3:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [3:0]pipe_txphaligndone;
  output [3:0]pipe_txphinitdone;
  output [63:0]ext_ch_gt_drpdo;
  output [11:0]pipe_rxbufstatus;
  output [11:0]pipe_rxstatus;
  output [15:0]PIPE_RXDATA;
  output [31:0]pipe_dmonitorout;
  output [1:0]PIPE_RXDATAK;
  output [31:0]pipe_rxdisperr;
  output [31:0]pipe_rxnotintable;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output [2:0]PIPE_RXPHALIGNDONE;
  output [15:0]O1;
  output [1:0]O2;
  output [15:0]O3;
  output [1:0]O4;
  output [15:0]O5;
  output [1:0]O6;
  output O31;
  output [0:0]Q;
  output [5:0]SYNC_FSM_TX;
  output [4:0]RATE_FSM;
  output O7;
  output [2:0]DRP_FSM;
  output [5:0]O8;
  output [4:0]O9;
  output O10;
  output [2:0]O11;
  output [5:0]O12;
  output [4:0]O13;
  output O14;
  output [2:0]O15;
  output [5:0]O16;
  output [4:0]O17;
  output O18;
  output [2:0]O19;
  output D;
  output [2:0]O20;
  output [2:0]O21;
  output [2:0]O22;
  output [2:0]O23;
  output O24;
  output QPLL_QPLLLOCK;
  output [3:0]pipe_qrst_fsm;
  output pipe_qrst_idle;
  output [3:0]gt_ch_drp_rdy;
  output [3:0]rate_idle;
  output [3:0]pipe_rst_fsm;
  output RATE_RST_IDLE;
  output [3:0]pipe_pclk_sel_out;
  output [3:0]PIPE_PHYSTATUS;
  input pipe_dclk_in;
  input sys_clk;
  input [3:0]pci_exp_rxn;
  input [3:0]pci_exp_rxp;
  input [3:0]PIPE_RXPOLARITY;
  input pipe_rxusrclk_in;
  input [1:0]PIPE_TXDEEMPH;
  input PIPE_TXDETECTRX;
  input [3:0]PIPE_TXELECIDLE;
  input pipe_pclk_in;
  input [7:0]PIPE_POWERDOWN;
  input [2:0]PIPE_TXMARGIN;
  input [63:0]PIPE_TXDATA;
  input [3:0]PIPE_TXCOMPLIANCE;
  input [7:0]PIPE_TXDATAK;
  input pipe_tx_rcvr_det;
  input [2:0]I2;
  input I1;
  input I3;
  input I4;
  input [35:0]ext_ch_gt_drpaddr;
  input I5;
  input I6;
  input I7;
  input [0:0]I8;
  input pipe_mmcm_lock_in;
  input [63:0]ext_ch_gt_drpdi;
  input [3:0]ext_ch_gt_drpen;
  input [3:0]ext_ch_gt_drpwe;
  input pipe_oobclk_in;
  input SYNC_TXDLYSRESETDONE;
  input SYNC_RXDLYSRESETDONE;

  wire D;
  wire [2:0]DRP_FSM;
  wire DRP_START0;
  wire DRP_START032_out;
  wire DRP_START050_out;
  wire DRP_START058_out;
  wire DRP_X160;
  wire DRP_X16034_out;
  wire DRP_X16052_out;
  wire DRP_X16060_out;
  wire DRP_X16X20_MODE0;
  wire DRP_X16X20_MODE054_out;
  wire DRP_X16X20_MODE056_out;
  wire DRP_X16X20_MODE062_out;
  wire GT_CPLLPD0;
  wire GT_CPLLPD018_out;
  wire GT_CPLLPD028_out;
  wire GT_CPLLPD046_out;
  wire GT_CPLLRESET0;
  wire GT_CPLLRESET016_out;
  wire GT_CPLLRESET026_out;
  wire GT_CPLLRESET044_out;
  wire GT_RXPMARESET0;
  wire GT_RXPMARESET011_out;
  wire GT_RXPMARESET021_out;
  wire GT_RXPMARESET039_out;
  wire I1;
  wire [2:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [0:0]I8;
  wire [15:0]O1;
  wire O10;
  wire [2:0]O11;
  wire [5:0]O12;
  wire [4:0]O13;
  wire O14;
  wire [2:0]O15;
  wire [5:0]O16;
  wire [4:0]O17;
  wire O18;
  wire [2:0]O19;
  wire [1:0]O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [2:0]O23;
  wire O24;
  wire [15:0]O3;
  wire O31;
  wire [1:0]O4;
  wire [15:0]O5;
  wire [1:0]O6;
  wire O7;
  wire [5:0]O8;
  wire [4:0]O9;
  wire [3:0]PIPE_PHYSTATUS;
  wire [7:0]PIPE_POWERDOWN;
  wire [3:0]PIPE_RXCHANISALIGNED;
  wire [15:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [3:0]PIPE_RXELECIDLE;
  wire [2:0]PIPE_RXPHALIGNDONE;
  wire [3:0]PIPE_RXPOLARITY;
  wire [3:0]PIPE_TXCOMPLIANCE;
  wire [63:0]PIPE_TXDATA;
  wire [7:0]PIPE_TXDATAK;
  wire [1:0]PIPE_TXDEEMPH;
  wire PIPE_TXDETECTRX;
  wire [3:0]PIPE_TXELECIDLE;
  wire [2:0]PIPE_TXMARGIN;
  wire [0:0]Q;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire [3:0]QRST_CPLLLOCK;
  wire [4:0]RATE_FSM;
  wire RATE_RST_IDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXSYNC_START0;
  wire SYNC_TXSYNC_START030_out;
  wire SYNC_TXSYNC_START048_out;
  wire SYNC_TXSYNC_START08_out;
  wire [35:0]ext_ch_gt_drpaddr;
  wire [63:0]ext_ch_gt_drpdi;
  wire [63:0]ext_ch_gt_drpdo;
  wire [3:0]ext_ch_gt_drpen;
  wire [3:0]ext_ch_gt_drprdy;
  wire [3:0]ext_ch_gt_drpwe;
  wire [3:0]gt_ch_drp_rdy;
  wire [4:0]\gt_rxchbondo[1]_0 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_56 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_7 ;
  wire \n_0_gtx_channel.gtxe2_channel_i_i_7__0 ;
  wire \n_0_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_0_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_0_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_0_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[0].pipe_sync_i ;
  wire \n_10_pipe_lane[0].pipe_user_i ;
  wire \n_10_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_10_pipe_lane[1].pipe_user_i ;
  wire \n_10_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_10_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_10_pipe_lane[3].pipe_user_i ;
  wire \n_11_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_11_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_11_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_11_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_11_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_12_pipe_lane[3].pipe_user_i ;
  wire \n_13_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_13_pipe_lane[0].pipe_user_i ;
  wire \n_13_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_13_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_13_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_13_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[0].gt_wrapper_i ;
  wire \n_14_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_14_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[1].gt_wrapper_i ;
  wire \n_14_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_14_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[2].gt_wrapper_i ;
  wire \n_14_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_14_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[3].gt_wrapper_i ;
  wire \n_14_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_14_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_14_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[0].gt_wrapper_i ;
  wire \n_15_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[1].gt_wrapper_i ;
  wire \n_15_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[2].gt_wrapper_i ;
  wire \n_15_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[3].gt_wrapper_i ;
  wire \n_15_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_15_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_15_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[0].gt_wrapper_i ;
  wire \n_16_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_16_pipe_lane[1].gt_wrapper_i ;
  wire \n_16_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_16_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[2].gt_wrapper_i ;
  wire \n_16_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_16_pipe_lane[3].gt_wrapper_i ;
  wire \n_16_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_17_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_18_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_reset.pipe_reset_i ;
  wire \n_19_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_19_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_19_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_1_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_1_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_1_pipe_lane[1].pipe_user_i ;
  wire \n_1_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_1_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_20_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[1].gt_wrapper_i ;
  wire \n_20_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_20_pipe_lane[2].gt_wrapper_i ;
  wire \n_20_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[3].gt_wrapper_i ;
  wire \n_20_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[0].gt_wrapper_i ;
  wire \n_21_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[1].gt_wrapper_i ;
  wire \n_21_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[2].gt_wrapper_i ;
  wire \n_21_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[3].gt_wrapper_i ;
  wire \n_21_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[0].gt_wrapper_i ;
  wire \n_22_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_24_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_24_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_25_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_25_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_reset.pipe_reset_i ;
  wire \n_29_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_reset.pipe_reset_i ;
  wire \n_2_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_2_pipe_lane[0].pipe_user_i ;
  wire \n_2_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_2_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_2_pipe_lane[2].pipe_user_i ;
  wire \n_2_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_2_pipe_lane[3].pipe_user_i ;
  wire \n_30_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_5_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_5_pipe_lane[1].pipe_user_i ;
  wire \n_5_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_5_pipe_lane[2].pipe_user_i ;
  wire \n_5_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_5_pipe_lane[3].pipe_user_i ;
  wire \n_6_pipe_lane[0].gt_wrapper_i ;
  wire \n_6_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[0].pipe_sync_i ;
  wire \n_6_pipe_lane[0].pipe_user_i ;
  wire \n_6_pipe_lane[1].gt_wrapper_i ;
  wire \n_6_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[1].pipe_sync_i ;
  wire \n_6_pipe_lane[2].gt_wrapper_i ;
  wire \n_6_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[2].pipe_sync_i ;
  wire \n_6_pipe_lane[2].pipe_user_i ;
  wire \n_6_pipe_lane[3].gt_wrapper_i ;
  wire \n_6_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_6_pipe_lane[3].pipe_sync_i ;
  wire \n_7_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_7_pipe_lane[0].pipe_sync_i ;
  wire \n_7_pipe_lane[0].pipe_user_i ;
  wire \n_7_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_7_pipe_lane[1].pipe_sync_i ;
  wire \n_7_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_7_pipe_lane[2].pipe_sync_i ;
  wire \n_7_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_7_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_7_pipe_lane[3].pipe_sync_i ;
  wire \n_89_pipe_lane[3].gt_wrapper_i ;
  wire \n_8_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[0].pipe_sync_i ;
  wire \n_8_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[1].pipe_sync_i ;
  wire \n_8_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[2].pipe_sync_i ;
  wire \n_8_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_8_pipe_lane[3].pipe_sync_i ;
  wire \n_8_pipe_lane[3].pipe_user_i ;
  wire \n_9_pipe_lane[0].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[0].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[1].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[1].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[2].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[2].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[3].pipe_drp.pipe_drp_i ;
  wire \n_9_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_9_pipe_lane[3].pipe_rate.pipe_rate_i ;
  wire \n_9_pipe_lane[3].pipe_user_i ;
  wire p_0_in15_in;
  wire p_0_in17_in;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire p_0_in2_in;
  wire p_0_in33_in;
  wire p_0_in35_in;
  wire p_0_in3_in;
  wire p_0_in43_in;
  wire p_0_in45_in;
  wire p_0_in51_in;
  wire p_0_in53_in;
  wire p_0_in55_in;
  wire p_0_in59_in;
  wire p_0_in61_in;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire p_0_in7_in_1;
  wire p_0_in7_in_2;
  wire p_0_in7_in_6;
  wire p_0_in__0;
  wire p_102_out;
  wire p_103_out;
  wire p_104_out;
  wire p_109_out;
  wire p_111_out;
  wire p_129_out;
  wire p_148_out;
  wire p_151_out;
  wire p_156_out;
  wire p_157_out;
  wire p_163_out;
  wire p_165_out;
  wire p_183_out;
  wire p_1_in8_in;
  wire p_1_in8_in_0;
  wire p_1_in8_in_3;
  wire p_1_in8_in_5;
  wire p_202_out;
  wire p_205_out;
  wire p_209_out;
  wire p_210_out;
  wire p_216_out;
  wire p_218_out;
  wire p_21_out;
  wire p_2_in;
  wire p_2_in_4;
  wire p_2_in_7;
  wire p_40_out;
  wire p_43_out;
  wire p_48_out;
  wire p_49_out;
  wire p_55_out;
  wire p_57_out;
  wire p_75_out;
  wire p_94_out;
  wire p_97_out;
  wire [3:0]pci_exp_rxn;
  wire [3:0]pci_exp_rxp;
  wire [3:0]pci_exp_txn;
  wire [3:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [31:0]pipe_dmonitorout;
  wire [3:0]pipe_eyescandataerror;
  wire pipe_mmcm_lock_in;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [3:0]pipe_pclk_sel_out;
  wire [3:0]pipe_qrst_fsm;
  wire pipe_qrst_idle;
  wire [3:0]pipe_rst_fsm;
  wire [11:0]pipe_rxbufstatus;
  wire [3:0]pipe_rxcommadet;
  wire [31:0]pipe_rxdisperr;
  wire [3:0]pipe_rxdlysresetdone;
  wire [31:0]pipe_rxnotintable;
  wire [3:0]pipe_rxoutclk_out;
  wire [3:0]pipe_rxprbserr;
  wire [11:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire [3:0]pipe_txdlysresetdone;
  wire pipe_txoutclk_out;
  wire [3:0]pipe_txphaligndone;
  wire [3:0]pipe_txphinitdone;
  wire qdrp_done;
  wire qpllreset;
  wire qrst_drp_start;
  wire qrst_qpllpd;
  wire [3:1]rate_gen3;
  wire [3:0]rate_idle;
  wire reset_n_reg1;
  wire reset_n_reg2;
  wire rst_dclk_reset;
  wire rst_gtreset;
  wire rst_rxusrclk_reset;
  wire rst_txsync_start;
  wire sys_clk;
  wire txsyncallin;
  wire [1:0]user_active_lane;

LUT6 #(
    .INIT(64'h55555515FFFFFFFF)) 
     \gtx_channel.gtxe2_channel_i_i_56 
       (.I0(\n_12_pipe_lane[3].pipe_user_i ),
        .I1(\n_2_pipe_lane[3].pipe_user_i ),
        .I2(\n_10_pipe_lane[3].pipe_user_i ),
        .I3(\n_8_pipe_lane[3].pipe_user_i ),
        .I4(\n_9_pipe_lane[3].pipe_user_i ),
        .I5(p_104_out),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_56 ));
LUT6 #(
    .INIT(64'h00000000EEEE0E00)) 
     \gtx_channel.gtxe2_channel_i_i_7 
       (.I0(\n_1_pipe_lane[1].pipe_user_i ),
        .I1(\n_10_pipe_lane[1].pipe_user_i ),
        .I2(\n_10_pipe_lane[0].pipe_user_i ),
        .I3(\n_2_pipe_lane[0].pipe_user_i ),
        .I4(\n_13_pipe_lane[0].pipe_user_i ),
        .I5(\n_0_gtx_channel.gtxe2_channel_i_i_56 ),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_7 ));
LUT6 #(
    .INIT(64'h00000000EEEE0E00)) 
     \gtx_channel.gtxe2_channel_i_i_7__0 
       (.I0(\n_1_pipe_lane[1].pipe_user_i ),
        .I1(\n_10_pipe_lane[1].pipe_user_i ),
        .I2(\n_10_pipe_lane[0].pipe_user_i ),
        .I3(\n_2_pipe_lane[0].pipe_user_i ),
        .I4(\n_13_pipe_lane[0].pipe_user_i ),
        .I5(\n_0_gtx_channel.gtxe2_channel_i_i_56 ),
        .O(\n_0_gtx_channel.gtxe2_channel_i_i_7__0 ));
pcie_k7_gen2x4_pcie_k7_gen2x4_gt_wrapper \pipe_lane[0].gt_wrapper_i 
       (.DRPADDR({\n_3_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[0].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[0].pipe_drp.pipe_drp_i }),
        .DRP_GTXRESET(rst_gtreset),
        .GT_CPLLPD046_out(GT_CPLLPD046_out),
        .GT_CPLLRESET044_out(GT_CPLLRESET044_out),
        .GT_RXPMARESET039_out(GT_RXPMARESET039_out),
        .I1(\n_13_pipe_lane[0].pipe_drp.pipe_drp_i ),
        .I10(\n_8_pipe_lane[0].pipe_sync_i ),
        .I11(I1),
        .I12(I5),
        .I2(\n_14_pipe_lane[0].pipe_drp.pipe_drp_i ),
        .I3(\n_9_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .I4(\n_7_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .I5(\n_0_gtx_channel.gtxe2_channel_i_i_7 ),
        .I6(\n_29_pipe_reset.pipe_reset_i ),
        .I7(\n_10_pipe_lane[0].pipe_sync_i ),
        .I8(\n_7_pipe_lane[0].pipe_sync_i ),
        .I9(\n_6_pipe_lane[0].pipe_sync_i ),
        .O1(\n_6_pipe_lane[0].gt_wrapper_i ),
        .O2(\n_16_pipe_lane[0].gt_wrapper_i ),
        .O23(O23),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[1:0]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[0]),
        .PIPE_RXDATA(PIPE_RXDATA),
        .PIPE_RXDATAK(PIPE_RXDATAK),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[0]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[0]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPE_TXDATA(PIPE_TXDATA[15:0]),
        .PIPE_TXDATAK(PIPE_TXDATAK[1:0]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[0]),
        .PIPE_TXDETECTRX(PIPE_TXDETECTRX),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[0]),
        .PIPE_TXMARGIN(PIPE_TXMARGIN),
        .QPLL_QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLL_QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[0]),
        .RATE_PHYSTATUS(p_183_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_21_pipe_lane[0].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE(\n_24_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_19_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .TXMAINCURSOR({\n_5_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .USER_OOBCLK(\n_7_pipe_lane[0].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[0].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[0].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[15:0]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[0]),
        .pci_exp_rxn(pci_exp_rxn[0]),
        .pci_exp_rxp(pci_exp_rxp[0]),
        .pci_exp_txn(pci_exp_txn[0]),
        .pci_exp_txp(pci_exp_txp[0]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[7:0]),
        .pipe_eyescandataerror(pipe_eyescandataerror[0]),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxbufstatus(pipe_rxbufstatus[2:0]),
        .pipe_rxcommadet(pipe_rxcommadet[0]),
        .pipe_rxdisperr(pipe_rxdisperr[7:0]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[0]),
        .pipe_rxnotintable(pipe_rxnotintable[7:0]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[0]),
        .pipe_rxprbserr(pipe_rxprbserr[0]),
        .pipe_rxstatus(pipe_rxstatus[2:0]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[0]),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone[0]),
        .pipe_txphinitdone(pipe_txphinitdone[0]),
        .sys_clk(sys_clk));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_drp \pipe_lane[0].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[0].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[0].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[0].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_202_out),
        .DRP_GTXRESET(rst_gtreset),
        .DRP_X16(DRP_X16052_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE054_out),
        .I8(I8),
        .O1(\n_13_pipe_lane[0].pipe_drp.pipe_drp_i ),
        .O2(\n_14_pipe_lane[0].pipe_drp.pipe_drp_i ),
        .Q(DRP_FSM),
        .RATE_DRP_START(DRP_START050_out),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[8:0]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[15:0]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[15:0]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[0]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[0]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[0]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[0]),
        .pipe_dclk_in(pipe_dclk_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_eq \pipe_lane[0].pipe_eq.pipe_eq_i 
       (.SYNC_GEN3(O24),
        .TXMAINCURSOR({\n_5_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[0].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0),
        .pipe_pclk_in(pipe_pclk_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_gt_common \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i 
       (.QPLL_DRP_DONE(qdrp_done),
        .QPLL_DRP_GEN3(\n_7_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .QPLL_DRP_START(qrst_drp_start),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLL_QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QPLL_QPLLPD(qrst_qpllpd),
        .QPLL_QPLLRESET(qpllreset),
        .RST_DCLK_RESET(rst_dclk_reset),
        .pipe_dclk_in(pipe_dclk_in),
        .sys_clk(sys_clk));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_rate \pipe_lane[0].pipe_rate.pipe_rate_i 
       (.GT_RXPMARESET039_out(GT_RXPMARESET039_out),
        .I8(I8),
        .O1(\n_7_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .O2(\n_9_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .Q(RATE_FSM),
        .QRST_QPLLPD_IN(p_210_out),
        .QRST_QPLLRESET_IN(p_209_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[0]),
        .RATE_DRP_DONE(p_202_out),
        .RATE_DRP_START(DRP_START050_out),
        .RATE_DRP_X16(p_0_in51_in),
        .RATE_DRP_X16X20_MODE(p_0_in53_in),
        .RATE_PHYSTATUS(p_183_out),
        .RATE_QPLLLOCK(QPLL_QPLLLOCK),
        .RATE_RXRATEDONE(\n_14_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_21_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_205_out),
        .RST_RATE_IDLE(rate_idle[0]),
        .RXRATE(\n_24_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_19_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .SYNC_GEN3(O24),
        .SYNC_RXSYNC_START(\n_15_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START048_out),
        .USER_RATE_DONE(\n_13_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_14_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_5_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RST_IDLE(RATE_RST_IDLE),
        .USER_RXRESETDONE(\n_15_pipe_lane[0].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[0].gt_wrapper_i ),
        .p_0_in43_in(p_0_in43_in),
        .p_0_in45_in(p_0_in45_in),
        .p_0_in7_in(p_0_in7_in),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[0]),
        .rst_txsync_start(rst_txsync_start));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_sync \pipe_lane[0].pipe_sync_i 
       (.O1(\n_6_pipe_lane[0].pipe_sync_i ),
        .O2(\n_7_pipe_lane[0].pipe_sync_i ),
        .O3(\n_8_pipe_lane[0].pipe_sync_i ),
        .O4(\n_10_pipe_lane[0].pipe_sync_i ),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[0]),
        .Q(SYNC_FSM_TX),
        .RST_RATE_IDLE(rate_idle[0]),
        .RST_TXSYNC_DONE(p_205_out),
        .SYNC_GEN3(O24),
        .SYNC_RXCDRLOCK(p_216_out),
        .SYNC_RXDLYSRESETDONE(SYNC_RXDLYSRESETDONE),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_RXPHALIGNDONE_S(\n_89_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_15_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE(SYNC_TXDLYSRESETDONE),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXPHINITDONE(\n_6_pipe_lane[0].pipe_user_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START048_out),
        .p_0_in7_in(p_0_in7_in),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .user_active_lane(user_active_lane[0]));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_user \pipe_lane[0].pipe_user_i 
       (.I1(I1),
        .I2(\n_16_pipe_lane[0].gt_wrapper_i ),
        .I3(\n_2_pipe_lane[2].pipe_user_i ),
        .I4(\n_5_pipe_lane[2].pipe_user_i ),
        .I5(\n_6_pipe_lane[0].gt_wrapper_i ),
        .O1(\n_2_pipe_lane[0].pipe_user_i ),
        .O2(\n_10_pipe_lane[0].pipe_user_i ),
        .O3(user_active_lane[0]),
        .O4(\n_13_pipe_lane[0].pipe_user_i ),
        .O7(O7),
        .PIPE_PHYSTATUS(PIPE_PHYSTATUS[0]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[0]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[0]),
        .RST_PHYSTATUS(p_183_out),
        .RST_RATE_IDLE(rate_idle[0]),
        .RST_RESETDONE(p_218_out),
        .RST_RXCDRLOCK(p_216_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXPHINITDONE(\n_6_pipe_lane[0].pipe_user_i ),
        .USER_OOBCLK(\n_7_pipe_lane[0].pipe_user_i ),
        .USER_RATE_DONE(\n_13_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RATE_GEN3(O24),
        .USER_RATE_RXSYNC(\n_14_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_5_pipe_lane[0].pipe_rate.pipe_rate_i ),
        .USER_RST_IDLE(RATE_RST_IDLE),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[0].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[0].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[0].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in),
        .p_2_in(p_2_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[0]),
        .pipe_rxstatus(pipe_rxstatus[2]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txphaligndone(pipe_txphaligndone[1:0]),
        .pipe_txphinitdone(pipe_txphinitdone[1:0]),
        .user_active_lane(user_active_lane[1]));
pcie_k7_gen2x4_pcie_k7_gen2x4_gt_wrapper_37 \pipe_lane[1].gt_wrapper_i 
       (.DRPADDR({\n_3_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[1].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[1].pipe_drp.pipe_drp_i }),
        .GT_CPLLPD028_out(GT_CPLLPD028_out),
        .GT_CPLLRESET026_out(GT_CPLLRESET026_out),
        .GT_RXPMARESET021_out(GT_RXPMARESET021_out),
        .I1(\n_13_pipe_lane[1].pipe_drp.pipe_drp_i ),
        .I10(\n_6_pipe_lane[1].pipe_sync_i ),
        .I11(\n_8_pipe_lane[1].pipe_sync_i ),
        .I12(I2),
        .I13(I3),
        .I14(I5),
        .I2(\n_14_pipe_lane[1].pipe_drp.pipe_drp_i ),
        .I3(QPLL_QPLLOUTCLK),
        .I4(QPLL_QPLLOUTREFCLK),
        .I5(\n_10_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .I6(\n_9_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .I7(\n_0_gtx_channel.gtxe2_channel_i_i_7__0 ),
        .I8(\n_29_pipe_reset.pipe_reset_i ),
        .I9(\n_7_pipe_lane[1].pipe_sync_i ),
        .O1(\n_6_pipe_lane[1].gt_wrapper_i ),
        .O2(\n_16_pipe_lane[1].gt_wrapper_i ),
        .O22(O22),
        .O3(O1),
        .O4(O2),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[3:2]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[1]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[1]),
        .PIPE_RXPHALIGNDONE(PIPE_RXPHALIGNDONE[0]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[1]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPE_TXDATA(PIPE_TXDATA[31:16]),
        .PIPE_TXDATAK(PIPE_TXDATAK[3:2]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[0]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[1]),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[1]),
        .RATE_PHYSTATUS(p_129_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[1].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[1].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE(\n_25_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_20_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .USER_OOBCLK(\n_5_pipe_lane[1].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[1].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[1].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[31:16]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[1]),
        .pci_exp_rxn(pci_exp_rxn[1]),
        .pci_exp_rxp(pci_exp_rxp[1]),
        .pci_exp_txn(pci_exp_txn[1]),
        .pci_exp_txp(pci_exp_txp[1]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[15:8]),
        .pipe_eyescandataerror(pipe_eyescandataerror[1]),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxbufstatus(pipe_rxbufstatus[5:3]),
        .pipe_rxcommadet(pipe_rxcommadet[1]),
        .pipe_rxdisperr(pipe_rxdisperr[15:8]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[1]),
        .pipe_rxnotintable(pipe_rxnotintable[15:8]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[1]),
        .pipe_rxprbserr(pipe_rxprbserr[1]),
        .pipe_rxstatus(pipe_rxstatus[5:3]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[1]),
        .pipe_txphaligndone(pipe_txphaligndone[1]),
        .pipe_txphinitdone(pipe_txphinitdone[1]),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_drp_38 \pipe_lane[1].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[1].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[1].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[1].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_148_out),
        .DRP_X16(DRP_X16034_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0),
        .I8(I8),
        .O1(\n_13_pipe_lane[1].pipe_drp.pipe_drp_i ),
        .O2(\n_14_pipe_lane[1].pipe_drp.pipe_drp_i ),
        .Q(O11),
        .RATE_DRP_START(DRP_START032_out),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[17:9]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[31:16]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[31:16]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[1]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[1]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[1]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[1]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_eq_39 \pipe_lane[1].pipe_eq.pipe_eq_i 
       (.TXMAINCURSOR({\n_5_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[1].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0),
        .pipe_pclk_in(pipe_pclk_in),
        .rate_gen3(rate_gen3[1]));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_rate_40 \pipe_lane[1].pipe_rate.pipe_rate_i 
       (.GT_RXPMARESET021_out(GT_RXPMARESET021_out),
        .I1(O24),
        .I2(rate_gen3[3:2]),
        .I8(I8),
        .O1(\n_7_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .O2(\n_9_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .O3(\n_10_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .Q(O9),
        .QRST_QPLLPD_IN(p_157_out),
        .QRST_QPLLRESET_IN(p_156_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[1]),
        .RATE_DRP_DONE(p_148_out),
        .RATE_DRP_START(DRP_START032_out),
        .RATE_DRP_X16(p_0_in33_in),
        .RATE_DRP_X16X20_MODE(p_0_in35_in),
        .RATE_PHYSTATUS(p_129_out),
        .RATE_QPLLLOCK(QPLL_QPLLLOCK),
        .RATE_RXRATEDONE(\n_14_pipe_lane[1].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[1].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_151_out),
        .RST_RATE_IDLE(rate_idle[1]),
        .RXRATE(\n_25_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_20_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .SYNC_RXSYNC_START(\n_16_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START030_out),
        .USER_RATE_DONE(\n_14_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_15_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_5_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RST_IDLE(RATE_RST_IDLE),
        .USER_RXRESETDONE(\n_15_pipe_lane[1].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[1].gt_wrapper_i ),
        .p_0_in25_in(p_0_in25_in),
        .p_0_in27_in(p_0_in27_in),
        .p_0_in7_in(p_0_in7_in_1),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_0),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[1]),
        .rate_gen3(rate_gen3[1]),
        .rst_txsync_start(rst_txsync_start));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_sync_41 \pipe_lane[1].pipe_sync_i 
       (.O1(\n_6_pipe_lane[1].pipe_sync_i ),
        .O2(\n_7_pipe_lane[1].pipe_sync_i ),
        .O3(\n_8_pipe_lane[1].pipe_sync_i ),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[1]),
        .Q(O8),
        .RST_RATE_IDLE(rate_idle[1]),
        .RST_TXSYNC_DONE(p_151_out),
        .SYNC_GEN3(rate_gen3[1]),
        .SYNC_RXCDRLOCK(p_163_out),
        .SYNC_RXDLYSRESETDONE(SYNC_RXDLYSRESETDONE),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_RXPHALIGNDONE_S(\n_89_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_16_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE(SYNC_TXDLYSRESETDONE),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXPHINITDONE(\n_6_pipe_lane[0].pipe_user_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START030_out),
        .p_0_in7_in(p_0_in7_in_1),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_0),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_user_42 \pipe_lane[1].pipe_user_i 
       (.D(D),
        .I1(\n_16_pipe_lane[1].gt_wrapper_i ),
        .I2(\n_6_pipe_lane[1].gt_wrapper_i ),
        .I3(I3),
        .I4(RATE_RST_IDLE),
        .O1(\n_1_pipe_lane[1].pipe_user_i ),
        .O10(O10),
        .O2(\n_10_pipe_lane[1].pipe_user_i ),
        .PIPE_PHYSTATUS(PIPE_PHYSTATUS[1]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[1]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[1]),
        .RST_PHYSTATUS(p_129_out),
        .RST_RATE_IDLE(rate_idle[1]),
        .RST_RESETDONE(p_165_out),
        .RST_RXCDRLOCK(p_163_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_5_pipe_lane[1].pipe_user_i ),
        .USER_RATE_DONE(\n_14_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RATE_GEN3(rate_gen3[1]),
        .USER_RATE_RXSYNC(\n_15_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_5_pipe_lane[1].pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[1].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[1].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[1].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_1),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_0),
        .p_2_in(p_2_in),
        .p_2_in_0(p_2_in_4),
        .p_2_in_1(p_2_in_7),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[1]),
        .pipe_rxstatus(pipe_rxstatus[5]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .user_active_lane(user_active_lane[1]));
pcie_k7_gen2x4_pcie_k7_gen2x4_gt_wrapper_43 \pipe_lane[2].gt_wrapper_i 
       (.DRPADDR({\n_3_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[2].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[2].pipe_drp.pipe_drp_i }),
        .GT_CPLLPD018_out(GT_CPLLPD018_out),
        .GT_CPLLRESET016_out(GT_CPLLRESET016_out),
        .GT_RXPMARESET011_out(GT_RXPMARESET011_out),
        .I1(\n_13_pipe_lane[2].pipe_drp.pipe_drp_i ),
        .I10(\n_6_pipe_lane[2].pipe_sync_i ),
        .I11(\n_8_pipe_lane[2].pipe_sync_i ),
        .I12(I6),
        .I13(I5),
        .I2(\n_14_pipe_lane[2].pipe_drp.pipe_drp_i ),
        .I3(QPLL_QPLLOUTCLK),
        .I4(QPLL_QPLLOUTREFCLK),
        .I5(\n_9_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .I6(\n_7_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .I7(\n_0_gtx_channel.gtxe2_channel_i_i_7 ),
        .I8(\n_28_pipe_reset.pipe_reset_i ),
        .I9(\n_7_pipe_lane[2].pipe_sync_i ),
        .O1(\n_6_pipe_lane[2].gt_wrapper_i ),
        .O2(\n_16_pipe_lane[2].gt_wrapper_i ),
        .O21(O21),
        .O3(O3),
        .O4(O4),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[5:4]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[2]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[2]),
        .PIPE_RXPHALIGNDONE(PIPE_RXPHALIGNDONE[1]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[2]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPE_TXDATA(PIPE_TXDATA[47:32]),
        .PIPE_TXDATAK(PIPE_TXDATAK[5:4]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[1]),
        .PIPE_TXDETECTRX(PIPE_TXDETECTRX),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[2]),
        .PIPE_TXMARGIN(PIPE_TXMARGIN),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[2]),
        .RATE_PHYSTATUS(p_75_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[2].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[2].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE(\n_24_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_19_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .USER_OOBCLK(\n_6_pipe_lane[2].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[2].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[2].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[47:32]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[2]),
        .pci_exp_rxn(pci_exp_rxn[2]),
        .pci_exp_rxp(pci_exp_rxp[2]),
        .pci_exp_txn(pci_exp_txn[2]),
        .pci_exp_txp(pci_exp_txp[2]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[23:16]),
        .pipe_eyescandataerror(pipe_eyescandataerror[2]),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxbufstatus(pipe_rxbufstatus[8:6]),
        .pipe_rxcommadet(pipe_rxcommadet[2]),
        .pipe_rxdisperr(pipe_rxdisperr[23:16]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[2]),
        .pipe_rxnotintable(pipe_rxnotintable[23:16]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[2]),
        .pipe_rxprbserr(pipe_rxprbserr[2]),
        .pipe_rxstatus(pipe_rxstatus[8:6]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[2]),
        .pipe_txphaligndone(pipe_txphaligndone[2]),
        .pipe_txphinitdone(pipe_txphinitdone[2]),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_drp_44 \pipe_lane[2].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[2].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[2].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[2].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_94_out),
        .DRP_X16(DRP_X160),
        .DRP_X16X20_MODE(DRP_X16X20_MODE056_out),
        .I8(I8),
        .O1(\n_13_pipe_lane[2].pipe_drp.pipe_drp_i ),
        .O2(\n_14_pipe_lane[2].pipe_drp.pipe_drp_i ),
        .Q(O15),
        .RATE_DRP_START(DRP_START0),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[26:18]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[47:32]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[47:32]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[2]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[2]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[2]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[2]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_eq_45 \pipe_lane[2].pipe_eq.pipe_eq_i 
       (.I2(rate_gen3[2]),
        .TXMAINCURSOR({\n_5_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[2].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0),
        .pipe_pclk_in(pipe_pclk_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_rate_46 \pipe_lane[2].pipe_rate.pipe_rate_i 
       (.GT_RXPMARESET011_out(GT_RXPMARESET011_out),
        .I1(RATE_RST_IDLE),
        .I2(rate_gen3[2]),
        .I8(I8),
        .O1(\n_7_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .O2(\n_9_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .Q(O13),
        .QRST_QPLLPD_IN(p_103_out),
        .QRST_QPLLRESET_IN(p_102_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[2]),
        .RATE_DRP_DONE(p_94_out),
        .RATE_DRP_START(DRP_START0),
        .RATE_DRP_X16(p_0_in6_in),
        .RATE_DRP_X16X20_MODE(p_0_in55_in),
        .RATE_PHYSTATUS(p_75_out),
        .RATE_QPLLLOCK(QPLL_QPLLLOCK),
        .RATE_RXRATEDONE(\n_14_pipe_lane[2].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[2].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_97_out),
        .RST_RATE_IDLE(rate_idle[2]),
        .RXRATE(\n_24_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_19_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .SYNC_RXSYNC_START(\n_15_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START08_out),
        .USER_RATE_DONE(\n_13_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_14_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_5_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[2].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[2].gt_wrapper_i ),
        .p_0_in15_in(p_0_in15_in),
        .p_0_in17_in(p_0_in17_in),
        .p_0_in7_in(p_0_in7_in_2),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_3),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[2]),
        .rst_txsync_start(rst_txsync_start));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_sync_47 \pipe_lane[2].pipe_sync_i 
       (.O1(\n_6_pipe_lane[2].pipe_sync_i ),
        .O2(\n_7_pipe_lane[2].pipe_sync_i ),
        .O3(\n_8_pipe_lane[2].pipe_sync_i ),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[2]),
        .Q(O12),
        .RST_RATE_IDLE(rate_idle[2]),
        .RST_TXSYNC_DONE(p_97_out),
        .SYNC_GEN3(rate_gen3[2]),
        .SYNC_RXCDRLOCK(p_109_out),
        .SYNC_RXDLYSRESETDONE(SYNC_RXDLYSRESETDONE),
        .SYNC_RXPHALIGNDONE_M(SYNC_RXPHALIGNDONE_M),
        .SYNC_RXPHALIGNDONE_S(\n_89_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_15_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE(SYNC_TXDLYSRESETDONE),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXPHINITDONE(\n_6_pipe_lane[0].pipe_user_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START08_out),
        .p_0_in7_in(p_0_in7_in_2),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_3),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_user_48 \pipe_lane[2].pipe_user_i 
       (.I1(\n_16_pipe_lane[2].gt_wrapper_i ),
        .I2(\n_6_pipe_lane[2].gt_wrapper_i ),
        .I3(RATE_RST_IDLE),
        .I4(rate_gen3[2]),
        .O1(\n_2_pipe_lane[2].pipe_user_i ),
        .O14(O14),
        .O2(\n_5_pipe_lane[2].pipe_user_i ),
        .PIPE_PHYSTATUS(PIPE_PHYSTATUS[2]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[2]),
        .RST_PHYSTATUS(p_75_out),
        .RST_RATE_IDLE(rate_idle[2]),
        .RST_RESETDONE(p_111_out),
        .RST_RXCDRLOCK(p_109_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_6_pipe_lane[2].pipe_user_i ),
        .USER_RATE_DONE(\n_13_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_14_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_5_pipe_lane[2].pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[2].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[2].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[2].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_2),
        .p_0_in7_in_1(p_0_in7_in_6),
        .p_0_in__0(p_0_in__0),
        .p_104_out(p_104_out),
        .p_1_in8_in(p_1_in8_in_3),
        .p_1_in8_in_0(p_1_in8_in_5),
        .p_2_in(p_2_in_4),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[2]),
        .pipe_rxstatus(pipe_rxstatus[8]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_txphaligndone(pipe_txphaligndone[3:2]),
        .pipe_txphinitdone(pipe_txphinitdone[3:2]));
pcie_k7_gen2x4_pcie_k7_gen2x4_gt_wrapper_49 \pipe_lane[3].gt_wrapper_i 
       (.DRPADDR({\n_3_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[3].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[3].pipe_drp.pipe_drp_i }),
        .GT_CPLLPD0(GT_CPLLPD0),
        .GT_CPLLRESET0(GT_CPLLRESET0),
        .GT_RXPMARESET0(GT_RXPMARESET0),
        .I1(\n_13_pipe_lane[3].pipe_drp.pipe_drp_i ),
        .I10(\n_6_pipe_lane[3].pipe_sync_i ),
        .I11(\n_8_pipe_lane[3].pipe_sync_i ),
        .I12(I2),
        .I13(I4),
        .I14(I5),
        .I15(PIPE_RXPHALIGNDONE[1:0]),
        .I2(\n_14_pipe_lane[3].pipe_drp.pipe_drp_i ),
        .I3(QPLL_QPLLOUTCLK),
        .I4(QPLL_QPLLOUTREFCLK),
        .I5(\n_9_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .I6(\n_7_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .I7(\n_0_gtx_channel.gtxe2_channel_i_i_7__0 ),
        .I8(\n_28_pipe_reset.pipe_reset_i ),
        .I9(\n_7_pipe_lane[3].pipe_sync_i ),
        .O1(\n_6_pipe_lane[3].gt_wrapper_i ),
        .O2(\n_16_pipe_lane[3].gt_wrapper_i ),
        .O20(O20),
        .O3(\n_89_pipe_lane[3].gt_wrapper_i ),
        .O5(O5),
        .O6(O6),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[7:6]),
        .PIPE_RXCHANISALIGNED(PIPE_RXCHANISALIGNED[3]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[3]),
        .PIPE_RXPHALIGNDONE(PIPE_RXPHALIGNDONE[2]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[3]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPE_TXDATA(PIPE_TXDATA[63:48]),
        .PIPE_TXDATAK(PIPE_TXDATAK[7:6]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH[1]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[3]),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[3]),
        .RATE_PHYSTATUS(p_21_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[3].gt_wrapper_i ),
        .RXCHBONDO(\gt_rxchbondo[1]_0 ),
        .RXRATE(\n_24_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_19_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .TXMAINCURSOR({\n_5_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .USER_OOBCLK(\n_5_pipe_lane[3].pipe_user_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[3].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[3].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[63:48]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[3]),
        .pci_exp_rxn(pci_exp_rxn[3]),
        .pci_exp_rxp(pci_exp_rxp[3]),
        .pci_exp_txn(pci_exp_txn[3]),
        .pci_exp_txp(pci_exp_txp[3]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout[31:24]),
        .pipe_eyescandataerror(pipe_eyescandataerror[3]),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxbufstatus(pipe_rxbufstatus[11:9]),
        .pipe_rxcommadet(pipe_rxcommadet[3]),
        .pipe_rxdisperr(pipe_rxdisperr[31:24]),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone[3]),
        .pipe_rxnotintable(pipe_rxnotintable[31:24]),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[3]),
        .pipe_rxprbserr(pipe_rxprbserr[3]),
        .pipe_rxstatus(pipe_rxstatus[11:9]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_txdlysresetdone(pipe_txdlysresetdone[3]),
        .pipe_txphaligndone(pipe_txphaligndone[3]),
        .pipe_txphinitdone(pipe_txphinitdone[3]),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_drp_50 \pipe_lane[3].pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_3_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_4_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_5_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_6_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_7_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_8_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_9_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_10_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_11_pipe_lane[3].pipe_drp.pipe_drp_i }),
        .DRPDI({\n_15_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_16_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_17_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_18_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_19_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_20_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_21_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_22_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_23_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_24_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_25_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_26_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_27_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_28_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_29_pipe_lane[3].pipe_drp.pipe_drp_i ,\n_30_pipe_lane[3].pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_40_out),
        .DRP_X16(DRP_X16060_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE062_out),
        .I8(I8),
        .O1(\n_13_pipe_lane[3].pipe_drp.pipe_drp_i ),
        .O2(\n_14_pipe_lane[3].pipe_drp.pipe_drp_i ),
        .Q(O19),
        .RATE_DRP_START(DRP_START058_out),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[35:27]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[63:48]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[63:48]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[3]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[3]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[3]),
        .gt_ch_drp_rdy(gt_ch_drp_rdy[3]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_eq_51 \pipe_lane[3].pipe_eq.pipe_eq_i 
       (.I2(rate_gen3[3]),
        .TXMAINCURSOR({\n_5_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_6_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_7_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_8_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_9_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_10_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_11_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_12_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_13_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_14_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_15_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_16_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_0_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_1_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_2_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_3_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_4_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[3].pipe_eq.pipe_eq_i ),
        .p_0_in__0(p_0_in__0),
        .pipe_pclk_in(pipe_pclk_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_rate_52 \pipe_lane[3].pipe_rate.pipe_rate_i 
       (.GT_RXPMARESET0(GT_RXPMARESET0),
        .I1(RATE_RST_IDLE),
        .I2(rate_gen3[3]),
        .I3(QPLL_QPLLLOCK),
        .I8(I8),
        .O1(\n_7_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .O2(\n_9_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .Q(O17),
        .QRST_QPLLPD_IN(p_49_out),
        .QRST_QPLLRESET_IN(p_48_out),
        .RATE_CPLLLOCK(QRST_CPLLLOCK[3]),
        .RATE_DRP_DONE(p_40_out),
        .RATE_DRP_START(DRP_START058_out),
        .RATE_DRP_X16(p_0_in59_in),
        .RATE_DRP_X16X20_MODE(p_0_in61_in),
        .RATE_PHYSTATUS(p_21_out),
        .RATE_RXRATEDONE(\n_14_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_20_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(p_43_out),
        .RST_RATE_IDLE(rate_idle[3]),
        .RXRATE(\n_24_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_19_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .SYNC_RXSYNC_START(\n_15_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .USER_RATE_DONE(\n_13_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_14_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_5_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[3].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[3].gt_wrapper_i ),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .p_0_in7_in(p_0_in7_in_6),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_5),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[3]),
        .rst_txsync_start(rst_txsync_start));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_sync_53 \pipe_lane[3].pipe_sync_i 
       (.I1(\n_6_pipe_lane[0].pipe_user_i ),
        .I2(SYNC_RXPHALIGNDONE_M),
        .I3(\n_89_pipe_lane[3].gt_wrapper_i ),
        .O1(\n_6_pipe_lane[3].pipe_sync_i ),
        .O2(\n_7_pipe_lane[3].pipe_sync_i ),
        .O3(\n_8_pipe_lane[3].pipe_sync_i ),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[3]),
        .Q(O16),
        .RST_RATE_IDLE(rate_idle[3]),
        .RST_TXSYNC_DONE(p_43_out),
        .SYNC_GEN3(rate_gen3[3]),
        .SYNC_RXCDRLOCK(p_55_out),
        .SYNC_RXDLYSRESETDONE(SYNC_RXDLYSRESETDONE),
        .SYNC_RXSYNC_START(\n_15_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE(SYNC_TXDLYSRESETDONE),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .p_0_in7_in(p_0_in7_in_6),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_5),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .txsyncallin(txsyncallin));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_user_54 \pipe_lane[3].pipe_user_i 
       (.I1(\n_16_pipe_lane[3].gt_wrapper_i ),
        .I2(\n_6_pipe_lane[3].gt_wrapper_i ),
        .I3(RATE_RST_IDLE),
        .I4(I4),
        .I5(rate_gen3[3]),
        .O1(\n_2_pipe_lane[3].pipe_user_i ),
        .O18(O18),
        .O2(\n_8_pipe_lane[3].pipe_user_i ),
        .O3(\n_9_pipe_lane[3].pipe_user_i ),
        .O4(\n_10_pipe_lane[3].pipe_user_i ),
        .O5(\n_12_pipe_lane[3].pipe_user_i ),
        .PIPE_PHYSTATUS(PIPE_PHYSTATUS[3]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[3]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[3]),
        .RST_PHYSTATUS(p_21_out),
        .RST_RATE_IDLE(rate_idle[3]),
        .RST_RESETDONE(p_57_out),
        .RST_RXCDRLOCK(p_55_out),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .USER_OOBCLK(\n_5_pipe_lane[3].pipe_user_i ),
        .USER_RATE_DONE(\n_13_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_14_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_5_pipe_lane[3].pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(\n_17_pipe_lane[3].pipe_eq.pipe_eq_i ),
        .USER_RXRESETDONE(\n_15_pipe_lane[3].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_21_pipe_lane[3].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_6),
        .p_0_in__0(p_0_in__0),
        .p_1_in8_in(p_1_in8_in_5),
        .p_2_in(p_2_in_7),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[3]),
        .pipe_rxstatus(pipe_rxstatus[11]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in));
pcie_k7_gen2x4_pcie_k7_gen2x4_pipe_reset \pipe_reset.pipe_reset_i 
       (.D({p_57_out,p_111_out,p_165_out,p_218_out}),
        .DRP_X160(DRP_X160),
        .DRP_X16034_out(DRP_X16034_out),
        .DRP_X16052_out(DRP_X16052_out),
        .DRP_X16060_out(DRP_X16060_out),
        .DRP_X16X20_MODE0(DRP_X16X20_MODE0),
        .DRP_X16X20_MODE054_out(DRP_X16X20_MODE054_out),
        .DRP_X16X20_MODE056_out(DRP_X16X20_MODE056_out),
        .DRP_X16X20_MODE062_out(DRP_X16X20_MODE062_out),
        .GT_CPLLPD0(GT_CPLLPD0),
        .GT_CPLLPD018_out(GT_CPLLPD018_out),
        .GT_CPLLPD028_out(GT_CPLLPD028_out),
        .GT_CPLLPD046_out(GT_CPLLPD046_out),
        .GT_CPLLRESET0(GT_CPLLRESET0),
        .GT_CPLLRESET016_out(GT_CPLLRESET016_out),
        .GT_CPLLRESET026_out(GT_CPLLRESET026_out),
        .GT_CPLLRESET044_out(GT_CPLLRESET044_out),
        .I1(QRST_CPLLLOCK),
        .I2(rate_idle),
        .I3({p_40_out,p_94_out,p_148_out,p_202_out}),
        .I4({p_21_out,p_75_out,p_129_out,p_183_out}),
        .I5({p_43_out,p_97_out,p_151_out,p_205_out}),
        .I6({p_55_out,p_109_out,p_163_out,p_216_out}),
        .I7(reset_n_reg2),
        .O1(RATE_RST_IDLE),
        .O2(\n_28_pipe_reset.pipe_reset_i ),
        .O3(\n_29_pipe_reset.pipe_reset_i ),
        .Q(Q),
        .RST_DCLK_RESET(rst_dclk_reset),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .SS(\n_18_pipe_reset.pipe_reset_i ),
        .p_0_in15_in(p_0_in15_in),
        .p_0_in17_in(p_0_in17_in),
        .p_0_in25_in(p_0_in25_in),
        .p_0_in27_in(p_0_in27_in),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in33_in(p_0_in33_in),
        .p_0_in35_in(p_0_in35_in),
        .p_0_in3_in(p_0_in3_in),
        .p_0_in43_in(p_0_in43_in),
        .p_0_in45_in(p_0_in45_in),
        .p_0_in51_in(p_0_in51_in),
        .p_0_in53_in(p_0_in53_in),
        .p_0_in55_in(p_0_in55_in),
        .p_0_in59_in(p_0_in59_in),
        .p_0_in61_in(p_0_in61_in),
        .p_0_in6_in(p_0_in6_in),
        .p_0_in__0(p_0_in__0),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .rst_gtreset(rst_gtreset),
        .rst_txsync_start(rst_txsync_start));
pcie_k7_gen2x4_pcie_k7_gen2x4_qpll_reset \qpll_reset.qpll_reset_i 
       (.D({p_49_out,p_103_out,p_157_out,p_210_out}),
        .I1({p_48_out,p_102_out,p_156_out,p_209_out}),
        .I2(QPLL_QPLLLOCK),
        .I3(QRST_CPLLLOCK),
        .I8(I8),
        .QRST_DRP_DONE(qdrp_done),
        .SS(\n_18_pipe_reset.pipe_reset_i ),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_qrst_fsm(pipe_qrst_fsm),
        .pipe_qrst_idle(pipe_qrst_idle),
        .qpllreset(qpllreset),
        .qrst_drp_start(qrst_drp_start),
        .qrst_qpllpd(qrst_qpllpd));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE reset_n_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(O31),
        .D(1'b1),
        .Q(reset_n_reg1));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE reset_n_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(O31),
        .D(reset_n_reg1),
        .Q(reset_n_reg2));
LUT1 #(
    .INIT(2'h1)) 
     user_lnk_up_int_i_1
       (.I0(I7),
        .O(O31));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_qpll_drp" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_qpll_drp
   (QPLL_DRP_DONE,
    Q,
    O1,
    qpll_drp_en,
    qpll_drp_we,
    RST_DCLK_RESET,
    QPLL_DRP_START,
    pipe_dclk_in,
    qpll_drp_rdy,
    QPLL_QPLLLOCK,
    QPLL_DRP_GEN3,
    D);
  output QPLL_DRP_DONE;
  output [6:0]Q;
  output [15:0]O1;
  output qpll_drp_en;
  output qpll_drp_we;
  input RST_DCLK_RESET;
  input QPLL_DRP_START;
  input pipe_dclk_in;
  input qpll_drp_rdy;
  input QPLL_QPLLLOCK;
  input QPLL_DRP_GEN3;
  input [15:0]D;

  wire [15:0]D;
  wire [15:0]O1;
  wire [6:0]Q;
  wire QPLL_DRP_DONE;
  wire QPLL_DRP_GEN3;
  wire QPLL_DRP_START;
  wire QPLL_QPLLLOCK;
  wire RST_DCLK_RESET;
  wire [15:0]di;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire done;
  wire [6:0]fsm;
  wire fsm1;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr[0]_i_1 ;
  wire \n_0_addr[1]_i_1 ;
  wire \n_0_addr[2]_i_1 ;
  wire \n_0_addr[3]_i_1 ;
  wire \n_0_addr[5]_i_1 ;
  wire \n_0_addr[7]_i_1 ;
  wire \n_0_crscode[0]_i_1 ;
  wire \n_0_crscode[1]_i_1 ;
  wire \n_0_crscode[2]_i_1 ;
  wire \n_0_crscode[3]_i_1 ;
  wire \n_0_crscode[4]_i_1 ;
  wire \n_0_crscode[5]_i_1 ;
  wire \n_0_crscode[5]_i_2 ;
  wire \n_0_crscode_reg[0] ;
  wire \n_0_crscode_reg[1] ;
  wire \n_0_crscode_reg[2] ;
  wire \n_0_crscode_reg[3] ;
  wire \n_0_crscode_reg[4] ;
  wire \n_0_crscode_reg[5] ;
  wire \n_0_di[11]_i_2 ;
  wire \n_0_di[12]_i_2 ;
  wire \n_0_di[13]_i_2 ;
  wire \n_0_di[14]_i_2 ;
  wire \n_0_di[15]_i_2 ;
  wire \n_0_fsm[1]_i_2 ;
  wire \n_0_fsm[1]_i_3 ;
  wire \n_0_fsm[6]_i_2 ;
  wire \n_0_fsm[6]_i_3 ;
  wire \n_0_fsm[6]_i_4 ;
  wire \n_0_fsm_reg[0] ;
  wire \n_0_fsm_reg[1] ;
  wire \n_0_fsm_reg[2] ;
  wire \n_0_fsm_reg[3] ;
  wire \n_0_fsm_reg[4] ;
  wire \n_0_fsm_reg[5] ;
  wire \n_0_fsm_reg[6] ;
  wire \n_0_gtx_common.gtxe2_common_i_i_3 ;
  wire \n_0_index[0]_i_1 ;
  wire \n_0_index[1]_i_1 ;
  wire \n_0_index[2]_i_1 ;
  wire \n_0_index[2]_i_2 ;
  wire \n_0_index[2]_i_3 ;
  wire \n_0_index[2]_i_4 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_load_cnt[0]_i_1__0 ;
  wire \n_0_load_cnt[1]_i_1 ;
  wire \n_0_load_cnt[1]_i_2 ;
  wire ovrd_reg1;
  wire ovrd_reg2;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;

(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'h14)) 
     \addr[0]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'h0B)) 
     \addr[1]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'h71)) 
     \addr[2]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \addr[3]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \addr[5]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_addr[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \addr[7]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .O(\n_0_addr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr[0]_i_1 ),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr[1]_i_1 ),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr[2]_i_1 ),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr[3]_i_1 ),
        .Q(Q[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr[5]_i_1 ),
        .Q(Q[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr[5]_i_1 ),
        .Q(Q[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_addr[7]_i_1 ),
        .Q(Q[6]),
        .R(RST_DCLK_RESET));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[0]_i_1 
       (.I0(do_reg2[1]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[0]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[1]_i_1 
       (.I0(do_reg2[2]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[1]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[2]_i_1 
       (.I0(do_reg2[3]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[2]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[3]_i_1 
       (.I0(do_reg2[4]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[3]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[4]_i_1 
       (.I0(do_reg2[5]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[4]_i_1 ));
LUT4 #(
    .INIT(16'hC080)) 
     \crscode[5]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(ovrd_reg2),
        .O(\n_0_crscode[5]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[5]_i_2 
       (.I0(do_reg2[6]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[5]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[0]_i_1 ),
        .Q(\n_0_crscode_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[1]_i_1 ),
        .Q(\n_0_crscode_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[2]_i_1 ),
        .Q(\n_0_crscode_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[3]_i_1 ),
        .Q(\n_0_crscode_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[4]_i_1 ),
        .Q(\n_0_crscode_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[5]_i_2 ),
        .Q(\n_0_crscode_reg[5] ),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[0]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[0]),
        .I3(\n_0_index_reg[0] ),
        .O(di[0]));
LUT5 #(
    .INIT(32'h5F00F702)) 
     \di[10]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_crscode_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(do_reg2[10]),
        .I4(\n_0_index_reg[0] ),
        .O(di[10]));
LUT5 #(
    .INIT(32'hBBAABBBA)) 
     \di[11]_i_1 
       (.I0(\n_0_di[11]_i_2 ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(do_reg2[11]),
        .I4(\n_0_index_reg[0] ),
        .O(di[11]));
LUT6 #(
    .INIT(64'h4044400040004044)) 
     \di[11]_i_2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(ovrd_reg2),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_crscode_reg[0] ),
        .I5(\n_0_crscode_reg[1] ),
        .O(\n_0_di[11]_i_2 ));
LUT6 #(
    .INIT(64'h0FFF0000009F0090)) 
     \di[12]_i_1 
       (.I0(\n_0_crscode_reg[2] ),
        .I1(\n_0_di[12]_i_2 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(do_reg2[12]),
        .I5(\n_0_index_reg[0] ),
        .O(di[12]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \di[12]_i_2 
       (.I0(\n_0_crscode_reg[0] ),
        .I1(\n_0_crscode_reg[1] ),
        .O(\n_0_di[12]_i_2 ));
LUT6 #(
    .INIT(64'h0FFF0000FF9F0F90)) 
     \di[13]_i_1 
       (.I0(\n_0_di[13]_i_2 ),
        .I1(\n_0_crscode_reg[3] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(do_reg2[13]),
        .I5(\n_0_index_reg[0] ),
        .O(di[13]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \di[13]_i_2 
       (.I0(\n_0_crscode_reg[1] ),
        .I1(\n_0_crscode_reg[0] ),
        .I2(\n_0_crscode_reg[2] ),
        .O(\n_0_di[13]_i_2 ));
LUT6 #(
    .INIT(64'h0FFF0000FF9F0F90)) 
     \di[14]_i_1 
       (.I0(\n_0_di[14]_i_2 ),
        .I1(\n_0_crscode_reg[4] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(do_reg2[14]),
        .I5(\n_0_index_reg[0] ),
        .O(di[14]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \di[14]_i_2 
       (.I0(\n_0_crscode_reg[2] ),
        .I1(\n_0_crscode_reg[0] ),
        .I2(\n_0_crscode_reg[1] ),
        .I3(\n_0_crscode_reg[3] ),
        .O(\n_0_di[14]_i_2 ));
LUT6 #(
    .INIT(64'h0FFF0000FF9F0090)) 
     \di[15]_i_1 
       (.I0(\n_0_di[15]_i_2 ),
        .I1(\n_0_crscode_reg[5] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(do_reg2[15]),
        .I5(\n_0_index_reg[0] ),
        .O(di[15]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \di[15]_i_2 
       (.I0(\n_0_crscode_reg[3] ),
        .I1(\n_0_crscode_reg[1] ),
        .I2(\n_0_crscode_reg[0] ),
        .I3(\n_0_crscode_reg[2] ),
        .I4(\n_0_crscode_reg[4] ),
        .O(\n_0_di[15]_i_2 ));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[1]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[1]),
        .I3(\n_0_index_reg[0] ),
        .O(di[1]));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[2]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[0] ),
        .O(di[2]));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[3]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[3]),
        .I3(\n_0_index_reg[0] ),
        .O(di[3]));
LUT4 #(
    .INIT(16'h2AA8)) 
     \di[4]_i_1 
       (.I0(do_reg2[4]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .O(di[4]));
LUT4 #(
    .INIT(16'h7F01)) 
     \di[5]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[5]),
        .O(di[5]));
LUT4 #(
    .INIT(16'h7E10)) 
     \di[6]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[6]),
        .O(di[6]));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[7]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[7]),
        .I3(\n_0_index_reg[0] ),
        .O(di[7]));
LUT4 #(
    .INIT(16'h7F01)) 
     \di[8]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[8]),
        .O(di[8]));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[9]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[9]),
        .I3(\n_0_index_reg[0] ),
        .O(di[9]));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[0]),
        .Q(O1[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[10]),
        .Q(O1[10]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[11]),
        .Q(O1[11]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[12]),
        .Q(O1[12]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[13]),
        .Q(O1[13]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[14]),
        .Q(O1[14]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[15]),
        .Q(O1[15]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[1]),
        .Q(O1[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[2]),
        .Q(O1[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[3]),
        .Q(O1[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[4]),
        .Q(O1[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[5]),
        .Q(O1[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[6]),
        .Q(O1[6]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[7]),
        .Q(O1[7]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[8]),
        .Q(O1[8]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[9]),
        .Q(O1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0200)) 
     done_i_1__0
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[6] ),
        .I2(start_reg2),
        .I3(\n_0_index[2]_i_2 ),
        .O(done));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(QPLL_DRP_DONE),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h88F8FFFF)) 
     \fsm[0]_i_1__7 
       (.I0(\n_0_fsm_reg[6] ),
        .I1(fsm1),
        .I2(\n_0_fsm_reg[0] ),
        .I3(start_reg2),
        .I4(\n_0_fsm[6]_i_2 ),
        .O(fsm[0]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \fsm[0]_i_2__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .O(fsm1));
LUT6 #(
    .INIT(64'hAA808080AAAAAAAA)) 
     \fsm[1]_i_1__3 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(\n_0_fsm[1]_i_2 ),
        .I2(\n_0_fsm_reg[1] ),
        .I3(\n_0_fsm_reg[0] ),
        .I4(start_reg2),
        .I5(\n_0_fsm[1]_i_3 ),
        .O(fsm[1]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \fsm[1]_i_2 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .O(\n_0_fsm[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT4 #(
    .INIT(16'h08FF)) 
     \fsm[1]_i_3 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_fsm_reg[6] ),
        .O(\n_0_fsm[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \fsm[2]_i_1__7 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(\n_0_fsm_reg[1] ),
        .O(fsm[2]));
LUT4 #(
    .INIT(16'h88A8)) 
     \fsm[3]_i_1__3 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(\n_0_fsm_reg[2] ),
        .I2(\n_0_fsm_reg[3] ),
        .I3(rdy_reg2),
        .O(fsm[3]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[4]_i_1 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(rdy_reg2),
        .I2(\n_0_fsm_reg[3] ),
        .O(fsm[4]));
LUT4 #(
    .INIT(16'h88A8)) 
     \fsm[5]_i_1 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(rdy_reg2),
        .O(fsm[5]));
LUT3 #(
    .INIT(8'h80)) 
     \fsm[6]_i_1 
       (.I0(\n_0_fsm[6]_i_2 ),
        .I1(rdy_reg2),
        .I2(\n_0_fsm_reg[5] ),
        .O(fsm[6]));
LUT5 #(
    .INIT(32'h00000116)) 
     \fsm[6]_i_2 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm[6]_i_3 ),
        .I4(\n_0_fsm[6]_i_4 ),
        .O(\n_0_fsm[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'h0116)) 
     \fsm[6]_i_3 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'hFEE8)) 
     \fsm[6]_i_4 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[6]_i_4 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(\n_0_fsm_reg[0] ),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(\n_0_fsm_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(\n_0_fsm_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(\n_0_fsm_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[4]),
        .Q(\n_0_fsm_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[5]),
        .Q(\n_0_fsm_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(fsm[6]),
        .Q(\n_0_fsm_reg[6] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_GEN3),
        .Q(gen3_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000010100)) 
     \gtx_common.gtxe2_common_i_i_1 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[6] ),
        .I2(\n_0_gtx_common.gtxe2_common_i_i_3 ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_fsm_reg[2] ),
        .I5(\n_0_fsm_reg[1] ),
        .O(qpll_drp_en));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gtx_common.gtxe2_common_i_i_2 
       (.I0(\n_0_fsm_reg[1] ),
        .I1(\n_0_fsm_reg[2] ),
        .I2(\n_0_fsm_reg[4] ),
        .I3(\n_0_gtx_common.gtxe2_common_i_i_3 ),
        .I4(\n_0_fsm_reg[6] ),
        .I5(\n_0_fsm_reg[0] ),
        .O(qpll_drp_we));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gtx_common.gtxe2_common_i_i_3 
       (.I0(\n_0_fsm_reg[3] ),
        .I1(\n_0_fsm_reg[5] ),
        .O(\n_0_gtx_common.gtxe2_common_i_i_3 ));
LUT5 #(
    .INIT(32'h00FF1000)) 
     \index[0]_i_1 
       (.I0(\n_0_fsm[1]_i_3 ),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_index[2]_i_2 ),
        .I3(\n_0_index[2]_i_3 ),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_index[0]_i_1 ));
LUT6 #(
    .INIT(64'h0004FFFF00400000)) 
     \index[1]_i_1 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_index[2]_i_2 ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_fsm[1]_i_3 ),
        .I4(\n_0_index[2]_i_3 ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_index[1]_i_1 ));
LUT6 #(
    .INIT(64'h0400FFFF00040000)) 
     \index[2]_i_1 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_index[2]_i_2 ),
        .I2(\n_0_fsm[1]_i_3 ),
        .I3(\n_0_addr[5]_i_1 ),
        .I4(\n_0_index[2]_i_3 ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \index[2]_i_2 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[1] ),
        .I2(\n_0_fsm_reg[4] ),
        .I3(\n_0_fsm_reg[3] ),
        .I4(\n_0_fsm_reg[5] ),
        .O(\n_0_index[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFEEA)) 
     \index[2]_i_3 
       (.I0(\n_0_index[2]_i_4 ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(\n_0_fsm_reg[3] ),
        .I3(\n_0_fsm_reg[5] ),
        .I4(\n_0_fsm_reg[6] ),
        .I5(\n_0_fsm_reg[2] ),
        .O(\n_0_index[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[2]_i_4 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[2] ),
        .I4(\n_0_fsm_reg[1] ),
        .I5(\n_0_fsm_reg[0] ),
        .O(\n_0_index[2]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_index[0]_i_1 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_index[1]_i_1 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_index[2]_i_1 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'h0000B000)) 
     \load_cnt[0]_i_1__0 
       (.I0(load_cnt[1]),
        .I1(load_cnt[0]),
        .I2(\n_0_load_cnt[1]_i_2 ),
        .I3(\n_0_fsm_reg[1] ),
        .I4(\n_0_fsm_reg[2] ),
        .O(\n_0_load_cnt[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'h0000E000)) 
     \load_cnt[1]_i_1 
       (.I0(load_cnt[1]),
        .I1(load_cnt[0]),
        .I2(\n_0_load_cnt[1]_i_2 ),
        .I3(\n_0_fsm_reg[1] ),
        .I4(\n_0_fsm_reg[2] ),
        .O(\n_0_load_cnt[1]_i_1 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \load_cnt[1]_i_2 
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[6] ),
        .I4(\n_0_fsm_reg[0] ),
        .O(\n_0_load_cnt[1]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_load_cnt[0]_i_1__0 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\n_0_load_cnt[1]_i_1 ),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE ovrd_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(ovrd_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE ovrd_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ovrd_reg1),
        .Q(ovrd_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(qpll_drp_rdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_qpll_reset" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_qpll_reset
   (pipe_qrst_fsm,
    pipe_qrst_idle,
    qrst_drp_start,
    qpllreset,
    qrst_qpllpd,
    SS,
    pipe_pclk_in,
    D,
    I8,
    QRST_DRP_DONE,
    I1,
    I2,
    I3,
    pipe_mmcm_lock_in);
  output [3:0]pipe_qrst_fsm;
  output pipe_qrst_idle;
  output qrst_drp_start;
  output qpllreset;
  output qrst_qpllpd;
  input [0:0]SS;
  input pipe_pclk_in;
  input [3:0]D;
  input [0:0]I8;
  input [0:0]QRST_DRP_DONE;
  input [3:0]I1;
  input I2;
  input [3:0]I3;
  input pipe_mmcm_lock_in;

  wire [3:0]D;
  wire [3:0]I1;
  wire I2;
  wire [3:0]I3;
  wire [0:0]I8;
  wire [0:0]QRST_DRP_DONE;
  wire [0:0]SS;
  wire [3:0]cplllock_reg1;
  wire [3:0]cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_FSM_onehot_fsm[12]_i_1 ;
  wire \n_0_FSM_onehot_fsm[12]_i_2 ;
  wire \n_0_FSM_onehot_fsm[1]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[1]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm[2]_i_1 ;
  wire \n_0_FSM_onehot_fsm[2]_i_2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[6]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[6]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[6]_i_3 ;
  wire \n_0_FSM_onehot_fsm[7]_i_1 ;
  wire \n_0_FSM_onehot_fsm_reg[12] ;
  wire \n_0_FSM_onehot_fsm_reg[1] ;
  wire \n_0_FSM_onehot_fsm_reg[2] ;
  wire \n_0_FSM_onehot_fsm_reg[3] ;
  wire \n_0_FSM_onehot_fsm_reg[4] ;
  wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_onehot_fsm_reg[6] ;
  wire \n_0_FSM_onehot_fsm_reg[7] ;
  wire n_0_qpllpd_i_1;
  wire n_0_qpllpd_i_2;
  wire n_0_qpllpd_i_3;
  wire n_0_qpllpd_i_4;
  wire n_0_qpllpd_i_5;
  wire n_0_qpllreset_i_1;
  wire n_0_qpllreset_i_2;
  wire n_0_qpllreset_i_3;
  wire n_0_qpllreset_i_4;
  wire n_0_qpllreset_i_5;
  wire n_0_start_reg1_i_2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [3:0]pipe_qrst_fsm;
  wire pipe_qrst_idle;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire [3:0]qpllpd_in_reg1;
  wire [3:0]qpllpd_in_reg2;
  wire qpllreset;
  wire [3:0]qpllreset_in_reg1;
  wire [3:0]qpllreset_in_reg2;
  wire qrst_drp_start;
  wire qrst_qpllpd;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;

(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_fsm[12]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm[12]_i_2 ),
        .O(\n_0_FSM_onehot_fsm[12]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[12]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[12]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
     \FSM_onehot_fsm[1]_i_1__0 
       (.I0(cplllock_reg2[1]),
        .I1(cplllock_reg2[2]),
        .I2(qplllock_reg2),
        .I3(cplllock_reg2[3]),
        .I4(cplllock_reg2[0]),
        .I5(\n_0_FSM_onehot_fsm[1]_i_2__0 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_fsm[1]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm[1]_i_3__0 ),
        .I2(\n_0_FSM_onehot_fsm_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_fsm[1]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_3__0 ));
LUT3 #(
    .INIT(8'h28)) 
     \FSM_onehot_fsm[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[2]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_reg[12] ),
        .O(\n_0_FSM_onehot_fsm[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[2]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[2]_i_2 ));
LUT6 #(
    .INIT(64'h000A003000000000)) 
     \FSM_onehot_fsm[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm[3]_i_2__0 ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm[3]_i_3__0 ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm[3]_i_4 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_fsm[3]_i_2__0 
       (.I0(cplllock_reg2[0]),
        .I1(cplllock_reg2[3]),
        .I2(qplllock_reg2),
        .I3(cplllock_reg2[2]),
        .I4(cplllock_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[3]_i_2__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm[3]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_fsm[3]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_4 ));
LUT6 #(
    .INIT(64'h000000000044C000)) 
     \FSM_onehot_fsm[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm[6]_i_2__0 ),
        .I2(drp_done_reg2),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__0 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \FSM_onehot_fsm[4]_i_2__0 
       (.I0(cplllock_reg2[0]),
        .I1(cplllock_reg2[3]),
        .I2(mmcm_lock_reg2),
        .I3(cplllock_reg2[2]),
        .I4(cplllock_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__0 ));
LUT5 #(
    .INIT(32'h00060000)) 
     \FSM_onehot_fsm[5]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[3] ),
        .I3(drp_done_reg2),
        .I4(\n_0_FSM_onehot_fsm[6]_i_2__0 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFF002000200020)) 
     \FSM_onehot_fsm[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm[12]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(qplllock_reg2),
        .I4(\n_0_FSM_onehot_fsm[6]_i_2__0 ),
        .I5(\n_0_FSM_onehot_fsm[6]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_fsm[6]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_reg[12] ),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[6]_i_2__0 ));
LUT4 #(
    .INIT(16'h0200)) 
     \FSM_onehot_fsm[6]_i_3 
       (.I0(drp_done_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[6]_i_3 ));
LUT4 #(
    .INIT(16'h0800)) 
     \FSM_onehot_fsm[7]_i_1 
       (.I0(qplllock_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm[12]_i_2 ),
        .O(\n_0_FSM_onehot_fsm[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[12]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[12] ),
        .R(SS));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[2]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[6]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_reg[6] ),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[7]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[7] ),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3[0]),
        .Q(cplllock_reg1[0]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3[1]),
        .Q(cplllock_reg1[1]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3[2]),
        .Q(cplllock_reg1[2]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I3[3]),
        .Q(cplllock_reg1[3]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[0]),
        .Q(cplllock_reg2[0]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[1]),
        .Q(cplllock_reg2[1]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[2]),
        .Q(cplllock_reg2[2]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \cplllock_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1[3]),
        .Q(cplllock_reg2[3]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_DRP_DONE),
        .Q(drp_done_reg1),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \drp_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(SS));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \pipe_qrst_fsm[0]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_reg[7] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(pipe_qrst_fsm[0]));
LUT6 #(
    .INIT(64'h0000FFFF00000301)) 
     \pipe_qrst_fsm[1]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(pipe_qrst_fsm[1]));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \pipe_qrst_fsm[2]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(pipe_qrst_fsm[2]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \pipe_qrst_fsm[3]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[7] ),
        .I1(\n_0_FSM_onehot_fsm_reg[12] ),
        .O(pipe_qrst_fsm[3]));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     pipe_qrst_idle_INST_0
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_reg[7] ),
        .I4(\n_0_FSM_onehot_fsm_reg[12] ),
        .I5(\n_0_FSM_onehot_fsm_reg[2] ),
        .O(pipe_qrst_idle));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(qplllock_reg1),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(SS));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
     qpllpd_i_1
       (.I0(n_0_qpllpd_i_2),
        .I1(n_0_qpllpd_i_3),
        .I2(\n_0_FSM_onehot_fsm_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_reg[12] ),
        .I4(n_0_qpllpd_i_4),
        .I5(qrst_qpllpd),
        .O(n_0_qpllpd_i_1));
LUT6 #(
    .INIT(64'hFFFF000044040000)) 
     qpllpd_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_reg[12] ),
        .I2(rate_reg2[1]),
        .I3(rate_reg2[0]),
        .I4(\n_0_FSM_onehot_fsm[2]_i_2 ),
        .I5(n_0_qpllpd_i_5),
        .O(n_0_qpllpd_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFCC1)) 
     qpllpd_i_3
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_reg[7] ),
        .O(n_0_qpllpd_i_3));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT4 #(
    .INIT(16'hAAA8)) 
     qpllpd_i_4
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(n_0_qpllpd_i_4));
LUT6 #(
    .INIT(64'h0000800000000000)) 
     qpllpd_i_5
       (.I0(qpllpd_in_reg2[2]),
        .I1(qpllpd_in_reg2[3]),
        .I2(qpllpd_in_reg2[0]),
        .I3(qpllpd_in_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_reg[12] ),
        .I5(\n_0_FSM_onehot_fsm_reg[2] ),
        .O(n_0_qpllpd_i_5));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(qpllpd_in_reg1[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(qpllpd_in_reg1[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(qpllpd_in_reg1[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(qpllpd_in_reg1[3]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[0]),
        .Q(qpllpd_in_reg2[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[1]),
        .Q(qpllpd_in_reg2[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[2]),
        .Q(qpllpd_in_reg2[2]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \qpllpd_in_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1[3]),
        .Q(qpllpd_in_reg2[3]),
        .R(SS));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_qpllpd_i_1),
        .Q(qrst_qpllpd),
        .R(SS));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
     qpllreset_i_1
       (.I0(n_0_qpllreset_i_2),
        .I1(\n_0_FSM_onehot_fsm_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_reg[7] ),
        .I4(n_0_qpllreset_i_3),
        .I5(qpllreset),
        .O(n_0_qpllreset_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFF20200020)) 
     qpllreset_i_2
       (.I0(\n_0_FSM_onehot_fsm[12]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_reg[7] ),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(n_0_qpllreset_i_4),
        .O(n_0_qpllreset_i_2));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT5 #(
    .INIT(32'hFFFEFEE9)) 
     qpllreset_i_3
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[12] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(n_0_qpllreset_i_3));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     qpllreset_i_4
       (.I0(n_0_qpllreset_i_5),
        .I1(qpllreset_in_reg2[1]),
        .I2(qpllreset_in_reg2[0]),
        .I3(qpllreset_in_reg2[3]),
        .I4(qpllreset_in_reg2[2]),
        .I5(\n_0_FSM_onehot_fsm[2]_i_2 ),
        .O(n_0_qpllreset_i_4));
LUT2 #(
    .INIT(4'h2)) 
     qpllreset_i_5
       (.I0(\n_0_FSM_onehot_fsm_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_reg[12] ),
        .O(n_0_qpllreset_i_5));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1[0]),
        .Q(qpllreset_in_reg1[0]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1[1]),
        .Q(qpllreset_in_reg1[1]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1[2]),
        .Q(qpllreset_in_reg1[2]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1[3]),
        .Q(qpllreset_in_reg1[3]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[0]),
        .Q(qpllreset_in_reg2[0]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[1]),
        .Q(qpllreset_in_reg2[1]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[2]),
        .Q(qpllreset_in_reg2[2]),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE \qpllreset_in_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1[3]),
        .Q(qpllreset_in_reg2[3]),
        .S(SS));
FDSE #(
    .INIT(1'b1)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_qpllreset_i_1),
        .Q(qpllreset),
        .S(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I8),
        .Q(rate_reg1[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_reg1[1]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(SS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(SS));
LUT6 #(
    .INIT(64'h1111111000100010)) 
     start_reg1_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[7] ),
        .I1(n_0_start_reg1_i_2),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(qrst_drp_start));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_reg[12] ),
        .O(n_0_start_reg1_i_2));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_qpll_wrapper" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_qpll_wrapper
   (qpll_drp_rdy,
    QPLL_QPLLLOCK,
    QPLL_QPLLOUTCLK,
    QPLL_QPLLOUTREFCLK,
    D,
    pipe_dclk_in,
    qpll_drp_en,
    qpll_drp_we,
    sys_clk,
    QPLL_QPLLPD,
    QPLL_QPLLRESET,
    O1,
    Q);
  output qpll_drp_rdy;
  output QPLL_QPLLLOCK;
  output QPLL_QPLLOUTCLK;
  output QPLL_QPLLOUTREFCLK;
  output [15:0]D;
  input pipe_dclk_in;
  input qpll_drp_en;
  input qpll_drp_we;
  input sys_clk;
  input QPLL_QPLLPD;
  input QPLL_QPLLRESET;
  input [15:0]O1;
  input [6:0]Q;

  wire [15:0]D;
  wire [15:0]O1;
  wire [6:0]Q;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLOUTCLK;
  wire QPLL_QPLLOUTREFCLK;
  wire QPLL_QPLLPD;
  wire QPLL_QPLLRESET;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire sys_clk;
  wire \NLW_gtx_common.gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_common.gtxe2_common_i_QPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gtx_common.gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ;
  wire [7:0]\NLW_gtx_common.gtxe2_common_i_QPLLDMONITOR_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   GTXE2_COMMON #(
    .BIAS_CFG(64'h0000040000001000),
    .COMMON_CFG(32'h00000000),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_QPLLLOCKDETCLK_INVERTED(1'b0),
    .QPLL_CFG(27'h06801C1),
    .QPLL_CLKOUT_CFG(4'b0000),
    .QPLL_COARSE_FREQ_OVRD(6'b010000),
    .QPLL_COARSE_FREQ_OVRD_EN(1'b0),
    .QPLL_CP(10'b0000011111),
    .QPLL_CP_MONITOR_EN(1'b0),
    .QPLL_DMONITOR_SEL(1'b0),
    .QPLL_FBDIV(10'b0100100000),
    .QPLL_FBDIV_MONITOR_EN(1'b0),
    .QPLL_FBDIV_RATIO(1'b1),
    .QPLL_INIT_CFG(24'h000006),
    .QPLL_LOCK_CFG(16'h21E8),
    .QPLL_LPF(4'b1101),
    .QPLL_REFCLK_DIV(1),
    .SIM_QPLLREFCLK_SEL(3'b001),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_VERSION("3.0")) 
     \gtx_common.gtxe2_common_i 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DRPADDR({Q[6],1'b0,Q[5:0]}),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(O1),
        .DRPDO(D),
        .DRPEN(qpll_drp_en),
        .DRPRDY(qpll_drp_rdy),
        .DRPWE(qpll_drp_we),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .PMARSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLDMONITOR(\NLW_gtx_common.gtxe2_common_i_QPLLDMONITOR_UNCONNECTED [7:0]),
        .QPLLFBCLKLOST(\NLW_gtx_common.gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED ),
        .QPLLLOCK(QPLL_QPLLLOCK),
        .QPLLLOCKDETCLK(1'b0),
        .QPLLLOCKEN(1'b1),
        .QPLLOUTCLK(QPLL_QPLLOUTCLK),
        .QPLLOUTREFCLK(QPLL_QPLLOUTREFCLK),
        .QPLLOUTRESET(1'b0),
        .QPLLPD(QPLL_QPLLPD),
        .QPLLREFCLKLOST(\NLW_gtx_common.gtxe2_common_i_QPLLREFCLKLOST_UNCONNECTED ),
        .QPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLLRESET(QPLL_QPLLRESET),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR(\NLW_gtx_common.gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_rxeq_scan" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_rxeq_scan
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    pipe_pclk_in,
    I2,
    Q,
    I3,
    out,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    USER_RXEQ_ADAPT_DONE,
    I13,
    I14,
    I15,
    I16,
    I17);
  output [2:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input pipe_pclk_in;
  input I2;
  input [6:0]Q;
  input I3;
  input [1:0]out;
  input I4;
  input [2:0]I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I13;
  input [3:0]I14;
  input [17:0]I15;
  input [5:0]I16;
  input [5:0]I17;

  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [2:0]I13;
  wire [3:0]I14;
  wire [17:0]I15;
  wire [5:0]I16;
  wire [5:0]I17;
  wire I2;
  wire I3;
  wire I4;
  wire [2:0]I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [6:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm[1]_i_3__4 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_10__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_11__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_12__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_9__2 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire \n_0_FSM_onehot_fsm_reg[1] ;
  wire \n_0_FSM_onehot_fsm_reg[3] ;
  wire \n_0_FSM_onehot_fsm_reg[4] ;
  wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2__2 ;
  wire n_0_adapt_done_cnt_i_1__2;
  wire n_0_adapt_done_cnt_i_2__2;
  wire n_0_adapt_done_cnt_i_3__2;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__2 ;
  wire \n_0_converge_cnt[11]_i_4__2 ;
  wire \n_0_converge_cnt[11]_i_5__2 ;
  wire \n_0_converge_cnt[11]_i_6__2 ;
  wire \n_0_converge_cnt[15]_i_3__2 ;
  wire \n_0_converge_cnt[15]_i_4__2 ;
  wire \n_0_converge_cnt[15]_i_5__2 ;
  wire \n_0_converge_cnt[15]_i_6__2 ;
  wire \n_0_converge_cnt[19]_i_3__2 ;
  wire \n_0_converge_cnt[19]_i_4__2 ;
  wire \n_0_converge_cnt[19]_i_5__2 ;
  wire \n_0_converge_cnt[19]_i_6__2 ;
  wire \n_0_converge_cnt[21]_i_2__2 ;
  wire \n_0_converge_cnt[21]_i_4__2 ;
  wire \n_0_converge_cnt[21]_i_5__2 ;
  wire \n_0_converge_cnt[3]_i_3__2 ;
  wire \n_0_converge_cnt[3]_i_4__2 ;
  wire \n_0_converge_cnt[3]_i_5__2 ;
  wire \n_0_converge_cnt[3]_i_6__2 ;
  wire \n_0_converge_cnt[7]_i_3__2 ;
  wire \n_0_converge_cnt[7]_i_4__2 ;
  wire \n_0_converge_cnt[7]_i_5__2 ;
  wire \n_0_converge_cnt[7]_i_6__2 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__2 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__2 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__2 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__2 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__2 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2__2;
  wire \n_1_converge_cnt_reg[11]_i_2__2 ;
  wire \n_1_converge_cnt_reg[15]_i_2__2 ;
  wire \n_1_converge_cnt_reg[19]_i_2__2 ;
  wire \n_1_converge_cnt_reg[3]_i_2__2 ;
  wire \n_1_converge_cnt_reg[7]_i_2__2 ;
  wire \n_2_converge_cnt_reg[11]_i_2__2 ;
  wire \n_2_converge_cnt_reg[15]_i_2__2 ;
  wire \n_2_converge_cnt_reg[19]_i_2__2 ;
  wire \n_2_converge_cnt_reg[3]_i_2__2 ;
  wire \n_2_converge_cnt_reg[7]_i_2__2 ;
  wire \n_3_converge_cnt_reg[11]_i_2__2 ;
  wire \n_3_converge_cnt_reg[15]_i_2__2 ;
  wire \n_3_converge_cnt_reg[19]_i_2__2 ;
  wire \n_3_converge_cnt_reg[21]_i_3__2 ;
  wire \n_3_converge_cnt_reg[3]_i_2__2 ;
  wire \n_3_converge_cnt_reg[7]_i_2__2 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire pipe_pclk_in;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_3__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_3__2_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'hEEEEEEEB)) 
     \FSM_onehot_fsm[1]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm[1]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__4 ));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAFFAB)) 
     \FSM_onehot_fsm[1]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm[1]_i_3__4 ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(preset_valid_reg2),
        .I5(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__4 ));
LUT5 #(
    .INIT(32'hFFFAFAF2)) 
     \FSM_onehot_fsm[1]_i_3__4 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_3__4 ));
LUT6 #(
    .INIT(64'h0000000000000028)) 
     \FSM_onehot_fsm[3]_i_1__4 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__4 ));
LUT4 #(
    .INIT(16'hF888)) 
     \FSM_onehot_fsm[4]_i_10__2 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_6__2 ),
        .I2(\n_0_converge_cnt[21]_i_2__2 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_7__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10__2 ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     \FSM_onehot_fsm[4]_i_11__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11__2 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_fsm[4]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__2 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__3 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__4 ));
LUT5 #(
    .INIT(32'hFFAABFAA)) 
     \FSM_onehot_fsm[4]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_5__2 ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_6__2 ),
        .I4(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFAFAFAF8)) 
     \FSM_onehot_fsm[4]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_7__2 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_8__2 ),
        .I3(\n_0_converge_cnt_reg[21] ),
        .I4(\n_0_converge_cnt_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_9__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__2 ));
LUT6 #(
    .INIT(64'hFFFFFFF7F0F0F0F0)) 
     \FSM_onehot_fsm[4]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_10__2 ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[8] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__3 ));
LUT6 #(
    .INIT(64'h0800F800F800F800)) 
     \FSM_onehot_fsm[4]_i_5__2 
       (.I0(n_0_adapt_done_cnt_reg),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_10__2 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_6__2 ),
        .I4(\n_0_converge_cnt_reg[20] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__2 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_fsm[4]_i_6__2 
       (.I0(n_0_adapt_done_cnt_reg),
        .I1(\n_0_FSM_onehot_fsm[5]_i_6__2 ),
        .I2(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__2 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \FSM_onehot_fsm[4]_i_7__2 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_6__2 ),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__2 ));
LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_fsm[4]_i_8__2 
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm[4]_i_11__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__2 ));
LUT5 #(
    .INIT(32'hB0F0F0F0)) 
     \FSM_onehot_fsm[4]_i_9__2 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_6__2 ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .I4(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__2 ));
LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[5]_i_10__2 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\n_0_FSM_onehot_fsm[5]_i_10__2 ));
LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
     \FSM_onehot_fsm[5]_i_11__2 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[4] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[1] ),
        .I5(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_11__2 ));
LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
     \FSM_onehot_fsm[5]_i_12__2 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .I1(\n_0_converge_cnt_reg[7] ),
        .I2(\n_0_converge_cnt_reg[15] ),
        .I3(\n_0_converge_cnt_reg[16] ),
        .I4(\n_0_converge_cnt_reg[12] ),
        .I5(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_12__2 ));
LUT6 #(
    .INIT(64'h2F2F2222FF2F2222)) 
     \FSM_onehot_fsm[5]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_3__3 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_4__2 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_5__2 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_6__2 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_7__2 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__4 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__3 ));
LUT3 #(
    .INIT(8'hEF)) 
     \FSM_onehot_fsm[5]_i_3__3 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \FSM_onehot_fsm[5]_i_4__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(n_0_adapt_done_cnt_reg),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__2 ));
LUT6 #(
    .INIT(64'h0000C000000A0000)) 
     \FSM_onehot_fsm[5]_i_5__2 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_8__2 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_9__2 ),
        .I2(\n_0_converge_cnt_reg[20] ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_10__2 ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5__2 ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     \FSM_onehot_fsm[5]_i_6__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__2 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_fsm[5]_i_7__2 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_11__2 ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_12__2 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__2 ));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     \FSM_onehot_fsm[5]_i_8__2 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[0] ),
        .I4(\n_0_converge_cnt_reg[10] ),
        .I5(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__2 ));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     \FSM_onehot_fsm[5]_i_9__2 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_9__2 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
     \FSM_onehot_fsm_rx[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(I3),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\n_0_FSM_onehot_fsm_rx[3]_i_2__2 ),
        .O(D[0]));
LUT5 #(
    .INIT(32'h00000010)) 
     \FSM_onehot_fsm_rx[3]_i_2__2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(rxeqscan_preset_done),
        .I4(I9),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2__2 ));
LUT3 #(
    .INIT(8'hEA)) 
     \FSM_onehot_fsm_rx[5]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[5]_i_2__2 ),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I4),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0000020200003000)) 
     \FSM_onehot_fsm_rx[5]_i_2__2 
       (.I0(I10),
        .I1(I9),
        .I2(Q[2]),
        .I3(rxeqscan_preset_done),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2__2 ));
LUT6 #(
    .INIT(64'hF444444444444444)) 
     \FSM_onehot_fsm_rx[7]_i_1__2 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4),
        .I2(I5[1]),
        .I3(I5[0]),
        .I4(I5[2]),
        .I5(I6),
        .O(D[2]));
LUT6 #(
    .INIT(64'hBBBB88A8BBBB8888)) 
     adapt_done_cnt_i_1__2
       (.I0(n_0_adapt_done_cnt_i_2__2),
        .I1(n_0_adapt_done_cnt_i_3__2),
        .I2(out[1]),
        .I3(out[0]),
        .I4(n_0_adapt_done_cnt_reg),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(n_0_adapt_done_cnt_i_1__2));
LUT6 #(
    .INIT(64'h0001010100000000)) 
     adapt_done_cnt_i_2__2
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[5]_i_2__3 ),
        .O(n_0_adapt_done_cnt_i_2__2));
LUT6 #(
    .INIT(64'hFFFEFFFFFFE9FFE9)) 
     adapt_done_cnt_i_3__2
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(new_txcoeff_req_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(n_0_adapt_done_cnt_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__2),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT5 #(
    .INIT(32'h54440000)) 
     adapt_done_i_1__2
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__3 ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\n_0_FSM_onehot_fsm[5]_i_2__3 ),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[0]_i_1__6 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[0]),
        .O(converge_cnt[0]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[10]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[10]),
        .O(converge_cnt[10]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[11]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[11]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__2 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[12]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[12]),
        .O(converge_cnt[12]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[13]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[13]),
        .O(converge_cnt[13]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[14]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[14]),
        .O(converge_cnt[14]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[15]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[15]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__2 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[16]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[16]),
        .O(converge_cnt[16]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[17]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[17]),
        .O(converge_cnt[17]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[18]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[18]),
        .O(converge_cnt[18]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[19]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[19]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__2 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[1]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[1]),
        .O(converge_cnt[1]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[20]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[20]),
        .O(converge_cnt[20]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[21]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[21]),
        .O(converge_cnt[21]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'hA8AA)) 
     \converge_cnt[21]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_6__2 ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(out[1]),
        .O(\n_0_converge_cnt[21]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5__2 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[2]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[2]),
        .O(converge_cnt[2]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[3]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[3]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__2 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[4]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[4]),
        .O(converge_cnt[4]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[5]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[5]),
        .O(converge_cnt[5]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[6]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[6]),
        .O(converge_cnt[6]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[7]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[7]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__2 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[8]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[8]),
        .O(converge_cnt[8]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[9]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__2 ),
        .I1(converge_cnt0[9]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__2 ,\n_1_converge_cnt_reg[11]_i_2__2 ,\n_2_converge_cnt_reg[11]_i_2__2 ,\n_3_converge_cnt_reg[11]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__2 ,\n_0_converge_cnt[11]_i_4__2 ,\n_0_converge_cnt[11]_i_5__2 ,\n_0_converge_cnt[11]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__2 ,\n_1_converge_cnt_reg[15]_i_2__2 ,\n_2_converge_cnt_reg[15]_i_2__2 ,\n_3_converge_cnt_reg[15]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__2 ,\n_0_converge_cnt[15]_i_4__2 ,\n_0_converge_cnt[15]_i_5__2 ,\n_0_converge_cnt[15]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__2 ,\n_1_converge_cnt_reg[19]_i_2__2 ,\n_2_converge_cnt_reg[19]_i_2__2 ,\n_3_converge_cnt_reg[19]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__2 ,\n_0_converge_cnt[19]_i_4__2 ,\n_0_converge_cnt[19]_i_5__2 ,\n_0_converge_cnt[19]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_3__2 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__2 ),
        .CO({\NLW_converge_cnt_reg[21]_i_3__2_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_3__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_3__2_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_4__2 ,\n_0_converge_cnt[21]_i_5__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__2 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__2 ,\n_1_converge_cnt_reg[3]_i_2__2 ,\n_2_converge_cnt_reg[3]_i_2__2 ,\n_3_converge_cnt_reg[3]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__2 ,\n_0_converge_cnt[3]_i_4__2 ,\n_0_converge_cnt[3]_i_5__2 ,\n_0_converge_cnt[3]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__2 ,\n_1_converge_cnt_reg[7]_i_2__2 ,\n_2_converge_cnt_reg[7]_i_2__2 ,\n_3_converge_cnt_reg[7]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__2 ,\n_0_converge_cnt[7]_i_4__2 ,\n_0_converge_cnt[7]_i_5__2 ,\n_0_converge_cnt[7]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     new_txcoeff_done_i_1__2
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h000000000000002C)) 
     preset_done_i_1__2
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8880FFFF88800000)) 
     rxeq_adapt_done_i_1__2
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4),
        .I2(I11),
        .I3(rxeqscan_adapt_done),
        .I4(I12),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
LUT4 #(
    .INIT(16'hCF80)) 
     rxeq_adapt_done_reg_i_1__2
       (.I0(rxeqscan_adapt_done),
        .I1(I4),
        .I2(n_0_rxeq_adapt_done_reg_i_2__2),
        .I3(I11),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFF08FF08FF08)) 
     rxeq_adapt_done_reg_i_2__2
       (.I0(out[0]),
        .I1(Q[1]),
        .I2(out[1]),
        .I3(I7),
        .I4(rxeqscan_new_txcoeff_done),
        .I5(Q[6]),
        .O(n_0_rxeq_adapt_done_reg_i_2__2));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     rxeq_new_txcoeff_req_i_1__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(I8),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_rxeq_scan" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_rxeq_scan_55
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    pipe_pclk_in,
    I2,
    Q,
    I3,
    out,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    USER_RXEQ_ADAPT_DONE,
    I13,
    I14,
    I15,
    I16,
    I17);
  output [2:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input pipe_pclk_in;
  input I2;
  input [6:0]Q;
  input I3;
  input [1:0]out;
  input I4;
  input [2:0]I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I13;
  input [3:0]I14;
  input [17:0]I15;
  input [5:0]I16;
  input [5:0]I17;

  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [2:0]I13;
  wire [3:0]I14;
  wire [17:0]I15;
  wire [5:0]I16;
  wire [5:0]I17;
  wire I2;
  wire I3;
  wire I4;
  wire [2:0]I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [6:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm[1]_i_3__3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_10__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_11__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_12__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_9__1 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire \n_0_FSM_onehot_fsm_reg[1] ;
  wire \n_0_FSM_onehot_fsm_reg[3] ;
  wire \n_0_FSM_onehot_fsm_reg[4] ;
  wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2__1 ;
  wire n_0_adapt_done_cnt_i_1__1;
  wire n_0_adapt_done_cnt_i_2__1;
  wire n_0_adapt_done_cnt_i_3__1;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__1 ;
  wire \n_0_converge_cnt[11]_i_4__1 ;
  wire \n_0_converge_cnt[11]_i_5__1 ;
  wire \n_0_converge_cnt[11]_i_6__1 ;
  wire \n_0_converge_cnt[15]_i_3__1 ;
  wire \n_0_converge_cnt[15]_i_4__1 ;
  wire \n_0_converge_cnt[15]_i_5__1 ;
  wire \n_0_converge_cnt[15]_i_6__1 ;
  wire \n_0_converge_cnt[19]_i_3__1 ;
  wire \n_0_converge_cnt[19]_i_4__1 ;
  wire \n_0_converge_cnt[19]_i_5__1 ;
  wire \n_0_converge_cnt[19]_i_6__1 ;
  wire \n_0_converge_cnt[21]_i_2__1 ;
  wire \n_0_converge_cnt[21]_i_4__1 ;
  wire \n_0_converge_cnt[21]_i_5__1 ;
  wire \n_0_converge_cnt[3]_i_3__1 ;
  wire \n_0_converge_cnt[3]_i_4__1 ;
  wire \n_0_converge_cnt[3]_i_5__1 ;
  wire \n_0_converge_cnt[3]_i_6__1 ;
  wire \n_0_converge_cnt[7]_i_3__1 ;
  wire \n_0_converge_cnt[7]_i_4__1 ;
  wire \n_0_converge_cnt[7]_i_5__1 ;
  wire \n_0_converge_cnt[7]_i_6__1 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__1 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__1 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__1 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__1 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__1 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2__1;
  wire \n_1_converge_cnt_reg[11]_i_2__1 ;
  wire \n_1_converge_cnt_reg[15]_i_2__1 ;
  wire \n_1_converge_cnt_reg[19]_i_2__1 ;
  wire \n_1_converge_cnt_reg[3]_i_2__1 ;
  wire \n_1_converge_cnt_reg[7]_i_2__1 ;
  wire \n_2_converge_cnt_reg[11]_i_2__1 ;
  wire \n_2_converge_cnt_reg[15]_i_2__1 ;
  wire \n_2_converge_cnt_reg[19]_i_2__1 ;
  wire \n_2_converge_cnt_reg[3]_i_2__1 ;
  wire \n_2_converge_cnt_reg[7]_i_2__1 ;
  wire \n_3_converge_cnt_reg[11]_i_2__1 ;
  wire \n_3_converge_cnt_reg[15]_i_2__1 ;
  wire \n_3_converge_cnt_reg[19]_i_2__1 ;
  wire \n_3_converge_cnt_reg[21]_i_3__1 ;
  wire \n_3_converge_cnt_reg[3]_i_2__1 ;
  wire \n_3_converge_cnt_reg[7]_i_2__1 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire pipe_pclk_in;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_3__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_3__1_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'hEEEEEEEB)) 
     \FSM_onehot_fsm[1]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm[1]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__3 ));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAFFAB)) 
     \FSM_onehot_fsm[1]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm[1]_i_3__3 ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(preset_valid_reg2),
        .I5(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__3 ));
LUT5 #(
    .INIT(32'hFFFAFAF2)) 
     \FSM_onehot_fsm[1]_i_3__3 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_3__3 ));
LUT6 #(
    .INIT(64'h0000000000000028)) 
     \FSM_onehot_fsm[3]_i_1__3 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__3 ));
LUT6 #(
    .INIT(64'hFCCC000074440000)) 
     \FSM_onehot_fsm[4]_i_10__1 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_10__1 ),
        .I2(\n_0_converge_cnt_reg[2] ),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(\n_0_FSM_onehot_fsm[5]_i_6__1 ),
        .I5(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10__1 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     \FSM_onehot_fsm[4]_i_11__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11__1 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fsm[4]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__1 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__2 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__3 ));
LUT6 #(
    .INIT(64'hFBBBF000FFFFF000)) 
     \FSM_onehot_fsm[4]_i_2__3 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_6__1 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_7__1 ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFF00FF00)) 
     \FSM_onehot_fsm[4]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_8__1 ),
        .I4(\n_0_converge_cnt_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCFCF4FC)) 
     \FSM_onehot_fsm[4]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_6__1 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_9__1 ),
        .I3(\n_0_converge_cnt_reg[10] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_10__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__2 ));
LUT6 #(
    .INIT(64'hFF8F8888FFFF8888)) 
     \FSM_onehot_fsm[4]_i_5__1 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_7__1 ),
        .I1(\n_0_converge_cnt[21]_i_2__1 ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_6__1 ),
        .I5(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__1 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_fsm[4]_i_6__1 
       (.I0(n_0_adapt_done_cnt_reg),
        .I1(\n_0_FSM_onehot_fsm[5]_i_6__1 ),
        .I2(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__1 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \FSM_onehot_fsm[4]_i_7__1 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_6__1 ),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm[4]_i_8__1 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_6__1 ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__1 ));
LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_fsm[4]_i_9__1 
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm[4]_i_11__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__1 ));
LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[5]_i_10__1 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\n_0_FSM_onehot_fsm[5]_i_10__1 ));
LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
     \FSM_onehot_fsm[5]_i_11__1 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[4] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[1] ),
        .I5(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_11__1 ));
LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
     \FSM_onehot_fsm[5]_i_12__1 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .I1(\n_0_converge_cnt_reg[7] ),
        .I2(\n_0_converge_cnt_reg[15] ),
        .I3(\n_0_converge_cnt_reg[16] ),
        .I4(\n_0_converge_cnt_reg[12] ),
        .I5(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_12__1 ));
LUT6 #(
    .INIT(64'h2F2F2222FF2F2222)) 
     \FSM_onehot_fsm[5]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_3__2 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_4__1 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_5__1 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_6__1 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_7__1 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__3 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__2 ));
LUT3 #(
    .INIT(8'hEF)) 
     \FSM_onehot_fsm[5]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \FSM_onehot_fsm[5]_i_4__1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(n_0_adapt_done_cnt_reg),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__1 ));
LUT6 #(
    .INIT(64'h0000C000000A0000)) 
     \FSM_onehot_fsm[5]_i_5__1 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_8__1 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_9__1 ),
        .I2(\n_0_converge_cnt_reg[20] ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_10__1 ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5__1 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     \FSM_onehot_fsm[5]_i_6__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__1 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_fsm[5]_i_7__1 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_11__1 ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_12__1 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__1 ));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     \FSM_onehot_fsm[5]_i_8__1 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[0] ),
        .I4(\n_0_converge_cnt_reg[10] ),
        .I5(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__1 ));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     \FSM_onehot_fsm[5]_i_9__1 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_9__1 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
     \FSM_onehot_fsm_rx[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(I3),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\n_0_FSM_onehot_fsm_rx[3]_i_2__1 ),
        .O(D[0]));
LUT5 #(
    .INIT(32'h00000010)) 
     \FSM_onehot_fsm_rx[3]_i_2__1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(rxeqscan_preset_done),
        .I4(I9),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2__1 ));
LUT3 #(
    .INIT(8'hEA)) 
     \FSM_onehot_fsm_rx[5]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[5]_i_2__1 ),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I4),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0000020200003000)) 
     \FSM_onehot_fsm_rx[5]_i_2__1 
       (.I0(I10),
        .I1(I9),
        .I2(Q[2]),
        .I3(rxeqscan_preset_done),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2__1 ));
LUT6 #(
    .INIT(64'hF444444444444444)) 
     \FSM_onehot_fsm_rx[7]_i_1__1 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4),
        .I2(I5[1]),
        .I3(I5[0]),
        .I4(I5[2]),
        .I5(I6),
        .O(D[2]));
LUT6 #(
    .INIT(64'hBBBB88A8BBBB8888)) 
     adapt_done_cnt_i_1__1
       (.I0(n_0_adapt_done_cnt_i_2__1),
        .I1(n_0_adapt_done_cnt_i_3__1),
        .I2(out[1]),
        .I3(out[0]),
        .I4(n_0_adapt_done_cnt_reg),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(n_0_adapt_done_cnt_i_1__1));
LUT6 #(
    .INIT(64'h0001010100000000)) 
     adapt_done_cnt_i_2__1
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[5]_i_2__2 ),
        .O(n_0_adapt_done_cnt_i_2__1));
LUT6 #(
    .INIT(64'hFFFEFFFFFFE9FFE9)) 
     adapt_done_cnt_i_3__1
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(new_txcoeff_req_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(n_0_adapt_done_cnt_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__1),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT5 #(
    .INIT(32'h54440000)) 
     adapt_done_i_1__1
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__2 ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\n_0_FSM_onehot_fsm[5]_i_2__2 ),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[0]_i_1__4 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[0]),
        .O(converge_cnt[0]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[10]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[10]),
        .O(converge_cnt[10]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[11]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[11]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__1 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[12]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[12]),
        .O(converge_cnt[12]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[13]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[13]),
        .O(converge_cnt[13]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[14]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[14]),
        .O(converge_cnt[14]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[15]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[15]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__1 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[16]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[16]),
        .O(converge_cnt[16]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[17]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[17]),
        .O(converge_cnt[17]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[18]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[18]),
        .O(converge_cnt[18]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[19]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[19]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__1 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[1]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[1]),
        .O(converge_cnt[1]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[20]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[20]),
        .O(converge_cnt[20]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[21]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[21]),
        .O(converge_cnt[21]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'hA8AA)) 
     \converge_cnt[21]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_6__1 ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(out[1]),
        .O(\n_0_converge_cnt[21]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5__1 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[2]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[2]),
        .O(converge_cnt[2]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[3]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[3]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__1 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[4]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[4]),
        .O(converge_cnt[4]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[5]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[5]),
        .O(converge_cnt[5]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[6]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[6]),
        .O(converge_cnt[6]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[7]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[7]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__1 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[8]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[8]),
        .O(converge_cnt[8]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[9]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_2__1 ),
        .I1(converge_cnt0[9]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__1 ,\n_1_converge_cnt_reg[11]_i_2__1 ,\n_2_converge_cnt_reg[11]_i_2__1 ,\n_3_converge_cnt_reg[11]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__1 ,\n_0_converge_cnt[11]_i_4__1 ,\n_0_converge_cnt[11]_i_5__1 ,\n_0_converge_cnt[11]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__1 ,\n_1_converge_cnt_reg[15]_i_2__1 ,\n_2_converge_cnt_reg[15]_i_2__1 ,\n_3_converge_cnt_reg[15]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__1 ,\n_0_converge_cnt[15]_i_4__1 ,\n_0_converge_cnt[15]_i_5__1 ,\n_0_converge_cnt[15]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__1 ,\n_1_converge_cnt_reg[19]_i_2__1 ,\n_2_converge_cnt_reg[19]_i_2__1 ,\n_3_converge_cnt_reg[19]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__1 ,\n_0_converge_cnt[19]_i_4__1 ,\n_0_converge_cnt[19]_i_5__1 ,\n_0_converge_cnt[19]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_3__1 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__1 ),
        .CO({\NLW_converge_cnt_reg[21]_i_3__1_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_3__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_3__1_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_4__1 ,\n_0_converge_cnt[21]_i_5__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__1 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__1 ,\n_1_converge_cnt_reg[3]_i_2__1 ,\n_2_converge_cnt_reg[3]_i_2__1 ,\n_3_converge_cnt_reg[3]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__1 ,\n_0_converge_cnt[3]_i_4__1 ,\n_0_converge_cnt[3]_i_5__1 ,\n_0_converge_cnt[3]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__1 ,\n_1_converge_cnt_reg[7]_i_2__1 ,\n_2_converge_cnt_reg[7]_i_2__1 ,\n_3_converge_cnt_reg[7]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__1 ,\n_0_converge_cnt[7]_i_4__1 ,\n_0_converge_cnt[7]_i_5__1 ,\n_0_converge_cnt[7]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     new_txcoeff_done_i_1__1
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h000000000000002C)) 
     preset_done_i_1__1
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8880FFFF88800000)) 
     rxeq_adapt_done_i_1__1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4),
        .I2(I11),
        .I3(rxeqscan_adapt_done),
        .I4(I12),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
LUT4 #(
    .INIT(16'hCF80)) 
     rxeq_adapt_done_reg_i_1__1
       (.I0(rxeqscan_adapt_done),
        .I1(I4),
        .I2(n_0_rxeq_adapt_done_reg_i_2__1),
        .I3(I11),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFF08FF08FF08)) 
     rxeq_adapt_done_reg_i_2__1
       (.I0(out[0]),
        .I1(Q[1]),
        .I2(out[1]),
        .I3(I7),
        .I4(rxeqscan_new_txcoeff_done),
        .I5(Q[6]),
        .O(n_0_rxeq_adapt_done_reg_i_2__1));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     rxeq_new_txcoeff_req_i_1__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(I8),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_rxeq_scan" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_rxeq_scan_56
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    pipe_pclk_in,
    I2,
    Q,
    I3,
    out,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    USER_RXEQ_ADAPT_DONE,
    I13,
    I14,
    I15,
    I16,
    I17);
  output [2:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input pipe_pclk_in;
  input I2;
  input [6:0]Q;
  input I3;
  input [1:0]out;
  input I4;
  input [2:0]I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I13;
  input [3:0]I14;
  input [17:0]I15;
  input [5:0]I16;
  input [5:0]I17;

  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [2:0]I13;
  wire [3:0]I14;
  wire [17:0]I15;
  wire [5:0]I16;
  wire [5:0]I17;
  wire I2;
  wire I3;
  wire I4;
  wire [2:0]I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [6:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm[1]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_10__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_11__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_12__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_9__0 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire \n_0_FSM_onehot_fsm_reg[1] ;
  wire \n_0_FSM_onehot_fsm_reg[3] ;
  wire \n_0_FSM_onehot_fsm_reg[4] ;
  wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2__0 ;
  wire n_0_adapt_done_cnt_i_1__0;
  wire n_0_adapt_done_cnt_i_2__0;
  wire n_0_adapt_done_cnt_i_3__0;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3__0 ;
  wire \n_0_converge_cnt[11]_i_4__0 ;
  wire \n_0_converge_cnt[11]_i_5__0 ;
  wire \n_0_converge_cnt[11]_i_6__0 ;
  wire \n_0_converge_cnt[15]_i_3__0 ;
  wire \n_0_converge_cnt[15]_i_4__0 ;
  wire \n_0_converge_cnt[15]_i_5__0 ;
  wire \n_0_converge_cnt[15]_i_6__0 ;
  wire \n_0_converge_cnt[19]_i_3__0 ;
  wire \n_0_converge_cnt[19]_i_4__0 ;
  wire \n_0_converge_cnt[19]_i_5__0 ;
  wire \n_0_converge_cnt[19]_i_6__0 ;
  wire \n_0_converge_cnt[21]_i_2__0 ;
  wire \n_0_converge_cnt[21]_i_4__0 ;
  wire \n_0_converge_cnt[21]_i_5__0 ;
  wire \n_0_converge_cnt[3]_i_3__0 ;
  wire \n_0_converge_cnt[3]_i_4__0 ;
  wire \n_0_converge_cnt[3]_i_5__0 ;
  wire \n_0_converge_cnt[3]_i_6__0 ;
  wire \n_0_converge_cnt[7]_i_3__0 ;
  wire \n_0_converge_cnt[7]_i_4__0 ;
  wire \n_0_converge_cnt[7]_i_5__0 ;
  wire \n_0_converge_cnt[7]_i_6__0 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__0 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__0 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__0 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__0 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__0 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2__0;
  wire \n_1_converge_cnt_reg[11]_i_2__0 ;
  wire \n_1_converge_cnt_reg[15]_i_2__0 ;
  wire \n_1_converge_cnt_reg[19]_i_2__0 ;
  wire \n_1_converge_cnt_reg[3]_i_2__0 ;
  wire \n_1_converge_cnt_reg[7]_i_2__0 ;
  wire \n_2_converge_cnt_reg[11]_i_2__0 ;
  wire \n_2_converge_cnt_reg[15]_i_2__0 ;
  wire \n_2_converge_cnt_reg[19]_i_2__0 ;
  wire \n_2_converge_cnt_reg[3]_i_2__0 ;
  wire \n_2_converge_cnt_reg[7]_i_2__0 ;
  wire \n_3_converge_cnt_reg[11]_i_2__0 ;
  wire \n_3_converge_cnt_reg[15]_i_2__0 ;
  wire \n_3_converge_cnt_reg[19]_i_2__0 ;
  wire \n_3_converge_cnt_reg[21]_i_3__0 ;
  wire \n_3_converge_cnt_reg[3]_i_2__0 ;
  wire \n_3_converge_cnt_reg[7]_i_2__0 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire pipe_pclk_in;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_3__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_3__0_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'hEEEEEEEB)) 
     \FSM_onehot_fsm[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm[1]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAFFAB)) 
     \FSM_onehot_fsm[1]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm[1]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(preset_valid_reg2),
        .I5(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFAFAF2)) 
     \FSM_onehot_fsm[1]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_3__2 ));
LUT6 #(
    .INIT(64'h0000000000000028)) 
     \FSM_onehot_fsm[3]_i_1__2 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__2 ));
LUT6 #(
    .INIT(64'hFCCC000074440000)) 
     \FSM_onehot_fsm[4]_i_10__0 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_10__0 ),
        .I2(\n_0_converge_cnt_reg[2] ),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(\n_0_FSM_onehot_fsm[5]_i_6__0 ),
        .I5(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10__0 ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     \FSM_onehot_fsm[4]_i_11__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11__0 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fsm[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__0 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__1 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__2 ));
LUT6 #(
    .INIT(64'hFBBBF000FFFFF000)) 
     \FSM_onehot_fsm[4]_i_2__2 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_6__0 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_7__0 ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFF00FF00)) 
     \FSM_onehot_fsm[4]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_8__0 ),
        .I4(\n_0_converge_cnt_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCFCF4FC)) 
     \FSM_onehot_fsm[4]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_6__0 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_9__0 ),
        .I3(\n_0_converge_cnt_reg[10] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_10__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__1 ));
LUT6 #(
    .INIT(64'hFF8F8888FFFF8888)) 
     \FSM_onehot_fsm[4]_i_5__0 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_7__0 ),
        .I1(\n_0_converge_cnt[21]_i_2__0 ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_6__0 ),
        .I5(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__0 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_fsm[4]_i_6__0 
       (.I0(n_0_adapt_done_cnt_reg),
        .I1(\n_0_FSM_onehot_fsm[5]_i_6__0 ),
        .I2(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \FSM_onehot_fsm[4]_i_7__0 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_6__0 ),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm[4]_i_8__0 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_6__0 ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__0 ));
LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_fsm[4]_i_9__0 
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm[4]_i_11__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[5]_i_10__0 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\n_0_FSM_onehot_fsm[5]_i_10__0 ));
LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
     \FSM_onehot_fsm[5]_i_11__0 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[4] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[1] ),
        .I5(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_11__0 ));
LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
     \FSM_onehot_fsm[5]_i_12__0 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .I1(\n_0_converge_cnt_reg[7] ),
        .I2(\n_0_converge_cnt_reg[15] ),
        .I3(\n_0_converge_cnt_reg[16] ),
        .I4(\n_0_converge_cnt_reg[12] ),
        .I5(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_12__0 ));
LUT6 #(
    .INIT(64'h2F2F2222FF2F2222)) 
     \FSM_onehot_fsm[5]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_3__1 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_4__0 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_5__0 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_6__0 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_7__0 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__2 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__1 ));
LUT3 #(
    .INIT(8'hEF)) 
     \FSM_onehot_fsm[5]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \FSM_onehot_fsm[5]_i_4__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(n_0_adapt_done_cnt_reg),
        .O(\n_0_FSM_onehot_fsm[5]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000C000000A0000)) 
     \FSM_onehot_fsm[5]_i_5__0 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_8__0 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_9__0 ),
        .I2(\n_0_converge_cnt_reg[20] ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_10__0 ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5__0 ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     \FSM_onehot_fsm[5]_i_6__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6__0 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_fsm[5]_i_7__0 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_11__0 ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_12__0 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7__0 ));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     \FSM_onehot_fsm[5]_i_8__0 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[0] ),
        .I4(\n_0_converge_cnt_reg[10] ),
        .I5(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8__0 ));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     \FSM_onehot_fsm[5]_i_9__0 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_9__0 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
     \FSM_onehot_fsm_rx[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(I3),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\n_0_FSM_onehot_fsm_rx[3]_i_2__0 ),
        .O(D[0]));
LUT5 #(
    .INIT(32'h00000010)) 
     \FSM_onehot_fsm_rx[3]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(rxeqscan_preset_done),
        .I4(I9),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2__0 ));
LUT3 #(
    .INIT(8'hEA)) 
     \FSM_onehot_fsm_rx[5]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[5]_i_2__0 ),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I4),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0000020200003000)) 
     \FSM_onehot_fsm_rx[5]_i_2__0 
       (.I0(I10),
        .I1(I9),
        .I2(Q[2]),
        .I3(rxeqscan_preset_done),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2__0 ));
LUT6 #(
    .INIT(64'hF444444444444444)) 
     \FSM_onehot_fsm_rx[7]_i_1__0 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4),
        .I2(I5[1]),
        .I3(I5[0]),
        .I4(I5[2]),
        .I5(I6),
        .O(D[2]));
LUT6 #(
    .INIT(64'hBBBB88A8BBBB8888)) 
     adapt_done_cnt_i_1__0
       (.I0(n_0_adapt_done_cnt_i_2__0),
        .I1(n_0_adapt_done_cnt_i_3__0),
        .I2(out[1]),
        .I3(out[0]),
        .I4(n_0_adapt_done_cnt_reg),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(n_0_adapt_done_cnt_i_1__0));
LUT6 #(
    .INIT(64'h0001010100000000)) 
     adapt_done_cnt_i_2__0
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[5]_i_2__1 ),
        .O(n_0_adapt_done_cnt_i_2__0));
LUT6 #(
    .INIT(64'hFFFEFFFFFFE9FFE9)) 
     adapt_done_cnt_i_3__0
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(new_txcoeff_req_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(n_0_adapt_done_cnt_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1__0),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'h54440000)) 
     adapt_done_i_1__0
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__1 ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\n_0_FSM_onehot_fsm[5]_i_2__1 ),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[0]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[0]),
        .O(converge_cnt[0]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[10]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[10]),
        .O(converge_cnt[10]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[11]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[11]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__0 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[12]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[12]),
        .O(converge_cnt[12]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[13]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[13]),
        .O(converge_cnt[13]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[14]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[14]),
        .O(converge_cnt[14]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[15]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[15]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__0 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[16]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[16]),
        .O(converge_cnt[16]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[17]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[17]),
        .O(converge_cnt[17]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[18]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[18]),
        .O(converge_cnt[18]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[19]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[19]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__0 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[1]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[1]),
        .O(converge_cnt[1]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[20]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[20]),
        .O(converge_cnt[20]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[21]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[21]),
        .O(converge_cnt[21]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT4 #(
    .INIT(16'hA8AA)) 
     \converge_cnt[21]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_6__0 ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(out[1]),
        .O(\n_0_converge_cnt[21]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5__0 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[2]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[2]),
        .O(converge_cnt[2]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[3]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[3]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__0 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[4]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[4]),
        .O(converge_cnt[4]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[5]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[5]),
        .O(converge_cnt[5]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[6]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[6]),
        .O(converge_cnt[6]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[7]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[7]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__0 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[8]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[8]),
        .O(converge_cnt[8]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[9]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2__0 ),
        .I1(converge_cnt0[9]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__0 ,\n_1_converge_cnt_reg[11]_i_2__0 ,\n_2_converge_cnt_reg[11]_i_2__0 ,\n_3_converge_cnt_reg[11]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3__0 ,\n_0_converge_cnt[11]_i_4__0 ,\n_0_converge_cnt[11]_i_5__0 ,\n_0_converge_cnt[11]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__0 ,\n_1_converge_cnt_reg[15]_i_2__0 ,\n_2_converge_cnt_reg[15]_i_2__0 ,\n_3_converge_cnt_reg[15]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3__0 ,\n_0_converge_cnt[15]_i_4__0 ,\n_0_converge_cnt[15]_i_5__0 ,\n_0_converge_cnt[15]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__0 ,\n_1_converge_cnt_reg[19]_i_2__0 ,\n_2_converge_cnt_reg[19]_i_2__0 ,\n_3_converge_cnt_reg[19]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3__0 ,\n_0_converge_cnt[19]_i_4__0 ,\n_0_converge_cnt[19]_i_5__0 ,\n_0_converge_cnt[19]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_3__0 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__0 ),
        .CO({\NLW_converge_cnt_reg[21]_i_3__0_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_3__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_3__0_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_4__0 ,\n_0_converge_cnt[21]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2__0 ,\n_1_converge_cnt_reg[3]_i_2__0 ,\n_2_converge_cnt_reg[3]_i_2__0 ,\n_3_converge_cnt_reg[3]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3__0 ,\n_0_converge_cnt[3]_i_4__0 ,\n_0_converge_cnt[3]_i_5__0 ,\n_0_converge_cnt[3]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__0 ,\n_1_converge_cnt_reg[7]_i_2__0 ,\n_2_converge_cnt_reg[7]_i_2__0 ,\n_3_converge_cnt_reg[7]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3__0 ,\n_0_converge_cnt[7]_i_4__0 ,\n_0_converge_cnt[7]_i_5__0 ,\n_0_converge_cnt[7]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     new_txcoeff_done_i_1__0
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h000000000000002C)) 
     preset_done_i_1__0
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8880FFFF88800000)) 
     rxeq_adapt_done_i_1__0
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4),
        .I2(I11),
        .I3(rxeqscan_adapt_done),
        .I4(I12),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
LUT4 #(
    .INIT(16'hCF80)) 
     rxeq_adapt_done_reg_i_1__0
       (.I0(rxeqscan_adapt_done),
        .I1(I4),
        .I2(n_0_rxeq_adapt_done_reg_i_2__0),
        .I3(I11),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFF08FF08FF08)) 
     rxeq_adapt_done_reg_i_2__0
       (.I0(out[0]),
        .I1(Q[1]),
        .I2(out[1]),
        .I3(I7),
        .I4(rxeqscan_new_txcoeff_done),
        .I5(Q[6]),
        .O(n_0_rxeq_adapt_done_reg_i_2__0));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     rxeq_new_txcoeff_req_i_1__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(I8),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "pcie_k7_gen2x4_rxeq_scan" *) 
module pcie_k7_gen2x4_pcie_k7_gen2x4_rxeq_scan_57
   (D,
    rxeq_new_txcoeff_req,
    O1,
    O2,
    p_0_in__0,
    I1,
    pipe_pclk_in,
    I2,
    Q,
    I3,
    out,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    USER_RXEQ_ADAPT_DONE,
    I13,
    I14,
    I15,
    I16,
    I17);
  output [2:0]D;
  output rxeq_new_txcoeff_req;
  output O1;
  output O2;
  input p_0_in__0;
  input I1;
  input pipe_pclk_in;
  input I2;
  input [6:0]Q;
  input I3;
  input [1:0]out;
  input I4;
  input [2:0]I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input USER_RXEQ_ADAPT_DONE;
  input [2:0]I13;
  input [3:0]I14;
  input [17:0]I15;
  input [5:0]I16;
  input [5:0]I17;

  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [2:0]I13;
  wire [3:0]I14;
  wire [17:0]I15;
  wire [5:0]I16;
  wire [5:0]I17;
  wire I2;
  wire I3;
  wire I4;
  wire [2:0]I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [6:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm[1]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_8 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9 ;
  wire \n_0_FSM_onehot_fsm[5]_i_10 ;
  wire \n_0_FSM_onehot_fsm[5]_i_11 ;
  wire \n_0_FSM_onehot_fsm[5]_i_12 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4 ;
  wire \n_0_FSM_onehot_fsm[5]_i_5 ;
  wire \n_0_FSM_onehot_fsm[5]_i_6 ;
  wire \n_0_FSM_onehot_fsm[5]_i_7 ;
  wire \n_0_FSM_onehot_fsm[5]_i_8 ;
  wire \n_0_FSM_onehot_fsm[5]_i_9 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire \n_0_FSM_onehot_fsm_reg[1] ;
  wire \n_0_FSM_onehot_fsm_reg[3] ;
  wire \n_0_FSM_onehot_fsm_reg[4] ;
  wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2 ;
  wire n_0_adapt_done_cnt_i_1;
  wire n_0_adapt_done_cnt_i_2;
  wire n_0_adapt_done_cnt_i_3;
  wire n_0_adapt_done_cnt_reg;
  wire \n_0_converge_cnt[11]_i_3 ;
  wire \n_0_converge_cnt[11]_i_4 ;
  wire \n_0_converge_cnt[11]_i_5 ;
  wire \n_0_converge_cnt[11]_i_6 ;
  wire \n_0_converge_cnt[15]_i_3 ;
  wire \n_0_converge_cnt[15]_i_4 ;
  wire \n_0_converge_cnt[15]_i_5 ;
  wire \n_0_converge_cnt[15]_i_6 ;
  wire \n_0_converge_cnt[19]_i_3 ;
  wire \n_0_converge_cnt[19]_i_4 ;
  wire \n_0_converge_cnt[19]_i_5 ;
  wire \n_0_converge_cnt[19]_i_6 ;
  wire \n_0_converge_cnt[21]_i_2 ;
  wire \n_0_converge_cnt[21]_i_4 ;
  wire \n_0_converge_cnt[21]_i_5 ;
  wire \n_0_converge_cnt[3]_i_3 ;
  wire \n_0_converge_cnt[3]_i_4 ;
  wire \n_0_converge_cnt[3]_i_5 ;
  wire \n_0_converge_cnt[3]_i_6 ;
  wire \n_0_converge_cnt[7]_i_3 ;
  wire \n_0_converge_cnt[7]_i_4 ;
  wire \n_0_converge_cnt[7]_i_5 ;
  wire \n_0_converge_cnt[7]_i_6 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_rxeq_adapt_done_reg_i_2;
  wire \n_1_converge_cnt_reg[11]_i_2 ;
  wire \n_1_converge_cnt_reg[15]_i_2 ;
  wire \n_1_converge_cnt_reg[19]_i_2 ;
  wire \n_1_converge_cnt_reg[3]_i_2 ;
  wire \n_1_converge_cnt_reg[7]_i_2 ;
  wire \n_2_converge_cnt_reg[11]_i_2 ;
  wire \n_2_converge_cnt_reg[15]_i_2 ;
  wire \n_2_converge_cnt_reg[19]_i_2 ;
  wire \n_2_converge_cnt_reg[3]_i_2 ;
  wire \n_2_converge_cnt_reg[7]_i_2 ;
  wire \n_3_converge_cnt_reg[11]_i_2 ;
  wire \n_3_converge_cnt_reg[15]_i_2 ;
  wire \n_3_converge_cnt_reg[19]_i_2 ;
  wire \n_3_converge_cnt_reg[21]_i_3 ;
  wire \n_3_converge_cnt_reg[3]_i_2 ;
  wire \n_3_converge_cnt_reg[7]_i_2 ;
  wire new_txcoeff_done;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire p_0_in__0;
  wire pipe_pclk_in;
  wire preset_done;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_new_txcoeff_req;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_3_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'hEEEEEEEB)) 
     \FSM_onehot_fsm[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm[1]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAFFAB)) 
     \FSM_onehot_fsm[1]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm[1]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(preset_valid_reg2),
        .I5(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFAFAF2)) 
     \FSM_onehot_fsm[1]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[1]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000000000000028)) 
     \FSM_onehot_fsm[3]_i_1__1 
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__1 ));
LUT6 #(
    .INIT(64'hFCCC000074440000)) 
     \FSM_onehot_fsm[4]_i_10 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_10 ),
        .I2(\n_0_converge_cnt_reg[2] ),
        .I3(n_0_adapt_done_cnt_reg),
        .I4(\n_0_FSM_onehot_fsm[5]_i_6 ),
        .I5(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     \FSM_onehot_fsm[4]_i_11 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fsm[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__0 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__1 ));
LUT6 #(
    .INIT(64'hFBBBF000FFFFF000)) 
     \FSM_onehot_fsm[4]_i_2__1 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .I1(\n_0_converge_cnt_reg[2] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_6 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_7 ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFF00FF00)) 
     \FSM_onehot_fsm[4]_i_3 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_8 ),
        .I4(\n_0_converge_cnt_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFCFCF4FC)) 
     \FSM_onehot_fsm[4]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_6 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_9 ),
        .I3(\n_0_converge_cnt_reg[10] ),
        .I4(\n_0_converge_cnt_reg[14] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_10 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__0 ));
LUT6 #(
    .INIT(64'hFF8F8888FFFF8888)) 
     \FSM_onehot_fsm[4]_i_5 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_7 ),
        .I1(\n_0_converge_cnt[21]_i_2 ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_6 ),
        .I5(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_fsm[4]_i_6 
       (.I0(n_0_adapt_done_cnt_reg),
        .I1(\n_0_FSM_onehot_fsm[5]_i_6 ),
        .I2(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \FSM_onehot_fsm[4]_i_7 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_6 ),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm[4]_i_8 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_6 ),
        .I1(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_8 ));
LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_fsm[4]_i_9 
       (.I0(preset_valid_reg2),
        .I1(new_txcoeff_req_reg2),
        .I2(\n_0_FSM_onehot_fsm[4]_i_11 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9 ));
LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[5]_i_10 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\n_0_FSM_onehot_fsm[5]_i_10 ));
LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
     \FSM_onehot_fsm[5]_i_11 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[4] ),
        .I3(\n_0_converge_cnt_reg[5] ),
        .I4(\n_0_converge_cnt_reg[1] ),
        .I5(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
     \FSM_onehot_fsm[5]_i_12 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .I1(\n_0_converge_cnt_reg[7] ),
        .I2(\n_0_converge_cnt_reg[15] ),
        .I3(\n_0_converge_cnt_reg[16] ),
        .I4(\n_0_converge_cnt_reg[12] ),
        .I5(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_12 ));
LUT6 #(
    .INIT(64'h2F2F2222FF2F2222)) 
     \FSM_onehot_fsm[5]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_3__0 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_4 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_5 ),
        .I4(\n_0_FSM_onehot_fsm[5]_i_6 ),
        .I5(\n_0_FSM_onehot_fsm[5]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1__1 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[5]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2__0 ));
LUT3 #(
    .INIT(8'hEF)) 
     \FSM_onehot_fsm[5]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[5]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \FSM_onehot_fsm[5]_i_4 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(n_0_adapt_done_cnt_reg),
        .O(\n_0_FSM_onehot_fsm[5]_i_4 ));
LUT6 #(
    .INIT(64'h0000C000000A0000)) 
     \FSM_onehot_fsm[5]_i_5 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_8 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_9 ),
        .I2(\n_0_converge_cnt_reg[20] ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_10 ),
        .I4(\n_0_converge_cnt_reg[21] ),
        .I5(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     \FSM_onehot_fsm[5]_i_6 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_6 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_fsm[5]_i_7 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_11 ),
        .I1(\n_0_converge_cnt_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_12 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     \FSM_onehot_fsm[5]_i_8 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[0] ),
        .I4(\n_0_converge_cnt_reg[10] ),
        .I5(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     \FSM_onehot_fsm[5]_i_9 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[5]_i_9 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(p_0_in__0));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .S(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\n_0_FSM_onehot_fsm[5]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
     \FSM_onehot_fsm_rx[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(I3),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\n_0_FSM_onehot_fsm_rx[3]_i_2 ),
        .O(D[0]));
LUT5 #(
    .INIT(32'h00000010)) 
     \FSM_onehot_fsm_rx[3]_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(rxeqscan_preset_done),
        .I4(I9),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2 ));
LUT3 #(
    .INIT(8'hEA)) 
     \FSM_onehot_fsm_rx[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[5]_i_2 ),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I4),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0000020200003000)) 
     \FSM_onehot_fsm_rx[5]_i_2 
       (.I0(I10),
        .I1(I9),
        .I2(Q[2]),
        .I3(rxeqscan_preset_done),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2 ));
LUT6 #(
    .INIT(64'hF444444444444444)) 
     \FSM_onehot_fsm_rx[7]_i_1 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4),
        .I2(I5[1]),
        .I3(I5[0]),
        .I4(I5[2]),
        .I5(I6),
        .O(D[2]));
LUT6 #(
    .INIT(64'hBBBB88A8BBBB8888)) 
     adapt_done_cnt_i_1
       (.I0(n_0_adapt_done_cnt_i_2),
        .I1(n_0_adapt_done_cnt_i_3),
        .I2(out[1]),
        .I3(out[0]),
        .I4(n_0_adapt_done_cnt_reg),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(n_0_adapt_done_cnt_i_1));
LUT6 #(
    .INIT(64'h0001010100000000)) 
     adapt_done_cnt_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(n_0_adapt_done_cnt_reg),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[5]_i_2__0 ),
        .O(n_0_adapt_done_cnt_i_2));
LUT6 #(
    .INIT(64'hFFFEFFFFFFE9FFE9)) 
     adapt_done_cnt_i_3
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(new_txcoeff_req_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(n_0_adapt_done_cnt_i_3));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(n_0_adapt_done_cnt_i_1),
        .Q(n_0_adapt_done_cnt_reg),
        .R(p_0_in__0));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'h54440000)) 
     adapt_done_i_1
       (.I0(\n_0_FSM_onehot_fsm[5]_i_3__0 ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\n_0_FSM_onehot_fsm[5]_i_2__0 ),
        .O(adapt_done));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(p_0_in__0));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[0]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[0]),
        .O(converge_cnt[0]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[10]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[10]),
        .O(converge_cnt[10]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[11]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[11]),
        .O(converge_cnt[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[12]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[12]),
        .O(converge_cnt[12]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[13]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[13]),
        .O(converge_cnt[13]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[14]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[14]),
        .O(converge_cnt[14]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[15]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[15]),
        .O(converge_cnt[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[16]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[16]),
        .O(converge_cnt[16]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[17]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[17]),
        .O(converge_cnt[17]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[18]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[18]),
        .O(converge_cnt[18]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[19]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[19]),
        .O(converge_cnt[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[1]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[1]),
        .O(converge_cnt[1]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[20]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[20]),
        .O(converge_cnt[20]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[21]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[21]),
        .O(converge_cnt[21]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'hA8AA)) 
     \converge_cnt[21]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[5]_i_6 ),
        .I1(n_0_adapt_done_cnt_reg),
        .I2(out[0]),
        .I3(out[1]),
        .O(\n_0_converge_cnt[21]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[2]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[2]),
        .O(converge_cnt[2]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[3]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[3]),
        .O(converge_cnt[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[4]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[4]),
        .O(converge_cnt[4]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[5]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[5]),
        .O(converge_cnt[5]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[6]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[6]),
        .O(converge_cnt[6]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[7]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[7]),
        .O(converge_cnt[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6 ));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[8]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[8]),
        .O(converge_cnt[8]));
LUT2 #(
    .INIT(4'h8)) 
     \converge_cnt[9]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_2 ),
        .I1(converge_cnt0[9]),
        .O(converge_cnt[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[11]_i_2 
       (.CI(\n_0_converge_cnt_reg[7]_i_2 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2 ,\n_1_converge_cnt_reg[11]_i_2 ,\n_2_converge_cnt_reg[11]_i_2 ,\n_3_converge_cnt_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\n_0_converge_cnt[11]_i_3 ,\n_0_converge_cnt[11]_i_4 ,\n_0_converge_cnt[11]_i_5 ,\n_0_converge_cnt[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[15]_i_2 
       (.CI(\n_0_converge_cnt_reg[11]_i_2 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2 ,\n_1_converge_cnt_reg[15]_i_2 ,\n_2_converge_cnt_reg[15]_i_2 ,\n_3_converge_cnt_reg[15]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\n_0_converge_cnt[15]_i_3 ,\n_0_converge_cnt[15]_i_4 ,\n_0_converge_cnt[15]_i_5 ,\n_0_converge_cnt[15]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[19]_i_2 
       (.CI(\n_0_converge_cnt_reg[15]_i_2 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2 ,\n_1_converge_cnt_reg[19]_i_2 ,\n_2_converge_cnt_reg[19]_i_2 ,\n_3_converge_cnt_reg[19]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\n_0_converge_cnt[19]_i_3 ,\n_0_converge_cnt[19]_i_4 ,\n_0_converge_cnt[19]_i_5 ,\n_0_converge_cnt[19]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[21]_i_3 
       (.CI(\n_0_converge_cnt_reg[19]_i_2 ),
        .CO({\NLW_converge_cnt_reg[21]_i_3_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_3_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\n_0_converge_cnt[21]_i_4 ,\n_0_converge_cnt[21]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_converge_cnt_reg[3]_i_2 ,\n_1_converge_cnt_reg[3]_i_2 ,\n_2_converge_cnt_reg[3]_i_2 ,\n_3_converge_cnt_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_converge_cnt_reg[0] }),
        .O(converge_cnt0[3:0]),
        .S({\n_0_converge_cnt[3]_i_3 ,\n_0_converge_cnt[3]_i_4 ,\n_0_converge_cnt[3]_i_5 ,\n_0_converge_cnt[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(p_0_in__0));
CARRY4 \converge_cnt_reg[7]_i_2 
       (.CI(\n_0_converge_cnt_reg[3]_i_2 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2 ,\n_1_converge_cnt_reg[7]_i_2 ,\n_2_converge_cnt_reg[7]_i_2 ,\n_3_converge_cnt_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\n_0_converge_cnt[7]_i_3 ,\n_0_converge_cnt[7]_i_4 ,\n_0_converge_cnt[7]_i_5 ,\n_0_converge_cnt[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(p_0_in__0));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[0]),
        .Q(fs_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[1]),
        .Q(fs_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[2]),
        .Q(fs_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[3]),
        .Q(fs_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[4]),
        .Q(fs_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I16[5]),
        .Q(fs_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[0]),
        .Q(lf_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[1]),
        .Q(lf_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[2]),
        .Q(lf_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[3]),
        .Q(lf_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[4]),
        .Q(lf_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I17[5]),
        .Q(lf_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     new_txcoeff_done_i_1
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(new_txcoeff_req_reg2),
        .I4(\n_0_FSM_onehot_fsm_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_reg[3] ),
        .O(new_txcoeff_done));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(new_txcoeff_req_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h000000000000002C)) 
     preset_done_i_1
       (.I0(preset_valid_reg2),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(preset_done));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[0]),
        .Q(preset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[1]),
        .Q(preset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I13[2]),
        .Q(preset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(preset_valid_reg1),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(p_0_in__0));
LUT6 #(
    .INIT(64'h8880FFFF88800000)) 
     rxeq_adapt_done_i_1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I4),
        .I2(I11),
        .I3(rxeqscan_adapt_done),
        .I4(I12),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O2));
LUT4 #(
    .INIT(16'hCF80)) 
     rxeq_adapt_done_reg_i_1
       (.I0(rxeqscan_adapt_done),
        .I1(I4),
        .I2(n_0_rxeq_adapt_done_reg_i_2),
        .I3(I11),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFF08FF08FF08)) 
     rxeq_adapt_done_reg_i_2
       (.I0(out[0]),
        .I1(Q[1]),
        .I2(out[1]),
        .I3(I7),
        .I4(rxeqscan_new_txcoeff_done),
        .I5(Q[6]),
        .O(n_0_rxeq_adapt_done_reg_i_2));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     rxeq_new_txcoeff_req_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(I8),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[0]),
        .Q(txcoeff_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[10]),
        .Q(txcoeff_reg1[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[11]),
        .Q(txcoeff_reg1[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[12]),
        .Q(txcoeff_reg1[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[13]),
        .Q(txcoeff_reg1[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[14]),
        .Q(txcoeff_reg1[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[15]),
        .Q(txcoeff_reg1[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[16]),
        .Q(txcoeff_reg1[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[17]),
        .Q(txcoeff_reg1[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[1]),
        .Q(txcoeff_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[2]),
        .Q(txcoeff_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[3]),
        .Q(txcoeff_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[4]),
        .Q(txcoeff_reg1[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[5]),
        .Q(txcoeff_reg1[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[6]),
        .Q(txcoeff_reg1[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[7]),
        .Q(txcoeff_reg1[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[8]),
        .Q(txcoeff_reg1[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I15[9]),
        .Q(txcoeff_reg1[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[0]),
        .Q(txpreset_reg1[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[1]),
        .Q(txpreset_reg1[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[2]),
        .Q(txpreset_reg1[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(I14[3]),
        .Q(txpreset_reg1[3]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(p_0_in__0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [5:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [5:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_60_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_61_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_75_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire [5:0]rdata;
  wire [5:0]wdata;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],\n_60_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_61_ramb_bl.ramb36_dp_bl.ram36_bl ,rdata}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],\n_75_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMTXWEN),
        .ENBWREN(MIMTXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_11
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,wdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],rdata[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],rdata[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMTXWEN),
        .ENBWREN(MIMTXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_12
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,wdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],rdata[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],rdata[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMTXWEN),
        .ENBWREN(MIMTXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_13
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,wdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],rdata[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],rdata[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMTXWEN),
        .ENBWREN(MIMTXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_14
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,wdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],rdata[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],rdata[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMTXWEN),
        .ENBWREN(MIMTXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_15
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,wdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],rdata[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],rdata[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMTXWEN),
        .ENBWREN(MIMTXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_16
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,wdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],rdata[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],rdata[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMTXWEN),
        .ENBWREN(MIMTXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_17
   (rdata,
    MIMTXWEN,
    pipe_userclk1_in,
    MIMTXREN,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [8:0]rdata;
  input MIMTXWEN;
  input pipe_userclk1_in;
  input MIMTXREN;
  input [11:0]MIMTXWADDR;
  input [11:0]MIMTXRADDR;
  input [8:0]wdata;

  wire [11:0]MIMTXRADDR;
  wire MIMTXREN;
  wire [11:0]MIMTXWADDR;
  wire MIMTXWEN;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire [8:0]rdata;
  wire [8:0]wdata;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,wdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],rdata[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],rdata[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMTXWEN),
        .ENBWREN(MIMTXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_26
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [4:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [4:0]I1;

  wire [4:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [4:0]O1;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_60_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_61_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_62_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_75_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],\n_60_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_61_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_62_ramb_bl.ramb36_dp_bl.ram36_bl ,O1}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],\n_75_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMRXWEN),
        .ENBWREN(MIMRXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_27
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],O1[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],O1[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMRXWEN),
        .ENBWREN(MIMRXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_28
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],O1[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],O1[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMRXWEN),
        .ENBWREN(MIMRXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_29
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],O1[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],O1[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMRXWEN),
        .ENBWREN(MIMRXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_30
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],O1[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],O1[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMRXWEN),
        .ENBWREN(MIMRXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_31
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],O1[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],O1[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMRXWEN),
        .ENBWREN(MIMRXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_32
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],O1[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],O1[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMRXWEN),
        .ENBWREN(MIMRXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "unimacro_BRAM_TDP_MACRO" *) 
module pcie_k7_gen2x4_unimacro_BRAM_TDP_MACRO_33
   (O1,
    MIMRXWEN,
    pipe_userclk1_in,
    MIMRXREN,
    MIMRXWADDR,
    MIMRXRADDR,
    I1);
  output [8:0]O1;
  input MIMRXWEN;
  input pipe_userclk1_in;
  input MIMRXREN;
  input [11:0]MIMRXWADDR;
  input [11:0]MIMRXRADDR;
  input [8:0]I1;

  wire [8:0]I1;
  wire [11:0]MIMRXRADDR;
  wire MIMRXREN;
  wire [11:0]MIMRXWADDR;
  wire MIMRXWEN;
  wire [8:0]O1;
  wire \n_28_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_29_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_30_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_31_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_32_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_33_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_34_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_35_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire \n_71_ramb_bl.ramb36_dp_bl.ram36_bl ;
  wire pipe_userclk1_in;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \ramb_bl.ramb36_dp_bl.ram36_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,I1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,I1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED [31:8],\n_28_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_29_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_30_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_31_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_32_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_33_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_34_ramb_bl.ramb36_dp_bl.ram36_bl ,\n_35_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOBDO({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED [31:8],O1[7:0]}),
        .DOPADOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED [3:1],\n_71_ramb_bl.ramb36_dp_bl.ram36_bl }),
        .DOPBDOP({\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED [3:1],O1[8]}),
        .ECCPARITY(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(MIMRXWEN),
        .ENBWREN(MIMRXREN),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
