

================================================================
== Vitis HLS Report for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'
================================================================
* Date:           Tue Jan 28 19:05:31 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.330 us|  0.330 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_dense_size  |       31|       31|        23|          1|          1|    10|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 26 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%d = alloca i32 1" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 27 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %prediction, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln13 = store i4 0, i4 %d" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 33 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense_soft_max_for_filters"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d_1 = load i4 %d" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 36 'load' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%icmp_ln13 = icmp_eq  i4 %d_1, i4 10" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 37 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln13 = add i4 %d_1, i4 1" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 38 'add' 'add_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %dense_soft_max_for_filters.split_ifconv, void %for.cond.cleanup.exitStub" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 39 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln13 = store i4 %add_ln13, i4 %d" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 40 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %d_1" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 41 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dense_biases_addr = getelementptr i7 %dense_biases, i64 0, i64 %zext_ln13" [CNN_Optimal/src/dense.cpp:15]   --->   Operation 42 'getelementptr' 'dense_biases_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%sum = load i4 %dense_biases_addr" [CNN_Optimal/src/dense.cpp:15]   --->   Operation 43 'load' 'sum' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_2 : Operation 44 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_0_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %dense_to_softmax_streams_0" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 44 'read' 'dense_to_softmax_streams_0_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>
ST_2 : Operation 45 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_1_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %dense_to_softmax_streams_1" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 45 'read' 'dense_to_softmax_streams_1_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>
ST_2 : Operation 46 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_2_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %dense_to_softmax_streams_2" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 46 'read' 'dense_to_softmax_streams_2_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>
ST_2 : Operation 47 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_3_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %dense_to_softmax_streams_3" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 47 'read' 'dense_to_softmax_streams_3_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>

State 3 <SV = 2> <Delay = 6.45>
ST_3 : Operation 48 [1/2] (2.32ns)   --->   "%sum = load i4 %dense_biases_addr" [CNN_Optimal/src/dense.cpp:15]   --->   Operation 48 'load' 'sum' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sum_cast = sext i7 %sum" [CNN_Optimal/src/dense.cpp:15]   --->   Operation 49 'sext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_1 = add i24 %dense_to_softmax_streams_3_read, i24 %sum_cast" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 50 'add' 'add_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln19_2 = add i24 %add_ln19_1, i24 %dense_to_softmax_streams_0_read" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 51 'add' 'add_ln19_2' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.45>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i24 %dense_to_softmax_streams_2_read, i24 %dense_to_softmax_streams_1_read" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 52 'add' 'add_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%sum_1 = add i24 %add_ln19_2, i24 %add_ln19" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 53 'add' 'sum_1' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum_1, i32 23" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 54 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.31ns)   --->   "%sub_ln22 = sub i24 0, i24 %sum_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 55 'sub' 'sub_ln22' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.02>
ST_5 : Operation 56 [1/1] (2.31ns)   --->   "%icmp_ln22 = icmp_eq  i24 %sum_1, i24 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 56 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.69ns)   --->   "%select_ln22 = select i1 %tmp_3, i24 %sub_ln22, i24 %sum_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 57 'select' 'select_ln22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @llvm.part.select.i24, i24 %select_ln22, i32 23, i32 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %tmp" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 59 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i25 %tmp_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 60 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = cttz i32 @llvm.cttz.i32, i32 %sext_ln22, i1 1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 61 'cttz' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %tmp_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 62 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.55ns)   --->   "%sub_ln22_1 = sub i32 24, i32 %tmp_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 63 'sub' 'sub_ln22_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i32 %sub_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 64 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.78ns)   --->   "%sub_ln22_7 = sub i5 17, i5 %trunc_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 65 'sub' 'sub_ln22_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln22 = add i32 %sub_ln22_1, i32 4294967272" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 66 'add' 'add_ln22' <Predicate = (!icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln22, i32 1, i32 31" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 67 'partselect' 'tmp_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.52ns)   --->   "%icmp_ln22_1 = icmp_sgt  i31 %tmp_4, i31 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 68 'icmp' 'icmp_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i5 %sub_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 69 'zext' 'zext_ln22_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.66ns)   --->   "%lshr_ln22_2 = lshr i24 16777215, i24 %zext_ln22_5" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 70 'lshr' 'lshr_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln22_2)   --->   "%and_ln22_4 = and i24 %select_ln22, i24 %lshr_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 71 'and' 'and_ln22_4' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (2.31ns) (out node of the LUT)   --->   "%icmp_ln22_2 = icmp_ne  i24 %and_ln22_4, i24 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 72 'icmp' 'icmp_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln22 = and i1 %icmp_ln22_1, i1 %icmp_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 73 'and' 'and_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln22, i32 31" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 74 'bitselect' 'tmp_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln22_2 = xor i1 %tmp_7, i1 1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 75 'xor' 'xor_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i32 %add_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 76 'trunc' 'trunc_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%bit_select30_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %select_ln22, i24 %trunc_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 77 'bitselect' 'bit_select30_i_i' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln22_1 = and i1 %bit_select30_i_i, i1 %xor_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 78 'and' 'and_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln22 = or i1 %and_ln22_1, i1 %and_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 79 'or' 'or_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 80 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln22)> <Delay = 0.97>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i24 %select_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 81 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%icmp_ln22_3 = icmp_sgt  i32 %add_ln22, i32 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 82 'icmp' 'icmp_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln22_1 = add i32 %sub_ln22_1, i32 4294967271" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 83 'add' 'add_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i32 %add_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 84 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (4.42ns)   --->   "%lshr_ln22 = lshr i64 %zext_ln22, i64 %zext_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 85 'lshr' 'lshr_ln22' <Predicate = (!icmp_ln22)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.55ns)   --->   "%sub_ln22_2 = sub i32 25, i32 %sub_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 86 'sub' 'sub_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i32 %sub_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 87 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (4.42ns)   --->   "%shl_ln22 = shl i64 %zext_ln22, i64 %zext_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 88 'shl' 'shl_ln22' <Predicate = (!icmp_ln22)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_2)   --->   "%select_ln22_1 = select i1 %icmp_ln22_3, i64 %lshr_ln22, i64 %shl_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 89 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_2)   --->   "%zext_ln22_3 = zext i2 %or_ln" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 90 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln22_2 = add i64 %select_ln22_1, i64 %zext_ln22_3" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 91 'add' 'add_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln22_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln22_2, i32 1, i32 63" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 92 'partselect' 'lshr_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln22_2, i32 25" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 93 'bitselect' 'tmp_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.61>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln22_8 = zext i63 %lshr_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 94 'zext' 'zext_ln22_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.24ns)   --->   "%select_ln22_6 = select i1 %tmp_8, i8 127, i8 126" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 95 'select' 'select_ln22_6' <Predicate = (!icmp_ln22)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln22_6 = sub i8 16, i8 %trunc_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 96 'sub' 'sub_ln22_6' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln22_3 = add i8 %sub_ln22_6, i8 %select_ln22_6" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 97 'add' 'add_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_3, i8 %add_ln22_3" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 98 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln22_8, i9 %tmp_5, i32 23, i32 31" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 99 'partset' 'pi_assign' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%LD = trunc i64 %pi_assign" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 100 'trunc' 'LD' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln766 = bitcast i32 %LD" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 101 'bitcast' 'bitcast_ln766' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln22_7 = select i1 %icmp_ln22, i32 0, i32 %bitcast_ln766" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 102 'select' 'select_ln22_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 103 [10/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 103 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 104 [9/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 104 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 105 [8/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 105 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 106 [7/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 106 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 107 [6/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 107 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 108 [5/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 108 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 109 [4/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 109 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 110 [3/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 110 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.14>
ST_17 : Operation 111 [2/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 111 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.14>
ST_18 : Operation 112 [1/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 112 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.43>
ST_19 : Operation 113 [2/2] (4.43ns)   --->   "%pf = fpext i32 %tmp_6" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 113 'fpext' 'pf' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.43>
ST_20 : Operation 114 [1/2] (4.43ns)   --->   "%pf = fpext i32 %tmp_6" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 114 'fpext' 'pf' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 115 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = trunc i64 %bitcast_ln724" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 116 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 117 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 118 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = trunc i64 %bitcast_ln724" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 119 'trunc' 'trunc_ln22_4' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 4.18>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i11 %tmp_s" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 120 'zext' 'zext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln22_5_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln22_4" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 121 'bitconcatenate' 'zext_ln22_5_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln22_9 = zext i53 %zext_ln22_5_cast" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 122 'zext' 'zext_ln22_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (3.23ns)   --->   "%sub_ln22_3 = sub i54 0, i54 %zext_ln22_9" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 123 'sub' 'sub_ln22_3' <Predicate = (tmp_9)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [1/1] (0.94ns)   --->   "%select_ln22_2 = select i1 %tmp_9, i54 %sub_ln22_3, i54 %zext_ln22_9" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 124 'select' 'select_ln22_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 125 [1/1] (3.49ns)   --->   "%icmp_ln22_4 = icmp_eq  i63 %trunc_ln22_3, i63 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 125 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 126 [1/1] (1.54ns)   --->   "%sub_ln22_4 = sub i12 1075, i12 %zext_ln22_4" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 126 'sub' 'sub_ln22_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = trunc i12 %sub_ln22_4" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 127 'trunc' 'trunc_ln22_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (1.54ns)   --->   "%icmp_ln22_5 = icmp_sgt  i12 %sub_ln22_4, i12 8" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 128 'icmp' 'icmp_ln22_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln22_4 = add i11 %trunc_ln22_5, i11 2040" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 129 'add' 'add_ln22_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/1] (1.63ns)   --->   "%sub_ln22_5 = sub i11 8, i11 %trunc_ln22_5" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 130 'sub' 'sub_ln22_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (0.69ns)   --->   "%select_ln22_3 = select i1 %icmp_ln22_5, i11 %add_ln22_4, i11 %sub_ln22_5" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 131 'select' 'select_ln22_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 132 [1/1] (1.54ns)   --->   "%icmp_ln22_6 = icmp_eq  i12 %sub_ln22_4, i12 8" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 132 'icmp' 'icmp_ln22_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = trunc i54 %select_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 133 'trunc' 'trunc_ln22_6' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.17>
ST_22 : Operation 134 [1/1] (1.63ns)   --->   "%icmp_ln22_7 = icmp_ult  i11 %select_ln22_3, i11 54" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 134 'icmp' 'icmp_ln22_7' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i11 %select_ln22_3" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 135 'zext' 'zext_ln22_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (4.61ns)   --->   "%ashr_ln22 = ashr i54 %select_ln22_2, i54 %zext_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 136 'ashr' 'ashr_ln22' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_10)   --->   "%trunc_ln22_7 = trunc i54 %ashr_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 137 'trunc' 'trunc_ln22_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_10)   --->   "%bitcast_ln724_1 = bitcast i32 %tmp_6" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 138 'bitcast' 'bitcast_ln724_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_10)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_1, i32 31" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 139 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_10)   --->   "%select_ln22_11 = select i1 %tmp_10, i24 16777215, i24 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 140 'select' 'select_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_10)   --->   "%select_ln22_4 = select i1 %icmp_ln22_7, i24 %trunc_ln22_7, i24 %select_ln22_11" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 141 'select' 'select_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 142 [1/1] (1.63ns)   --->   "%icmp_ln22_8 = icmp_ult  i11 %select_ln22_3, i11 24" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 142 'icmp' 'icmp_ln22_8' <Predicate = (!icmp_ln22_4)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%select_ln22_3cast = zext i11 %select_ln22_3" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 143 'zext' 'select_ln22_3cast' <Predicate = (!icmp_ln22_4)> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (4.20ns)   --->   "%shl_ln22_1 = shl i24 %trunc_ln22_6, i24 %select_ln22_3cast" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 144 'shl' 'shl_ln22_1' <Predicate = (!icmp_ln22_4)> <Delay = 4.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_9)   --->   "%select_ln22_5 = select i1 %icmp_ln22_8, i24 %shl_ln22_1, i24 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 145 'select' 'select_ln22_5' <Predicate = (!icmp_ln22_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_9)   --->   "%select_ln22_8 = select i1 %icmp_ln22_4, i24 0, i24 %select_ln22_5" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 146 'select' 'select_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_9)   --->   "%xor_ln22 = xor i1 %icmp_ln22_4, i1 1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 147 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_9)   --->   "%and_ln22_2 = and i1 %icmp_ln22_6, i1 %xor_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 148 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln22_9 = select i1 %and_ln22_2, i24 %trunc_ln22_6, i24 %select_ln22_8" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 149 'select' 'select_ln22_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_3)   --->   "%or_ln22_1 = or i1 %icmp_ln22_4, i1 %icmp_ln22_6" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 150 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_3)   --->   "%xor_ln22_1 = xor i1 %or_ln22_1, i1 1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 151 'xor' 'xor_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22_3 = and i1 %icmp_ln22_5, i1 %xor_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 152 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln22_10 = select i1 %and_ln22_3, i24 %select_ln22_4, i24 %select_ln22_9" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 153 'select' 'select_ln22_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%p_load21 = load i24 %empty"   --->   Operation 163 'load' 'p_load21' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load21"   --->   Operation 164 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 165 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 3.90>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 154 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 155 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 156 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 157 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr i24 %prediction, i64 0, i64 %zext_ln13" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 158 'getelementptr' 'prediction_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln22 = store i24 %select_ln22_10, i4 %prediction_addr" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 159 'store' 'store_ln22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_23 : Operation 160 [1/1] (2.31ns)   --->   "%add_ln22_5 = add i24 %select_ln22_10, i24 %p_load" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 160 'add' 'add_ln22_5' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln22 = store i24 %add_ln22_5, i24 %empty" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 161 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln13 = br void %dense_soft_max_for_filters" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 162 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', CNN_Optimal/src/dense.cpp:13) of constant 0 on local variable 'd', CNN_Optimal/src/dense.cpp:13 [15]  (1.588 ns)
	'load' operation 4 bit ('d', CNN_Optimal/src/dense.cpp:13) on local variable 'd', CNN_Optimal/src/dense.cpp:13 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', CNN_Optimal/src/dense.cpp:13) [20]  (1.735 ns)
	'store' operation 0 bit ('store_ln13', CNN_Optimal/src/dense.cpp:13) of variable 'add_ln13', CNN_Optimal/src/dense.cpp:13 on local variable 'd', CNN_Optimal/src/dense.cpp:13 [133]  (1.588 ns)

 <State 2>: 3.612ns
The critical path consists of the following:
	fifo read operation ('dense_to_softmax_streams_0_read', CNN_Optimal/src/dense.cpp:19) on port 'dense_to_softmax_streams_0' (CNN_Optimal/src/dense.cpp:19) [32]  (3.612 ns)

 <State 3>: 6.459ns
The critical path consists of the following:
	'load' operation 7 bit ('sum', CNN_Optimal/src/dense.cpp:15) on array 'dense_biases' [30]  (2.322 ns)
	'add' operation 24 bit ('add_ln19_1', CNN_Optimal/src/dense.cpp:19) [37]  (0.000 ns)
	'add' operation 24 bit ('add_ln19_2', CNN_Optimal/src/dense.cpp:19) [38]  (4.137 ns)

 <State 4>: 6.452ns
The critical path consists of the following:
	'add' operation 24 bit ('add_ln19', CNN_Optimal/src/dense.cpp:19) [36]  (0.000 ns)
	'add' operation 24 bit ('sum', CNN_Optimal/src/dense.cpp:19) [39]  (4.137 ns)
	'sub' operation 24 bit ('sub_ln22', CNN_Optimal/src/dense.cpp:22) [42]  (2.314 ns)

 <State 5>: 5.026ns
The critical path consists of the following:
	'select' operation 24 bit ('select_ln22', CNN_Optimal/src/dense.cpp:22) [43]  (0.694 ns)
	'cttz' operation 32 bit ('tmp_2', CNN_Optimal/src/dense.cpp:22) [47]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln22_1', CNN_Optimal/src/dense.cpp:22) [49]  (2.552 ns)
	'sub' operation 5 bit ('sub_ln22_7', CNN_Optimal/src/dense.cpp:22) [54]  (1.780 ns)

 <State 6>: 6.972ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln22_1', CNN_Optimal/src/dense.cpp:22) [69]  (2.552 ns)
	'lshr' operation 64 bit ('lshr_ln22', CNN_Optimal/src/dense.cpp:22) [71]  (4.420 ns)

 <State 7>: 3.520ns
The critical path consists of the following:
	'select' operation 64 bit ('select_ln22_1', CNN_Optimal/src/dense.cpp:22) [75]  (0.000 ns)
	'add' operation 64 bit ('add_ln22_2', CNN_Optimal/src/dense.cpp:22) [77]  (3.520 ns)

 <State 8>: 5.615ns
The critical path consists of the following:
	'select' operation 8 bit ('select_ln22_6', CNN_Optimal/src/dense.cpp:22) [81]  (1.248 ns)
	'add' operation 8 bit ('add_ln22_3', CNN_Optimal/src/dense.cpp:22) [83]  (3.669 ns)
	'select' operation 32 bit ('select_ln22_7', CNN_Optimal/src/dense.cpp:22) [88]  (0.698 ns)

 <State 9>: 7.141ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp_6', CNN_Optimal/src/dense.cpp:22) [89]  (7.141 ns)

 <State 10>: 7.141ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp_6', CNN_Optimal/src/dense.cpp:22) [89]  (7.141 ns)

 <State 11>: 7.141ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp_6', CNN_Optimal/src/dense.cpp:22) [89]  (7.141 ns)

 <State 12>: 7.141ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp_6', CNN_Optimal/src/dense.cpp:22) [89]  (7.141 ns)

 <State 13>: 7.141ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp_6', CNN_Optimal/src/dense.cpp:22) [89]  (7.141 ns)

 <State 14>: 7.141ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp_6', CNN_Optimal/src/dense.cpp:22) [89]  (7.141 ns)

 <State 15>: 7.141ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp_6', CNN_Optimal/src/dense.cpp:22) [89]  (7.141 ns)

 <State 16>: 7.141ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp_6', CNN_Optimal/src/dense.cpp:22) [89]  (7.141 ns)

 <State 17>: 7.141ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp_6', CNN_Optimal/src/dense.cpp:22) [89]  (7.141 ns)

 <State 18>: 7.141ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp_6', CNN_Optimal/src/dense.cpp:22) [89]  (7.141 ns)

 <State 19>: 4.436ns
The critical path consists of the following:
	'fpext' operation 64 bit ('pf', CNN_Optimal/src/dense.cpp:22) [90]  (4.436 ns)

 <State 20>: 4.436ns
The critical path consists of the following:
	'fpext' operation 64 bit ('pf', CNN_Optimal/src/dense.cpp:22) [90]  (4.436 ns)

 <State 21>: 4.185ns
The critical path consists of the following:
	'sub' operation 54 bit ('sub_ln22_3', CNN_Optimal/src/dense.cpp:22) [99]  (3.236 ns)
	'select' operation 54 bit ('select_ln22_2', CNN_Optimal/src/dense.cpp:22) [100]  (0.948 ns)

 <State 22>: 6.175ns
The critical path consists of the following:
	'shl' operation 24 bit ('shl_ln22_1', CNN_Optimal/src/dense.cpp:22) [120]  (4.204 ns)
	'select' operation 24 bit ('select_ln22_5', CNN_Optimal/src/dense.cpp:22) [121]  (0.000 ns)
	'select' operation 24 bit ('select_ln22_8', CNN_Optimal/src/dense.cpp:22) [122]  (0.000 ns)
	'select' operation 24 bit ('select_ln22_9', CNN_Optimal/src/dense.cpp:22) [125]  (0.978 ns)
	'select' operation 24 bit ('select_ln22_10', CNN_Optimal/src/dense.cpp:22) [129]  (0.993 ns)

 <State 23>: 3.902ns
The critical path consists of the following:
	'load' operation 24 bit ('p_load', CNN_Optimal/src/dense.cpp:22) on local variable 'empty' [24]  (0.000 ns)
	'add' operation 24 bit ('add_ln22_5', CNN_Optimal/src/dense.cpp:22) [132]  (2.314 ns)
	'store' operation 0 bit ('store_ln22', CNN_Optimal/src/dense.cpp:22) of variable 'add_ln22_5', CNN_Optimal/src/dense.cpp:22 on local variable 'empty' [134]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
