// Generated by CIRCT firtool-1.108.0
module AddressDecoder(	// @[src/main/scala/memctrl/AddressDecoder.scala:12:7]
  input  [31:0] io_addr,	// @[src/main/scala/memctrl/AddressDecoder.scala:13:14]
  output [2:0]  io_bankIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:13:14]
  output        io_rankIndex	// @[src/main/scala/memctrl/AddressDecoder.scala:13:14]
);

  assign io_bankIndex = io_addr[2:0];	// @[src/main/scala/memctrl/AddressDecoder.scala:12:7, :22:26]
  assign io_rankIndex = io_addr[3];	// @[src/main/scala/memctrl/AddressDecoder.scala:12:7, :23:26]
endmodule


// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
// VCS coverage exclude_file
module ram_256x100(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [99:0] R0_data,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [99:0] W0_data
);

  reg [99:0] Memory[0:255];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[7:0]] = _RANDOM_MEM[99:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 100'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue256_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [99:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x100 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[99:68];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[35];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[34];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[33];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module MultiRankCmdQueue(	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
                reset,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_enq_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_0_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_1_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_1_bits_request_id	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
);

  wire _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  wire _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  wire _addrDec_io_rankIndex;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23]
    .io_addr      (io_enq_bits_addr),
    .io_bankIndex (/* unused */),
    .io_rankIndex (_addrDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23]
  Queue256_PhysicalMemoryCommand queues_0 (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (~_addrDec_io_rankIndex & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23, :36:20, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_data       (io_deq_0_bits_data),
    .io_deq_bits_cs         (io_deq_0_bits_cs),
    .io_deq_bits_ras        (io_deq_0_bits_ras),
    .io_deq_bits_cas        (io_deq_0_bits_cas),
    .io_deq_bits_we         (io_deq_0_bits_we),
    .io_deq_bits_request_id (io_deq_0_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  Queue256_PhysicalMemoryCommand queues_1 (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_addrDec_io_rankIndex & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23, :36:20, :41:27, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_data       (io_deq_1_bits_data),
    .io_deq_bits_cs         (io_deq_1_bits_cs),
    .io_deq_bits_ras        (io_deq_1_bits_ras),
    .io_deq_bits_cas        (io_deq_1_bits_cas),
    .io_deq_bits_we         (io_deq_1_bits_we),
    .io_deq_bits_request_id (io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  assign io_enq_ready =
    ~_addrDec_io_rankIndex & _queues_0_io_enq_ready | _addrDec_io_rankIndex
    & _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7, :19:23, :25:11, :41:18, :47:78, :48:15]
endmodule

module MultiBankCmdQueue(	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_enq_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_0_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_1_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_1_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_2_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_2_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_2_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_2_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_2_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_3_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_3_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_3_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_3_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_3_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_4_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_4_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_4_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_4_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_4_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_5_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_5_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_5_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_5_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_5_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_6_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_6_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_6_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_6_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_6_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_7_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_7_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_7_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_7_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_7_bits_request_id	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
);

  wire       _queues_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire [2:0] _addrDec_io_bankIndex;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23]
  wire       _io_enq_ready_T = _addrDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_2 = _addrDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_4 = _addrDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_6 = _addrDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_8 = _addrDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_10 = _addrDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_12 = _addrDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23]
    .io_addr      (io_enq_bits_addr),
    .io_bankIndex (_addrDec_io_bankIndex),
    .io_rankIndex (/* unused */)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23]
  Queue256_PhysicalMemoryCommand queues_0 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_data       (io_deq_0_bits_data),
    .io_deq_bits_cs         (io_deq_0_bits_cs),
    .io_deq_bits_ras        (io_deq_0_bits_ras),
    .io_deq_bits_cas        (io_deq_0_bits_cas),
    .io_deq_bits_we         (io_deq_0_bits_we),
    .io_deq_bits_request_id (io_deq_0_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_1 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_2 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_data       (io_deq_1_bits_data),
    .io_deq_bits_cs         (io_deq_1_bits_cs),
    .io_deq_bits_ras        (io_deq_1_bits_ras),
    .io_deq_bits_cas        (io_deq_1_bits_cas),
    .io_deq_bits_we         (io_deq_1_bits_we),
    .io_deq_bits_request_id (io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_2 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_2_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_4 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_2_ready),
    .io_deq_valid           (io_deq_2_valid),
    .io_deq_bits_addr       (io_deq_2_bits_addr),
    .io_deq_bits_data       (io_deq_2_bits_data),
    .io_deq_bits_cs         (io_deq_2_bits_cs),
    .io_deq_bits_ras        (io_deq_2_bits_ras),
    .io_deq_bits_cas        (io_deq_2_bits_cas),
    .io_deq_bits_we         (io_deq_2_bits_we),
    .io_deq_bits_request_id (io_deq_2_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_3 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_3_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_6 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_3_ready),
    .io_deq_valid           (io_deq_3_valid),
    .io_deq_bits_addr       (io_deq_3_bits_addr),
    .io_deq_bits_data       (io_deq_3_bits_data),
    .io_deq_bits_cs         (io_deq_3_bits_cs),
    .io_deq_bits_ras        (io_deq_3_bits_ras),
    .io_deq_bits_cas        (io_deq_3_bits_cas),
    .io_deq_bits_we         (io_deq_3_bits_we),
    .io_deq_bits_request_id (io_deq_3_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_4 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_4_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_8 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_4_ready),
    .io_deq_valid           (io_deq_4_valid),
    .io_deq_bits_addr       (io_deq_4_bits_addr),
    .io_deq_bits_data       (io_deq_4_bits_data),
    .io_deq_bits_cs         (io_deq_4_bits_cs),
    .io_deq_bits_ras        (io_deq_4_bits_ras),
    .io_deq_bits_cas        (io_deq_4_bits_cas),
    .io_deq_bits_we         (io_deq_4_bits_we),
    .io_deq_bits_request_id (io_deq_4_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_5 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_5_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_10 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_5_ready),
    .io_deq_valid           (io_deq_5_valid),
    .io_deq_bits_addr       (io_deq_5_bits_addr),
    .io_deq_bits_data       (io_deq_5_bits_data),
    .io_deq_bits_cs         (io_deq_5_bits_cs),
    .io_deq_bits_ras        (io_deq_5_bits_ras),
    .io_deq_bits_cas        (io_deq_5_bits_cas),
    .io_deq_bits_we         (io_deq_5_bits_we),
    .io_deq_bits_request_id (io_deq_5_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_6 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_6_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_12 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_6_ready),
    .io_deq_valid           (io_deq_6_valid),
    .io_deq_bits_addr       (io_deq_6_bits_addr),
    .io_deq_bits_data       (io_deq_6_bits_data),
    .io_deq_bits_cs         (io_deq_6_bits_cs),
    .io_deq_bits_ras        (io_deq_6_bits_ras),
    .io_deq_bits_cas        (io_deq_6_bits_cas),
    .io_deq_bits_we         (io_deq_6_bits_we),
    .io_deq_bits_request_id (io_deq_6_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_7 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_7_io_enq_ready),
    .io_enq_valid           ((&_addrDec_io_bankIndex) & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_7_ready),
    .io_deq_valid           (io_deq_7_valid),
    .io_deq_bits_addr       (io_deq_7_bits_addr),
    .io_deq_bits_data       (io_deq_7_bits_data),
    .io_deq_bits_cs         (io_deq_7_bits_cs),
    .io_deq_bits_ras        (io_deq_7_bits_ras),
    .io_deq_bits_cas        (io_deq_7_bits_cas),
    .io_deq_bits_we         (io_deq_7_bits_we),
    .io_deq_bits_request_id (io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  assign io_enq_ready =
    _io_enq_ready_T & _queues_0_io_enq_ready | _io_enq_ready_T_2 & _queues_1_io_enq_ready
    | _io_enq_ready_T_4 & _queues_2_io_enq_ready | _io_enq_ready_T_6
    & _queues_3_io_enq_ready | _io_enq_ready_T_8 & _queues_4_io_enq_ready
    | _io_enq_ready_T_10 & _queues_5_io_enq_ready | _io_enq_ready_T_12
    & _queues_6_io_enq_ready | (&_addrDec_io_bankIndex) & _queues_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7, :20:23, :26:11, :39:18, :45:78, :46:15]
endmodule

module BankPerformanceStatistics(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

// VCS coverage exclude_file
module mem_2097152x32(	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  input  [20:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [20:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:2097151];	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  always @(posedge W0_clk) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    if (W0_en & 1'h1)	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    reg [31:0] _RANDOM_MEM;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
        for (logic [21:0] i = 22'h0; i < 22'h200000; i += 22'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
          Memory[i[20:0]] = _RANDOM_MEM;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
endmodule


// Users can define 'PRINTF_FD' to add a specified fd to prints.
`ifndef PRINTF_FD_
  `ifdef PRINTF_FD
    `define PRINTF_FD_ (`PRINTF_FD)
  `else  // PRINTF_FD
    `define PRINTF_FD_ 32'h80000002
  `endif // PRINTF_FD
`endif // not def PRINTF_FD_

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module DRAMBank(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 1'h0, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 1'h0,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 1'h0,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_1(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_1(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 1'h1, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 1'h1,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 1'h1,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_1 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_2(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_2(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 2'h2,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 2'h2, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 2'h2,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 2'h2,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_2 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_3(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_3(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 2'h3,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 2'h3, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 2'h3,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 2'h3,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_3 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_4(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_4(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 3'h4,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 3'h4, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 3'h4,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 3'h4,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_4 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_5(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_5(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 3'h5,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 3'h5, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 3'h5,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 3'h5,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_5 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_6(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_6(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 3'h6,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 3'h6, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 3'h6,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 3'h6,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_6 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_7(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_7(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 3'h7,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 3'h7, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 3'h7,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 3'h7,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_7 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

// VCS coverage exclude_file
module ram_256x96(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [95:0] R0_data,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [95:0] W0_data
);

  reg [95:0] Memory[0:255];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[7:0]] = _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 96'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue256_BankMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [95:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x96 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data, io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module RRArbiter(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [2:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_2 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_2 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_2 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_2 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_2 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_2 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_2 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [2:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 3'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 3'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 3'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 3'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 =
    ctrl_validMask_grantMask_lastGrant[2:1] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ~(ctrl_validMask_grantMask_lastGrant[2]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_8 = _ctrl_T_7 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_9 = _ctrl_T_8 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_10 = _ctrl_T_9 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_11 = _ctrl_T_10 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_12 = _ctrl_T_11 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 3'h1
      : ctrl_validMask_2
          ? 3'h2
          : ctrl_validMask_3
              ? 3'h3
              : ctrl_validMask_4
                  ? 3'h4
                  : ctrl_validMask_5
                      ? 3'h5
                      : ctrl_validMask_6
                          ? 3'h6
                          : ctrl_validMask_7
                              ? 3'h7
                              : io_in_0_valid
                                  ? 3'h0
                                  : io_in_1_valid
                                      ? 3'h1
                                      : io_in_2_valid
                                          ? 3'h2
                                          : io_in_3_valid
                                              ? 3'h3
                                              : io_in_4_valid
                                                  ? 3'h4
                                                  : io_in_5_valid
                                                      ? 3'h5
                                                      : {2'h3, ~io_in_6_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_6 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_7) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_8) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_9) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ~(ctrl_validMask_grantMask_lastGrant[2]) | ~_ctrl_T_10) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_11) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_12) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~(_ctrl_T_12 | io_in_6_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module Rank(	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_2_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_3_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_4_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_5_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_6_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_7_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/Rank.scala:70:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:70:13]
      if ((`PRINTF_COND_) & _GEN & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h0,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_0_io_phyResp_bits_request_id, _banks_0_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_0 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h1,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_1_io_phyResp_bits_request_id, _banks_1_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_1 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h2,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_2_io_phyResp_bits_request_id, _banks_2_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h3,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_3_io_phyResp_bits_request_id, _banks_3_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_3 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h4,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_4_io_phyResp_bits_request_id, _banks_4_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_4 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h5,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_5_io_phyResp_bits_request_id, _banks_5_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_5 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h6,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_6_io_phyResp_bits_request_id, _banks_6_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_6 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h7,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_7_io_phyResp_bits_request_id, _banks_7_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    if (reset)	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    else if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:67:25, :69:20]
      lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :69:20]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :18:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MultiBankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id),
    .io_deq_2_ready           (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_2_valid           (_cmdDemux_io_deq_2_valid),
    .io_deq_2_bits_addr       (_cmdDemux_io_deq_2_bits_addr),
    .io_deq_2_bits_data       (_cmdDemux_io_deq_2_bits_data),
    .io_deq_2_bits_cs         (_cmdDemux_io_deq_2_bits_cs),
    .io_deq_2_bits_ras        (_cmdDemux_io_deq_2_bits_ras),
    .io_deq_2_bits_cas        (_cmdDemux_io_deq_2_bits_cas),
    .io_deq_2_bits_we         (_cmdDemux_io_deq_2_bits_we),
    .io_deq_2_bits_request_id (_cmdDemux_io_deq_2_bits_request_id),
    .io_deq_3_ready           (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_3_valid           (_cmdDemux_io_deq_3_valid),
    .io_deq_3_bits_addr       (_cmdDemux_io_deq_3_bits_addr),
    .io_deq_3_bits_data       (_cmdDemux_io_deq_3_bits_data),
    .io_deq_3_bits_cs         (_cmdDemux_io_deq_3_bits_cs),
    .io_deq_3_bits_ras        (_cmdDemux_io_deq_3_bits_ras),
    .io_deq_3_bits_cas        (_cmdDemux_io_deq_3_bits_cas),
    .io_deq_3_bits_we         (_cmdDemux_io_deq_3_bits_we),
    .io_deq_3_bits_request_id (_cmdDemux_io_deq_3_bits_request_id),
    .io_deq_4_ready           (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_4_valid           (_cmdDemux_io_deq_4_valid),
    .io_deq_4_bits_addr       (_cmdDemux_io_deq_4_bits_addr),
    .io_deq_4_bits_data       (_cmdDemux_io_deq_4_bits_data),
    .io_deq_4_bits_cs         (_cmdDemux_io_deq_4_bits_cs),
    .io_deq_4_bits_ras        (_cmdDemux_io_deq_4_bits_ras),
    .io_deq_4_bits_cas        (_cmdDemux_io_deq_4_bits_cas),
    .io_deq_4_bits_we         (_cmdDemux_io_deq_4_bits_we),
    .io_deq_4_bits_request_id (_cmdDemux_io_deq_4_bits_request_id),
    .io_deq_5_ready           (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_5_valid           (_cmdDemux_io_deq_5_valid),
    .io_deq_5_bits_addr       (_cmdDemux_io_deq_5_bits_addr),
    .io_deq_5_bits_data       (_cmdDemux_io_deq_5_bits_data),
    .io_deq_5_bits_cs         (_cmdDemux_io_deq_5_bits_cs),
    .io_deq_5_bits_ras        (_cmdDemux_io_deq_5_bits_ras),
    .io_deq_5_bits_cas        (_cmdDemux_io_deq_5_bits_cas),
    .io_deq_5_bits_we         (_cmdDemux_io_deq_5_bits_we),
    .io_deq_5_bits_request_id (_cmdDemux_io_deq_5_bits_request_id),
    .io_deq_6_ready           (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_6_valid           (_cmdDemux_io_deq_6_valid),
    .io_deq_6_bits_addr       (_cmdDemux_io_deq_6_bits_addr),
    .io_deq_6_bits_data       (_cmdDemux_io_deq_6_bits_data),
    .io_deq_6_bits_cs         (_cmdDemux_io_deq_6_bits_cs),
    .io_deq_6_bits_ras        (_cmdDemux_io_deq_6_bits_ras),
    .io_deq_6_bits_cas        (_cmdDemux_io_deq_6_bits_cas),
    .io_deq_6_bits_we         (_cmdDemux_io_deq_6_bits_we),
    .io_deq_6_bits_request_id (_cmdDemux_io_deq_6_bits_request_id),
    .io_deq_7_ready           (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_7_valid           (_cmdDemux_io_deq_7_valid),
    .io_deq_7_bits_addr       (_cmdDemux_io_deq_7_bits_addr),
    .io_deq_7_bits_data       (_cmdDemux_io_deq_7_bits_data),
    .io_deq_7_bits_cs         (_cmdDemux_io_deq_7_bits_cs),
    .io_deq_7_bits_ras        (_cmdDemux_io_deq_7_bits_ras),
    .io_deq_7_bits_cas        (_cmdDemux_io_deq_7_bits_cas),
    .io_deq_7_bits_we         (_cmdDemux_io_deq_7_bits_we),
    .io_deq_7_bits_request_id (_cmdDemux_io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  DRAMBank banks_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_0_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_1 banks_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_1_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_2 banks_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_2_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_2_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_3 banks_3 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_3_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_3_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_4 banks_4 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_4_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_4_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_5 banks_5 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_5_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_5_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_6 banks_6 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_6_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_6_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_7 banks_7 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_7_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_7_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  Queue256_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
endmodule

module BankPerformanceStatistics_8(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_8(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 1'h0, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 1'h0,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 1'h0,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_8 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_9(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_9(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 1'h1, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 1'h1,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 1'h1,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_9 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_10(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_10(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 2'h2,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 2'h2, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 2'h2,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 2'h2,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_10 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_11(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_11(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 2'h3,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 2'h3, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 2'h3,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 2'h3,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_11 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_12(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_12(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 3'h4,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 3'h4, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 3'h4,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 3'h4,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_12 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_13(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_13(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 3'h5,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 3'h5, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 3'h5,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 3'h5,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_13 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_14(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_14(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 3'h6,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 3'h6, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 3'h6,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 3'h6,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_14 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module BankPerformanceStatistics_15(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:80:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29, :89:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7, :88:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:88:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:98:32]
endmodule

module DRAMBank_15(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :66:15, :72:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :65:15, :74:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :68:15, :72:{26,35,44}, :111:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :74:{26,36,46}, :116:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :67:15, :72:26, :77:{35,44}, :121:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :72:{35,44}, :111:{24,43}, :116:{30,49}, :121:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30, :55:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30, :55:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :55:{19,28}, :58:48, :68:15, :72:26, :81:{35,45}, :133:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :58:48, :72:26, :78:{35,45}, :141:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:55:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :55:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :55:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :55:{19,28}, :143:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:55:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :55:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :55:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :55:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :79:{26,36,45}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :162:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :84:28, :162:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :161:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :34:30, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :43:30, :47:26, :55:{19,28}, :58:48, :65:15, :67:15, :68:15, :80:{26,36,45}, :177:{19,32,50}, :178:{52,96}, :179:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16, :72:{35,44}, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:{30,49}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :180:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :34:30, :51:16, :62:24, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :197:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :111:43, :195:27, :197:{26,35}, :198:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :58:34, :59:24, :77:{35,44}, :78:{35,45}, :79:{26,36,45}, :80:{26,36,45}, :81:{35,45}, :89:17, :111:43, :116:49, :121:{34,48}, :133:{23,41,81}, :134:11, :137:25, :141:{30,49}, :143:{47,90}, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :164:26, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :195:27, :197:35, :198:25, :201:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :218:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :111:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:111:43, :116:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :116:49, :121:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :121:48, :133:{23,41,81}, :134:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :134:11, :141:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34, :89:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastCyc=%d\n",
                3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :94:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :89:17, :94:15, :111:{24,43}, :112:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_ENTER CMD\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :112:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:94:15, :111:43, :116:{30,49}, :117:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: Received SREF_EXIT CMD\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :117:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:77:{35,44}, :94:15, :116:49, :121:{34,48}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: BEGIN REFRESH - %d cycles\n", 3'h7,
                cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{35,45}, :94:15, :121:48, :133:{23,41,81}, :134:11, :138:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: PRECHARGE issued\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :138:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,45}, :94:15, :134:11, :141:{30,49}, :143:{47,90}, :150:19]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ACTIVATE row=%d\n", 3'h7, cycleCounter,
                pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :83:28, :150:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :166:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: READ  row=%d col=%d data=0x%x\n", 3'h7,
                cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :51:16, :84:28, :166:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{26,36,45}, :80:{26,36,45}, :94:15, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11, :185:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: WRITE row=%d col=%d data=0x%x\n", 3'h7,
                cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :28:29, :48:26, :84:28, :185:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :195:27, :197:{26,35}, :202:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: REFRESH complete\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :202:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:89:17, :94:15, :206:23, :207:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:207:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :215:28, :218:{30,39}, :220:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: ENTER SELF-REFRESH complete\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :220:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :89:17, :94:15, :218:30, :230:28, :234:35, :237:17]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: AUTO REFRESH in SREF\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :237:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :94:15, :248:{12,25}, :249:15]
        $fwrite(`PRINTF_FD_, "[Bank %d] Cycle %d: EXIT SELF-REFRESH complete\n", 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :249:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :72:{35,44}, :77:{35,44}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :134:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26, :78:{35,45}, :141:{30,49}, :143:{47,90}, :144:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :72:{35,44}, :77:{35,44}, :81:{35,45}, :111:{24,43}, :116:{30,49}, :121:{34,48}, :133:{23,41,81}, :134:11, :141:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :47:26, :48:26, :58:34, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :143:90, :144:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:47:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :58:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:72:{35,44}, :111:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:116:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :196:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :44:30, :77:{35,44}, :111:43, :116:49, :121:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :111:43, :116:49, :121:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :43:30, :215:28, :218:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :223:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :74:{26,36,46}, :89:17, :248:{12,25}, :250:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :89:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:89:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :218:30, :234:35, :236:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :239:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:43:30, :58:48, :77:{35,44}, :89:17, :111:43, :116:49, :121:{34,48}, :195:27, :197:35, :198:25, :215:28, :218:30, :230:28, :231:23, :234:35, :236:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :29:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:32:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :32:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :58:34, :81:{35,45}, :89:17, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :89:17, :111:43, :116:49, :121:48, :134:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :33:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :34:30, :165:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :35:30, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :180:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :35:30, :184:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:30, :148:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :47:26, :58:34, :89:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :47:26, :81:{35,45}, :111:43, :116:49, :121:48, :133:{23,41,81}, :134:11, :135:25, :141:49, :143:90, :144:35, :195:27, :197:35, :198:25, :200:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20, :48:26, :83:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :33:30, :39:26, :40:30, :48:26, :58:34, :78:{35,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:{30,49}, :143:{47,90}, :147:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:39:26, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:28:29, :39:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :22:74, :25:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20, :28:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :28:29, :32:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :32:30, :33:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :40:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :43:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :39:26, :44:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :47:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :44:30, :48:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :79:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :155:{18,31,49}, :156:{52,96}, :157:{51,93}, :161:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:162:60, :181:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:22:74, :51:16, :58:34, :80:{26,36,45}, :89:17, :111:43, :116:49, :121:48, :134:11, :141:49, :161:11, :177:{19,32,50}, :178:{52,96}, :179:52, :180:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:51:16]
  BankPerformanceStatistics_15 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:58:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:24, :89:17, :195:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:62:24, :89:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:25:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:258:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :58:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:24, :89:17, :195:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :62:24, :89:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :25:20]
endmodule

module Rank_1(	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_2_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_3_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_4_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_5_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_6_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_7_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/Rank.scala:70:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:70:13]
      if ((`PRINTF_COND_) & _GEN & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h0,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_0_io_phyResp_bits_request_id, _banks_0_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_0 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h1,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_1_io_phyResp_bits_request_id, _banks_1_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_1 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h2,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_2_io_phyResp_bits_request_id, _banks_2_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h3,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_3_io_phyResp_bits_request_id, _banks_3_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_3 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h4,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_4_io_phyResp_bits_request_id, _banks_4_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_4 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h5,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_5_io_phyResp_bits_request_id, _banks_5_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_5 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h6,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_6_io_phyResp_bits_request_id, _banks_6_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_6 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h7,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_7_io_phyResp_bits_request_id, _banks_7_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    if (reset)	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    else if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:67:25, :69:20]
      lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/Rank.scala:18:29, :69:20]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/Rank.scala:8:7, :18:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MultiBankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id),
    .io_deq_2_ready           (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_2_valid           (_cmdDemux_io_deq_2_valid),
    .io_deq_2_bits_addr       (_cmdDemux_io_deq_2_bits_addr),
    .io_deq_2_bits_data       (_cmdDemux_io_deq_2_bits_data),
    .io_deq_2_bits_cs         (_cmdDemux_io_deq_2_bits_cs),
    .io_deq_2_bits_ras        (_cmdDemux_io_deq_2_bits_ras),
    .io_deq_2_bits_cas        (_cmdDemux_io_deq_2_bits_cas),
    .io_deq_2_bits_we         (_cmdDemux_io_deq_2_bits_we),
    .io_deq_2_bits_request_id (_cmdDemux_io_deq_2_bits_request_id),
    .io_deq_3_ready           (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_3_valid           (_cmdDemux_io_deq_3_valid),
    .io_deq_3_bits_addr       (_cmdDemux_io_deq_3_bits_addr),
    .io_deq_3_bits_data       (_cmdDemux_io_deq_3_bits_data),
    .io_deq_3_bits_cs         (_cmdDemux_io_deq_3_bits_cs),
    .io_deq_3_bits_ras        (_cmdDemux_io_deq_3_bits_ras),
    .io_deq_3_bits_cas        (_cmdDemux_io_deq_3_bits_cas),
    .io_deq_3_bits_we         (_cmdDemux_io_deq_3_bits_we),
    .io_deq_3_bits_request_id (_cmdDemux_io_deq_3_bits_request_id),
    .io_deq_4_ready           (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_4_valid           (_cmdDemux_io_deq_4_valid),
    .io_deq_4_bits_addr       (_cmdDemux_io_deq_4_bits_addr),
    .io_deq_4_bits_data       (_cmdDemux_io_deq_4_bits_data),
    .io_deq_4_bits_cs         (_cmdDemux_io_deq_4_bits_cs),
    .io_deq_4_bits_ras        (_cmdDemux_io_deq_4_bits_ras),
    .io_deq_4_bits_cas        (_cmdDemux_io_deq_4_bits_cas),
    .io_deq_4_bits_we         (_cmdDemux_io_deq_4_bits_we),
    .io_deq_4_bits_request_id (_cmdDemux_io_deq_4_bits_request_id),
    .io_deq_5_ready           (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_5_valid           (_cmdDemux_io_deq_5_valid),
    .io_deq_5_bits_addr       (_cmdDemux_io_deq_5_bits_addr),
    .io_deq_5_bits_data       (_cmdDemux_io_deq_5_bits_data),
    .io_deq_5_bits_cs         (_cmdDemux_io_deq_5_bits_cs),
    .io_deq_5_bits_ras        (_cmdDemux_io_deq_5_bits_ras),
    .io_deq_5_bits_cas        (_cmdDemux_io_deq_5_bits_cas),
    .io_deq_5_bits_we         (_cmdDemux_io_deq_5_bits_we),
    .io_deq_5_bits_request_id (_cmdDemux_io_deq_5_bits_request_id),
    .io_deq_6_ready           (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_6_valid           (_cmdDemux_io_deq_6_valid),
    .io_deq_6_bits_addr       (_cmdDemux_io_deq_6_bits_addr),
    .io_deq_6_bits_data       (_cmdDemux_io_deq_6_bits_data),
    .io_deq_6_bits_cs         (_cmdDemux_io_deq_6_bits_cs),
    .io_deq_6_bits_ras        (_cmdDemux_io_deq_6_bits_ras),
    .io_deq_6_bits_cas        (_cmdDemux_io_deq_6_bits_cas),
    .io_deq_6_bits_we         (_cmdDemux_io_deq_6_bits_we),
    .io_deq_6_bits_request_id (_cmdDemux_io_deq_6_bits_request_id),
    .io_deq_7_ready           (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_7_valid           (_cmdDemux_io_deq_7_valid),
    .io_deq_7_bits_addr       (_cmdDemux_io_deq_7_bits_addr),
    .io_deq_7_bits_data       (_cmdDemux_io_deq_7_bits_data),
    .io_deq_7_bits_cs         (_cmdDemux_io_deq_7_bits_cs),
    .io_deq_7_bits_ras        (_cmdDemux_io_deq_7_bits_ras),
    .io_deq_7_bits_cas        (_cmdDemux_io_deq_7_bits_cas),
    .io_deq_7_bits_we         (_cmdDemux_io_deq_7_bits_we),
    .io_deq_7_bits_request_id (_cmdDemux_io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
  DRAMBank_8 banks_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_0_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_9 banks_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_1_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_10 banks_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_2_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_2_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_11 banks_3 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_3_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_3_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_12 banks_4 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_4_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_4_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_13 banks_5 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_5_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_5_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_14 banks_6 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_6_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_6_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_15 banks_7 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_7_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_7_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:18:29]
    .io_phyResp_ready            (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid            (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  Queue256_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
endmodule

module Queue256_PhysicalMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [95:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x96 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data, io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module RRArbiter_2(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:92:26, :94:{24,33}]
  wire io_out_valid_0 = io_chosen_choice ? io_in_1_valid : io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}]
  reg  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire ctrl_validMask_1 = io_in_1_valid & ~ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  assign io_chosen_choice = ctrl_validMask_1 | ~io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & io_out_valid_0)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:26, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~ctrl_validMask_1 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:78, :74:21, :83:76, :118:7]
  assign io_in_1_ready =
    (~ctrl_validMask_grantMask_lastGrant | ~(ctrl_validMask_1 | io_in_0_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :83:76, :87:50, :118:7]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = io_chosen_choice ? io_in_1_bits_addr : io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
  assign io_out_bits_data = io_chosen_choice ? io_in_1_bits_data : io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
  assign io_out_bits_request_id =
    io_chosen_choice ? io_in_1_bits_request_id : io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
endmodule

module Channel(	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
                reset,	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:124:14]
);

  wire        _respArb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
  wire        _respArb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
  wire        _respQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _ranks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
      if ((`PRINTF_COND_) & _respQueues_0_io_enq_ready & _ranks_0_io_phyResp_valid
          & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Channel.scala:22:23, :33:11, :43:13, :44:13]
        $fwrite(`PRINTF_FD_, "[Channel] Response enqueued from Rank %d\n", 1'h0);	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
        $fwrite(`PRINTF_FD_, " [Channel]  -> request_id = %d, data = 0x%x\n",
                _ranks_0_io_phyResp_bits_request_id, _ranks_0_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Channel.scala:22:23, :44:13]
      end
      if ((`PRINTF_COND_) & _respQueues_1_io_enq_ready & _ranks_1_io_phyResp_valid
          & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Channel.scala:22:23, :33:11, :43:13, :44:13]
        $fwrite(`PRINTF_FD_, "[Channel] Response enqueued from Rank %d\n", 1'h1);	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
        $fwrite(`PRINTF_FD_, " [Channel]  -> request_id = %d, data = 0x%x\n",
                _ranks_1_io_phyResp_bits_request_id, _ranks_1_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Channel.scala:22:23, :44:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  MultiRankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_ranks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_ranks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  Rank ranks_0 (	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_ranks_0_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_phyResp_ready           (_respQueues_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_phyResp_valid           (_ranks_0_io_phyResp_valid),
    .io_phyResp_bits_addr       (_ranks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_ranks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_ranks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  Rank_1 ranks_1 (	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_ranks_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_phyResp_ready           (_respQueues_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_phyResp_valid           (_ranks_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_ranks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_ranks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_ranks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  Queue256_PhysicalMemoryResponse respQueues_0 (	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_0_io_enq_ready),
    .io_enq_valid           (_ranks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_addr       (_ranks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_data       (_ranks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_request_id (_ranks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_ready           (_respArb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
    .io_deq_valid           (_respQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  Queue256_PhysicalMemoryResponse respQueues_1 (	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_1_io_enq_ready),
    .io_enq_valid           (_ranks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_addr       (_ranks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_data       (_ranks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_request_id (_ranks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_ready           (_respArb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
    .io_deq_valid           (_respQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  RRArbiter_2 respArb (	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
    .clock                   (clock),
    .io_in_0_ready           (_respArb_io_in_0_ready),
    .io_in_0_valid           (_respQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_addr       (_respQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_data       (_respQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_request_id (_respQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_ready           (_respArb_io_in_1_ready),
    .io_in_1_valid           (_respQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_addr       (_respQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_data       (_respQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_request_id (_respQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
endmodule

module Queue1_ControllerRequest(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [97:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
    else if (~(do_enq == (io_deq_ready & full)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram <=
        {io_enq_bits_rd_en,
         io_enq_bits_wr_en,
         io_enq_bits_addr,
         io_enq_bits_wdata,
         io_enq_bits_request_id};	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        full = _RANDOM[2'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2], _RANDOM[2'h3][2:0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
  assign io_deq_bits_rd_en = ram[97];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = ram[96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = ram[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = ram[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = ram[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
endmodule

module Queue1_ControllerResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [129:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg          full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire         do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
    else if (~(do_enq == (io_deq_ready & full)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram <=
        {io_enq_bits_rd_en,
         io_enq_bits_wr_en,
         io_enq_bits_addr,
         io_enq_bits_wdata,
         io_enq_bits_data,
         io_enq_bits_request_id};	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        full = _RANDOM[3'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
        ram =
          {_RANDOM[3'h0][31:1],
           _RANDOM[3'h1],
           _RANDOM[3'h2],
           _RANDOM[3'h3],
           _RANDOM[3'h4][2:0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
  assign io_deq_bits_rd_en = ram[129];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = ram[128];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = ram[127:96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = ram[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = ram[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = ram[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
endmodule

module Queue1_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [99:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
    else if (~(do_enq == (io_deq_ready & full)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram <=
        {io_enq_bits_addr,
         io_enq_bits_data,
         io_enq_bits_cs,
         io_enq_bits_ras,
         io_enq_bits_cas,
         io_enq_bits_we,
         io_enq_bits_request_id};	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        full = _RANDOM[2'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2], _RANDOM[2'h3][4:0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
  assign io_deq_bits_addr = ram[99:68];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = ram[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = ram[35];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = ram[34];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = ram[33];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = ram[32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = ram[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module BankSchedulerPerformanceStatistics(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module MemoryControllerFSM(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :81:{14,25}, :82:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :109:{40,60,66,69,78,81}, :128:17, :143:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :121:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :229:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :109:40, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :80:26, :81:{14,25}, :82:42, :101:21, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :221:22, :242:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :102:21, :128:17, :143:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :102:21, :103:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :242:22, :261:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :104:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :99:21, :109:40, :128:17, :242:22, :261:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :99:21, :109:{40,69}, :128:17, :278:22, :283:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :99:21, :128:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :99:21, :105:21, :128:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17, :149:40, :152:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> Rank 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :152:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :171:40, :174:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> Rank 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :174:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :184:28, :186:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:186:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :128:17, :152:15, :188:{20,23,41}, :189:15, :197:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :81:14, :189:15, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bankIdx=%d respIdx=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h0, _respDec_io_rankIndex, _respDec_io_bankIndex,
                io_phyResp_bits_addr, io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :197:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :208:40, :214:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> Rank 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :214:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :229:{39,82}, :234:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> Rank 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :234:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :249:40, :253:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> Rank 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :253:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :267:40, :271:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> Rank 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :271:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17, :152:15, :289:40, :293:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> Rank 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :293:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h0 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :81:{14,25}, :82:42, :109:40, :324:35, :325:25, :326:{20,61,67}, :329:38, :330:{33,40,47,62,71,111}, :331:{27,63}, :332:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :82:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :124:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :124:68, :130:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :81:25, :124:68, :128:17, :130:{48,89}, :132:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :146:28, :147:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :146:28, :147:17, :149:40, :151:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :80:26, :81:{14,25}, :82:42, :128:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :121:32, :128:17, :301:26, :302:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :99:21, :109:40, :128:17, :289:40, :290:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :128:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :81:{14,25}, :82:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :81:{14,25}, :82:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :81:{14,25}, :82:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :81:{14,25}, :82:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :81:{14,25}, :82:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :81:{14,25}, :82:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :80:26, :81:{14,25}, :82:{22,42}, :101:21, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22, :301:26, :302:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17, :224:28, :226:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :128:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :109:40, :128:17, :229:{39,82}, :230:25, :249:40, :252:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :128:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :213:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:229:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :81:25, :109:40, :128:17, :171:40, :172:17, :289:40, :301:26, :302:23, :303:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:124:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:{14,25}, :82:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :92:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :80:26, :81:{14,25}, :82:42, :109:40, :128:17, :146:28, :147:17, :149:40, :151:17, :171:40, :224:28, :229:{39,82}, :232:25, :249:40, :267:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr      (io_phyResp_bits_addr),
    .io_bankIndex (_respDec_io_bankIndex),
    .io_rankIndex (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:121:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :128:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :128:17, :143:22, :165:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :128:17, :143:22, :165:22, :181:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :128:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :80:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :121:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :109:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :128:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :128:17, :143:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :128:17, :143:22, :165:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :128:17, :143:22, :165:22, :181:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :128:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_1(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module MemoryControllerFSM_1(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :81:{14,25}, :82:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :109:{40,60,66,69,78,81}, :128:17, :143:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :121:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :229:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :109:40, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :80:26, :81:{14,25}, :82:42, :101:21, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :221:22, :242:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :102:21, :128:17, :143:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :102:21, :103:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :242:22, :261:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :104:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :99:21, :109:40, :128:17, :242:22, :261:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :99:21, :109:{40,69}, :128:17, :278:22, :283:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :99:21, :128:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :99:21, :105:21, :128:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17, :149:40, :152:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> Rank 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :152:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :171:40, :174:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> Rank 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :174:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :184:28, :186:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:186:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :128:17, :152:15, :188:{20,23,41}, :189:15, :197:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :81:14, :189:15, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bankIdx=%d respIdx=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h1, _respDec_io_rankIndex, _respDec_io_bankIndex,
                io_phyResp_bits_addr, io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :197:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :208:40, :214:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> Rank 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :214:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :229:{39,82}, :234:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> Rank 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :234:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :249:40, :253:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> Rank 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :253:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :267:40, :271:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> Rank 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :271:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17, :152:15, :289:40, :293:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> Rank 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :293:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :81:{14,25}, :82:42, :109:40, :324:35, :325:25, :326:{20,61,67}, :329:38, :330:{33,40,47,62,71,111}, :331:{27,63}, :332:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :82:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :124:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :124:68, :130:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :81:25, :124:68, :128:17, :130:{48,89}, :132:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :146:28, :147:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :146:28, :147:17, :149:40, :151:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :80:26, :81:{14,25}, :82:42, :128:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :121:32, :128:17, :301:26, :302:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :99:21, :109:40, :128:17, :289:40, :290:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :128:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :81:{14,25}, :82:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :81:{14,25}, :82:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :81:{14,25}, :82:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqAddrReg <= 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :81:{14,25}, :82:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :81:{14,25}, :82:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :81:{14,25}, :82:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqIDReg <= 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :80:26, :81:{14,25}, :82:{22,42}, :101:21, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22, :301:26, :302:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17, :224:28, :226:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :128:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :109:40, :128:17, :229:{39,82}, :230:25, :249:40, :252:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :128:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :213:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:229:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :81:25, :109:40, :128:17, :171:40, :172:17, :289:40, :301:26, :302:23, :303:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:124:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:{14,25}, :82:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :92:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :80:26, :81:{14,25}, :82:42, :109:40, :128:17, :146:28, :147:17, :149:40, :151:17, :171:40, :224:28, :229:{39,82}, :232:25, :249:40, :267:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr      (io_phyResp_bits_addr),
    .io_bankIndex (_respDec_io_bankIndex),
    .io_rankIndex (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_1 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:121:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :128:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :128:17, :143:22, :165:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :128:17, :143:22, :165:22, :181:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :128:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :80:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :121:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :109:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :128:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :128:17, :143:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :128:17, :143:22, :165:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :128:17, :143:22, :165:22, :181:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :128:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_2(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module MemoryControllerFSM_2(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :81:{14,25}, :82:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :109:{40,60,66,69,78,81}, :128:17, :143:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :121:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :229:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :109:40, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :80:26, :81:{14,25}, :82:42, :101:21, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :221:22, :242:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :102:21, :128:17, :143:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :102:21, :103:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :242:22, :261:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :104:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :99:21, :109:40, :128:17, :242:22, :261:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :99:21, :109:{40,69}, :128:17, :278:22, :283:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :99:21, :128:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :99:21, :105:21, :128:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17, :149:40, :152:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> Rank 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :152:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :171:40, :174:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> Rank 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :174:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :184:28, :186:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:186:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :128:17, :152:15, :188:{20,23,41}, :189:15, :197:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :81:14, :189:15, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bankIdx=%d respIdx=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 2'h2, _respDec_io_rankIndex, _respDec_io_bankIndex,
                io_phyResp_bits_addr, io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :197:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :208:40, :214:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> Rank 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :214:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :229:{39,82}, :234:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> Rank 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :234:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :249:40, :253:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> Rank 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :253:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :267:40, :271:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> Rank 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :271:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17, :152:15, :289:40, :293:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> Rank 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :293:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h2 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :81:{14,25}, :82:42, :109:40, :324:35, :325:25, :326:{20,61,67}, :329:38, :330:{33,40,47,62,71,111}, :331:{27,63}, :332:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :82:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :124:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :124:68, :130:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :81:25, :124:68, :128:17, :130:{48,89}, :132:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :146:28, :147:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :146:28, :147:17, :149:40, :151:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :80:26, :81:{14,25}, :82:42, :128:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :121:32, :128:17, :301:26, :302:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :99:21, :109:40, :128:17, :289:40, :290:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :128:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :81:{14,25}, :82:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :81:{14,25}, :82:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :81:{14,25}, :82:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqAddrReg <= 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :81:{14,25}, :82:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :81:{14,25}, :82:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :81:{14,25}, :82:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqIDReg <= 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :80:26, :81:{14,25}, :82:{22,42}, :101:21, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22, :301:26, :302:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17, :224:28, :226:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :128:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :109:40, :128:17, :229:{39,82}, :230:25, :249:40, :252:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :128:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :213:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:229:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :81:25, :109:40, :128:17, :171:40, :172:17, :289:40, :301:26, :302:23, :303:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:124:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:{14,25}, :82:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :92:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :80:26, :81:{14,25}, :82:42, :109:40, :128:17, :146:28, :147:17, :149:40, :151:17, :171:40, :224:28, :229:{39,82}, :232:25, :249:40, :267:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr      (io_phyResp_bits_addr),
    .io_bankIndex (_respDec_io_bankIndex),
    .io_rankIndex (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_2 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:121:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :128:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :128:17, :143:22, :165:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :128:17, :143:22, :165:22, :181:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :128:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :80:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :121:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :109:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :128:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :128:17, :143:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :128:17, :143:22, :165:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :128:17, :143:22, :165:22, :181:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :128:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_3(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module MemoryControllerFSM_3(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :81:{14,25}, :82:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :109:{40,60,66,69,78,81}, :128:17, :143:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :121:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :229:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :109:40, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :80:26, :81:{14,25}, :82:42, :101:21, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :221:22, :242:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :102:21, :128:17, :143:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :102:21, :103:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :242:22, :261:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :104:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :99:21, :109:40, :128:17, :242:22, :261:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :99:21, :109:{40,69}, :128:17, :278:22, :283:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :99:21, :128:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :99:21, :105:21, :128:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17, :149:40, :152:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> Rank 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :152:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :171:40, :174:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> Rank 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :174:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :184:28, :186:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:186:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :128:17, :152:15, :188:{20,23,41}, :189:15, :197:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :81:14, :189:15, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bankIdx=%d respIdx=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 2'h3, _respDec_io_rankIndex, _respDec_io_bankIndex,
                io_phyResp_bits_addr, io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :197:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :208:40, :214:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> Rank 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :214:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :229:{39,82}, :234:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> Rank 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :234:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :249:40, :253:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> Rank 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :253:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :267:40, :271:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> Rank 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :271:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17, :152:15, :289:40, :293:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> Rank 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :293:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h3 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :81:{14,25}, :82:42, :109:40, :324:35, :325:25, :326:{20,61,67}, :329:38, :330:{33,40,47,62,71,111}, :331:{27,63}, :332:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :82:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :124:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :124:68, :130:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :81:25, :124:68, :128:17, :130:{48,89}, :132:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :146:28, :147:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :146:28, :147:17, :149:40, :151:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :80:26, :81:{14,25}, :82:42, :128:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :121:32, :128:17, :301:26, :302:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :99:21, :109:40, :128:17, :289:40, :290:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :128:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :81:{14,25}, :82:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :81:{14,25}, :82:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :81:{14,25}, :82:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqAddrReg <= 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :81:{14,25}, :82:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :81:{14,25}, :82:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :81:{14,25}, :82:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqIDReg <= 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :80:26, :81:{14,25}, :82:{22,42}, :101:21, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22, :301:26, :302:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17, :224:28, :226:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :128:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :109:40, :128:17, :229:{39,82}, :230:25, :249:40, :252:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :128:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :213:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:229:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :81:25, :109:40, :128:17, :171:40, :172:17, :289:40, :301:26, :302:23, :303:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:124:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:{14,25}, :82:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :92:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :80:26, :81:{14,25}, :82:42, :109:40, :128:17, :146:28, :147:17, :149:40, :151:17, :171:40, :224:28, :229:{39,82}, :232:25, :249:40, :267:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr      (io_phyResp_bits_addr),
    .io_bankIndex (_respDec_io_bankIndex),
    .io_rankIndex (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_3 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:121:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :128:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :128:17, :143:22, :165:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :128:17, :143:22, :165:22, :181:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :128:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :80:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :121:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :109:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :128:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :128:17, :143:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :128:17, :143:22, :165:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :128:17, :143:22, :165:22, :181:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :128:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_4(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module MemoryControllerFSM_4(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :81:{14,25}, :82:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :109:{40,60,66,69,78,81}, :128:17, :143:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :121:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :229:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :109:40, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :80:26, :81:{14,25}, :82:42, :101:21, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :221:22, :242:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :102:21, :128:17, :143:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :102:21, :103:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :242:22, :261:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :104:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :99:21, :109:40, :128:17, :242:22, :261:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :99:21, :109:{40,69}, :128:17, :278:22, :283:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :99:21, :128:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :99:21, :105:21, :128:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17, :149:40, :152:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> Rank 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :152:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :171:40, :174:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> Rank 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :174:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :184:28, :186:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:186:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :128:17, :152:15, :188:{20,23,41}, :189:15, :197:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :81:14, :189:15, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bankIdx=%d respIdx=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 3'h4, _respDec_io_rankIndex, _respDec_io_bankIndex,
                io_phyResp_bits_addr, io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :197:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :208:40, :214:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> Rank 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :214:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :229:{39,82}, :234:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> Rank 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :234:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :249:40, :253:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> Rank 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :253:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :267:40, :271:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> Rank 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :271:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17, :152:15, :289:40, :293:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> Rank 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :293:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h4 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :81:{14,25}, :82:42, :109:40, :324:35, :325:25, :326:{20,61,67}, :329:38, :330:{33,40,47,62,71,111}, :331:{27,63}, :332:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :82:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :124:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :124:68, :130:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :81:25, :124:68, :128:17, :130:{48,89}, :132:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :146:28, :147:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :146:28, :147:17, :149:40, :151:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :80:26, :81:{14,25}, :82:42, :128:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :121:32, :128:17, :301:26, :302:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :99:21, :109:40, :128:17, :289:40, :290:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :128:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :81:{14,25}, :82:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :81:{14,25}, :82:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :81:{14,25}, :82:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqAddrReg <= 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :81:{14,25}, :82:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :81:{14,25}, :82:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :81:{14,25}, :82:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqIDReg <= 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :80:26, :81:{14,25}, :82:{22,42}, :101:21, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22, :301:26, :302:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17, :224:28, :226:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :128:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :109:40, :128:17, :229:{39,82}, :230:25, :249:40, :252:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :128:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :213:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:229:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :81:25, :109:40, :128:17, :171:40, :172:17, :289:40, :301:26, :302:23, :303:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:124:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:{14,25}, :82:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :92:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :80:26, :81:{14,25}, :82:42, :109:40, :128:17, :146:28, :147:17, :149:40, :151:17, :171:40, :224:28, :229:{39,82}, :232:25, :249:40, :267:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr      (io_phyResp_bits_addr),
    .io_bankIndex (_respDec_io_bankIndex),
    .io_rankIndex (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_4 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:121:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :128:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :128:17, :143:22, :165:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :128:17, :143:22, :165:22, :181:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :128:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :80:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :121:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :109:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :128:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :128:17, :143:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :128:17, :143:22, :165:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :128:17, :143:22, :165:22, :181:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :128:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_5(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module MemoryControllerFSM_5(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :81:{14,25}, :82:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :109:{40,60,66,69,78,81}, :128:17, :143:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :121:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :229:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :109:40, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :80:26, :81:{14,25}, :82:42, :101:21, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :221:22, :242:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :102:21, :128:17, :143:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :102:21, :103:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :242:22, :261:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :104:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :99:21, :109:40, :128:17, :242:22, :261:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :99:21, :109:{40,69}, :128:17, :278:22, :283:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :99:21, :128:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :99:21, :105:21, :128:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17, :149:40, :152:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> Rank 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :152:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :171:40, :174:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> Rank 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :174:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :184:28, :186:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:186:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :128:17, :152:15, :188:{20,23,41}, :189:15, :197:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :81:14, :189:15, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bankIdx=%d respIdx=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 3'h5, _respDec_io_rankIndex, _respDec_io_bankIndex,
                io_phyResp_bits_addr, io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :197:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :208:40, :214:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> Rank 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :214:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :229:{39,82}, :234:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> Rank 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :234:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :249:40, :253:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> Rank 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :253:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :267:40, :271:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> Rank 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :271:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17, :152:15, :289:40, :293:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> Rank 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :293:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h5 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :81:{14,25}, :82:42, :109:40, :324:35, :325:25, :326:{20,61,67}, :329:38, :330:{33,40,47,62,71,111}, :331:{27,63}, :332:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :82:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :124:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :124:68, :130:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :81:25, :124:68, :128:17, :130:{48,89}, :132:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :146:28, :147:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :146:28, :147:17, :149:40, :151:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :80:26, :81:{14,25}, :82:42, :128:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :121:32, :128:17, :301:26, :302:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :99:21, :109:40, :128:17, :289:40, :290:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :128:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :81:{14,25}, :82:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :81:{14,25}, :82:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :81:{14,25}, :82:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqAddrReg <= 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :81:{14,25}, :82:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :81:{14,25}, :82:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :81:{14,25}, :82:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqIDReg <= 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :80:26, :81:{14,25}, :82:{22,42}, :101:21, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22, :301:26, :302:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17, :224:28, :226:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :128:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :109:40, :128:17, :229:{39,82}, :230:25, :249:40, :252:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :128:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :213:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:229:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :81:25, :109:40, :128:17, :171:40, :172:17, :289:40, :301:26, :302:23, :303:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:124:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:{14,25}, :82:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :92:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :80:26, :81:{14,25}, :82:42, :109:40, :128:17, :146:28, :147:17, :149:40, :151:17, :171:40, :224:28, :229:{39,82}, :232:25, :249:40, :267:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr      (io_phyResp_bits_addr),
    .io_bankIndex (_respDec_io_bankIndex),
    .io_rankIndex (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_5 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:121:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :128:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :128:17, :143:22, :165:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :128:17, :143:22, :165:22, :181:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :128:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :80:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :121:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :109:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :128:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :128:17, :143:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :128:17, :143:22, :165:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :128:17, :143:22, :165:22, :181:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :128:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_6(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module MemoryControllerFSM_6(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :81:{14,25}, :82:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :109:{40,60,66,69,78,81}, :128:17, :143:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :121:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :229:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :109:40, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :80:26, :81:{14,25}, :82:42, :101:21, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :221:22, :242:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :102:21, :128:17, :143:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :102:21, :103:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :242:22, :261:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :104:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :99:21, :109:40, :128:17, :242:22, :261:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :99:21, :109:{40,69}, :128:17, :278:22, :283:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :99:21, :128:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :99:21, :105:21, :128:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17, :149:40, :152:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> Rank 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :152:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :171:40, :174:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> Rank 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :174:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :184:28, :186:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:186:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :128:17, :152:15, :188:{20,23,41}, :189:15, :197:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :81:14, :189:15, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bankIdx=%d respIdx=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 3'h6, _respDec_io_rankIndex, _respDec_io_bankIndex,
                io_phyResp_bits_addr, io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :197:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :208:40, :214:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> Rank 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :214:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :229:{39,82}, :234:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> Rank 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :234:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :249:40, :253:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> Rank 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :253:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :267:40, :271:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> Rank 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :271:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17, :152:15, :289:40, :293:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> Rank 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :293:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h6 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :81:{14,25}, :82:42, :109:40, :324:35, :325:25, :326:{20,61,67}, :329:38, :330:{33,40,47,62,71,111}, :331:{27,63}, :332:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :82:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :124:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :124:68, :130:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :81:25, :124:68, :128:17, :130:{48,89}, :132:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :146:28, :147:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :146:28, :147:17, :149:40, :151:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :80:26, :81:{14,25}, :82:42, :128:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :121:32, :128:17, :301:26, :302:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :99:21, :109:40, :128:17, :289:40, :290:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :128:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :81:{14,25}, :82:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :81:{14,25}, :82:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :81:{14,25}, :82:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqAddrReg <= 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :81:{14,25}, :82:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :81:{14,25}, :82:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :81:{14,25}, :82:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqIDReg <= 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :80:26, :81:{14,25}, :82:{22,42}, :101:21, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22, :301:26, :302:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17, :224:28, :226:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :128:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :109:40, :128:17, :229:{39,82}, :230:25, :249:40, :252:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :128:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :213:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:229:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :81:25, :109:40, :128:17, :171:40, :172:17, :289:40, :301:26, :302:23, :303:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:124:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:{14,25}, :82:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :92:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :80:26, :81:{14,25}, :82:42, :109:40, :128:17, :146:28, :147:17, :149:40, :151:17, :171:40, :224:28, :229:{39,82}, :232:25, :249:40, :267:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr      (io_phyResp_bits_addr),
    .io_bankIndex (_respDec_io_bankIndex),
    .io_rankIndex (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_6 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:121:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :128:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :128:17, :143:22, :165:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :128:17, :143:22, :165:22, :181:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :128:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :80:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :121:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :109:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :128:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :128:17, :143:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :128:17, :143:22, :165:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :128:17, :143:22, :165:22, :181:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :128:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_7(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module MemoryControllerFSM_7(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :81:{14,25}, :82:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :109:{40,60,66,69,78,81}, :128:17, :143:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :121:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :229:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :109:40, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :80:26, :81:{14,25}, :82:42, :101:21, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :221:22, :242:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :102:21, :128:17, :143:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :102:21, :103:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :242:22, :261:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :104:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :99:21, :109:40, :128:17, :242:22, :261:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :99:21, :109:{40,69}, :128:17, :278:22, :283:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :99:21, :128:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :99:21, :105:21, :128:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17, :149:40, :152:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> Rank 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :152:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :171:40, :174:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> Rank 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :174:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :184:28, :186:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:186:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :128:17, :152:15, :188:{20,23,41}, :189:15, :197:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :81:14, :189:15, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bankIdx=%d respIdx=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 3'h7, _respDec_io_rankIndex, _respDec_io_bankIndex,
                io_phyResp_bits_addr, io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :197:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :208:40, :214:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> Rank 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :214:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :229:{39,82}, :234:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> Rank 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :234:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :249:40, :253:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> Rank 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :253:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :267:40, :271:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> Rank 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :271:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17, :152:15, :289:40, :293:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> Rank 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :293:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h7 : reqIDReg)
    & ~_respDec_io_rankIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :81:{14,25}, :82:42, :109:40, :324:35, :325:25, :326:{20,61,67}, :329:38, :330:{33,40,47,62,71,111}, :331:{27,63}, :332:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :82:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :124:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :124:68, :130:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :81:25, :124:68, :128:17, :130:{48,89}, :132:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :146:28, :147:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :146:28, :147:17, :149:40, :151:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :80:26, :81:{14,25}, :82:42, :128:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :121:32, :128:17, :301:26, :302:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :99:21, :109:40, :128:17, :289:40, :290:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :128:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :81:{14,25}, :82:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :81:{14,25}, :82:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :81:{14,25}, :82:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqAddrReg <= 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :81:{14,25}, :82:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :81:{14,25}, :82:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :81:{14,25}, :82:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqIDReg <= 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :80:26, :81:{14,25}, :82:{22,42}, :101:21, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22, :301:26, :302:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17, :224:28, :226:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :128:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :109:40, :128:17, :229:{39,82}, :230:25, :249:40, :252:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :128:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :213:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:229:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :81:25, :109:40, :128:17, :171:40, :172:17, :289:40, :301:26, :302:23, :303:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:124:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:{14,25}, :82:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :92:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :80:26, :81:{14,25}, :82:42, :109:40, :128:17, :146:28, :147:17, :149:40, :151:17, :171:40, :224:28, :229:{39,82}, :232:25, :249:40, :267:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr      (io_phyResp_bits_addr),
    .io_bankIndex (_respDec_io_bankIndex),
    .io_rankIndex (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_7 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:121:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :128:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :128:17, :143:22, :165:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :128:17, :143:22, :165:22, :181:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :128:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :80:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :121:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :109:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :128:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :128:17, :143:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :128:17, :143:22, :165:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :128:17, :143:22, :165:22, :181:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :128:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_8(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module MemoryControllerFSM_8(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :81:{14,25}, :82:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :109:{40,60,66,69,78,81}, :128:17, :143:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :121:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :229:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :109:40, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :80:26, :81:{14,25}, :82:42, :101:21, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :221:22, :242:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :102:21, :128:17, :143:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :102:21, :103:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :242:22, :261:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :104:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :99:21, :109:40, :128:17, :242:22, :261:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :99:21, :109:{40,69}, :128:17, :278:22, :283:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :99:21, :128:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :99:21, :105:21, :128:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17, :149:40, :152:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> Rank 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :152:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :171:40, :174:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> Rank 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :174:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :184:28, :186:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:186:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :128:17, :152:15, :188:{20,23,41}, :189:15, :197:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :81:14, :189:15, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bankIdx=%d respIdx=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h0, _respDec_io_rankIndex, _respDec_io_bankIndex,
                io_phyResp_bits_addr, io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :197:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :208:40, :214:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> Rank 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :214:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :229:{39,82}, :234:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> Rank 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :234:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :249:40, :253:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> Rank 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :253:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :267:40, :271:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> Rank 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :271:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17, :152:15, :289:40, :293:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> Rank 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :293:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h8 : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :81:{14,25}, :82:42, :109:40, :324:35, :325:25, :326:{20,61,67}, :329:38, :330:{33,40,47,62,71,111}, :331:63, :332:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :82:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :124:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :124:68, :130:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :81:25, :124:68, :128:17, :130:{48,89}, :132:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :146:28, :147:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :146:28, :147:17, :149:40, :151:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :80:26, :81:{14,25}, :82:42, :128:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :121:32, :128:17, :301:26, :302:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :99:21, :109:40, :128:17, :289:40, :290:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :128:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :81:{14,25}, :82:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :81:{14,25}, :82:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :81:{14,25}, :82:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqAddrReg <= 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :81:{14,25}, :82:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :81:{14,25}, :82:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :81:{14,25}, :82:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :81:{14,25}, :82:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:25, :128:17, :130:89, :132:56]
        reqIDReg <= 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :80:26, :81:{14,25}, :82:{22,42}, :101:21, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22, :301:26, :302:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17, :224:28, :226:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :128:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :109:40, :128:17, :229:{39,82}, :230:25, :249:40, :252:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :128:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:128:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :213:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:229:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :81:25, :109:40, :128:17, :171:40, :172:17, :289:40, :301:26, :302:23, :303:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:124:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:{14,25}, :82:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :92:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :80:26, :81:{14,25}, :82:42, :109:40, :128:17, :146:28, :147:17, :149:40, :151:17, :171:40, :224:28, :229:{39,82}, :232:25, :249:40, :267:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr      (io_phyResp_bits_addr),
    .io_bankIndex (_respDec_io_bankIndex),
    .io_rankIndex (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_8 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:121:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:99:21, :128:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :128:17, :143:22, :165:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :128:17, :143:22, :165:22, :181:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :128:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:311:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :80:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :121:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :109:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :99:21, :128:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :128:17, :143:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :128:17, :143:22, :165:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :128:17, :143:22, :165:22, :181:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :128:17, :143:22, :165:22, :181:22, :221:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :128:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_9(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29, :155:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7, :154:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:141:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:158:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:164:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:170:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:154:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:176:32]
endmodule

module MemoryControllerFSM_9(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :128:17, :143:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :81:{14,25}, :82:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :109:{40,60,66,69,78,81}, :128:17, :143:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :121:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:14, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :109:40, :128:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :229:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :109:40, :128:17, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :80:26, :81:{14,25}, :82:42, :101:21, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :221:22, :242:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :102:21, :128:17, :143:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :102:21, :103:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :242:22, :261:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :102:21, :104:21, :109:{40,69}, :128:17, :143:22, :165:22, :181:22, :221:22, :242:22, :261:22, :278:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :80:26, :81:{14,25}, :82:42, :99:21, :109:40, :128:17, :242:22, :261:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :99:21, :109:{40,69}, :128:17, :278:22, :283:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :99:21, :128:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :99:21, :105:21, :128:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :128:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:152:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :128:17, :149:40, :152:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> Rank 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :152:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :171:40, :174:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> Rank 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :174:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :184:28, :186:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:186:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :128:17, :152:15, :188:{20,23,41}, :189:15, :197:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :81:14, :189:15, :324:35, :325:25, :326:{20,67}, :329:38, :330:111, :331:63]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bankIdx=%d respIdx=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h1, _respDec_io_rankIndex, _respDec_io_bankIndex,
                io_phyResp_bits_addr, io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :197:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:128:17, :152:15, :208:40, :214:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> Rank 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :214:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :229:{39,82}, :234:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> Rank 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :234:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :249:40, :253:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> Rank 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :253:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:109:40, :128:17, :152:15, :267:40, :271:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> Rank 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :271:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :109:40, :128:17, :152:15, :289:40, :293:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> Rank 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :293:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h9 : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :81:{14,25}, :82:42, :109:40, :324:35, :325:25, :326:{20,61,67}, :329:38, :330:{33,40,47,62,71,111}, :331:63, :332:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :82:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:{14,25}, :82:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :124:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :124:68, :130:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :80:26, :81:25, :124:68, :128:17, :130:{48,89}, :132:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :146:28, :147:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :146:28, :147:17, :149:40, :151:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @