PPA Report for SPI_PHY_DDR.v (Module: SPI_PHY_DDR)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 85
IO Count: 41
Cell Count: 159

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 920.81 MHz
Reg-to-Reg Critical Path Delay: 0.940 ns

POWER METRICS:
-------------
Total Power Consumption: 0.514 W
