{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "51a44769",
   "metadata": {},
   "outputs": [],
   "source": [
    "import time\n",
    "import os\n",
    "import numpy as np\n",
    "from pynq import allocate\n",
    "from pynq import MMIO\n",
    "from pynq import Overlay"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e6e7d93b",
   "metadata": {},
   "outputs": [],
   "source": [
    "os.getcwd()\n",
    "ol = Overlay(\"dac5681.bit\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "96b8ba6c",
   "metadata": {},
   "outputs": [],
   "source": [
    "# base addr\n",
    "SPI_CONTROL_dac1  = 0x00_8000_0000\n",
    "SPI_CONTROL_dac2  = 0x00_8001_0000\n",
    "GPIO_7044_rst     = 0x00_8002_0000\n",
    "SPI_CONTROL_7044  = 0x00_8003_0000\n",
    "GPIO_dds_freq_1   = 0x00_8004_0000\n",
    "GPIO_delay_1      = 0x00_8005_0000\n",
    "GPIO_data_1       = 0x00_8006_0000\n",
    "GPIO_sync_1       = 0x00_8007_0000\n",
    "GPIO_en_1         = 0x00_8008_0000\n",
    "GPIO_data_2       = 0x00_8009_0000\n",
    "GPIO_dds_freq_2   = 0x00_800A_0000\n",
    "GPIO_delay_2      = 0x00_800B_0000\n",
    "GPIO_en_2         = 0x00_800C_0000\n",
    "GPIO_sync_2       = 0x00_800D_0000\n",
    "GPIO_adc_rst      = 0x00_800E_0000\n",
    "\n",
    "# regs\n",
    "gpio_ch1          = 0x0000\n",
    "gpio_ch2          = 0x0008\n",
    "soft_rst_n_reg    = 0x10\n",
    "chip_reg          = 0x18\n",
    "cpol_reg          = 0x20\n",
    "cpha_reg          = 0x28\n",
    "w_r_mode_reg      = 0x30\n",
    "wr_width_reg      = 0x38\n",
    "wr_data_reg       = 0x40\n",
    "rd_width_reg      = 0x48\n",
    "rd_target_num_reg = 0x50\n",
    "wr_done_reg       = 0x58\n",
    "rd_done_reg       = 0x68\n",
    "rd_data_reg       = 0x78\n",
    "\n",
    "# SPI从机列表(rd_mode=0-只读模式;rd_mode=1-指令控读模式)\n",
    "chip_settings = {\n",
    "    \"HMC7044\": {\"chip_num\":0, \"cpol\":0, \"cpha\":0, \"wr_width\":24, \"rd_mode\":1, \"rd_comd_width\":16, \"rd_data_width\":8},\n",
    "    \"DAC5681_1\": {\"chip_num\":0, \"cpol\":0, \"cpha\":0, \"wr_width\":16, \"rd_mode\":1, \"rd_comd_width\":8, \"rd_data_width\":8},\n",
    "    \"DAC5681_2\": {\"chip_num\":0, \"cpol\":0, \"cpha\":0, \"wr_width\":16, \"rd_mode\":1, \"rd_comd_width\":8, \"rd_data_width\":8},\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1cbc92c6",
   "metadata": {},
   "outputs": [],
   "source": [
    "# 写寄存器\n",
    "def write_reg(base_addr, offset, val):\n",
    "    mmio = MMIO(base_addr, 64*1024)   # 创建一个名为mmio的MMIO对象,可用地址空间为64KB(与VIVADO设计中的地址分配相吻合)\n",
    "    mmio.write(offset, val)           # 向地址为base_addr+offset的寄存器写入val\n",
    "\n",
    "\n",
    "# 读寄存器\n",
    "def read_reg(base_addr, offset):  \n",
    "    mmio = MMIO(base_addr, 64*1024)\n",
    "    read_val = mmio.read(offset)\n",
    "    return read_val\n",
    "\n",
    "\n",
    "# 写SPI\n",
    "def spi_write(chip, wr_data):\n",
    "    if chip in chip_settings:\n",
    "        chip_num = chip_settings[chip][\"chip_num\"]\n",
    "        cpol = chip_settings[chip][\"cpol\"]\n",
    "        cpha = chip_settings[chip][\"cpha\"]\n",
    "        wr_width = chip_settings[chip][\"wr_width\"]\n",
    "        if chip == \"HMC7044\" :\n",
    "            SPI_CONTROL = SPI_CONTROL_7044\n",
    "        elif chip == \"DAC5681_1\" :\n",
    "            SPI_CONTROL = SPI_CONTROL_dac1\n",
    "        else :\n",
    "            SPI_CONTROL = SPI_CONTROL_dac2\n",
    "    write_reg(SPI_CONTROL, soft_rst_n_reg, 0x0)\n",
    "    write_reg(SPI_CONTROL, chip_reg, chip_num)\n",
    "    write_reg(SPI_CONTROL, cpol_reg, cpol)\n",
    "    write_reg(SPI_CONTROL, cpha_reg, cpha)\n",
    "    write_reg(SPI_CONTROL, w_r_mode_reg, 0x1)\n",
    "    write_reg(SPI_CONTROL, wr_width_reg, wr_width)\n",
    "    write_reg(SPI_CONTROL, wr_data_reg, wr_data)\n",
    "    write_reg(SPI_CONTROL, soft_rst_n_reg, 0x1)\n",
    "    wr_done = read_reg(SPI_CONTROL, wr_done_reg)\n",
    "    while wr_done!=1 :\n",
    "        wr_done = read_reg(SPI_CONTROL, wr_done_reg)\n",
    "\n",
    "\n",
    "# 读SPI\n",
    "def spi_read(chip, rd_command):\n",
    "    if chip in chip_settings:\n",
    "        chip_num = chip_settings[chip][\"chip_num\"]\n",
    "        cpol = chip_settings[chip][\"cpol\"]\n",
    "        cpha = chip_settings[chip][\"cpha\"]\n",
    "        rd_mode = chip_settings[chip][\"rd_mode\"]\n",
    "        rd_comd_width = chip_settings[chip][\"rd_comd_width\"]\n",
    "        rd_data_width = chip_settings[chip][\"rd_data_width\"]\n",
    "        if chip == \"HMC7044\" :\n",
    "            SPI_CONTROL = SPI_CONTROL_7044\n",
    "        elif chip == \"DAC5681_1\" :\n",
    "            SPI_CONTROL = SPI_CONTROL_dac1\n",
    "        else :\n",
    "            SPI_CONTROL = SPI_CONTROL_dac2\n",
    "    if rd_mode==0 :\n",
    "        write_reg(SPI_CONTROL, soft_rst_n_reg, 0x0)\n",
    "        write_reg(SPI_CONTROL, chip_reg, chip_num)\n",
    "        write_reg(SPI_CONTROL, cpol_reg, cpol)\n",
    "        write_reg(SPI_CONTROL, cpha_reg, cpha)\n",
    "        write_reg(SPI_CONTROL, w_r_mode_reg, 0x0)\n",
    "        write_reg(SPI_CONTROL, rd_width_reg, rd_data_width)\n",
    "        write_reg(SPI_CONTROL, rd_target_num_reg, 0x1)\n",
    "        write_reg(SPI_CONTROL, soft_rst_n_reg, 0x1)\n",
    "    else :\n",
    "        write_reg(SPI_CONTROL, soft_rst_n_reg, 0x0)\n",
    "        write_reg(SPI_CONTROL, chip_reg, chip_num)\n",
    "        write_reg(SPI_CONTROL, cpol_reg, cpol)\n",
    "        write_reg(SPI_CONTROL, cpha_reg, cpha)\n",
    "        write_reg(SPI_CONTROL, w_r_mode_reg, 0x2)\n",
    "        write_reg(SPI_CONTROL, wr_width_reg, rd_comd_width)\n",
    "        write_reg(SPI_CONTROL, wr_data_reg, rd_command)\n",
    "        write_reg(SPI_CONTROL, rd_width_reg, rd_data_width)\n",
    "        write_reg(SPI_CONTROL, rd_target_num_reg, 0x1)\n",
    "        write_reg(SPI_CONTROL, soft_rst_n_reg, 0x1)\n",
    "    rd_done = read_reg(SPI_CONTROL, rd_done_reg)\n",
    "    while rd_done!=1 :\n",
    "        rd_done = read_reg(SPI_CONTROL, rd_done_reg)\n",
    "    rx_data = read_reg(SPI_CONTROL, rd_data_reg)\n",
    "    rx_data_bin = format(rx_data, '032b')[-rd_data_width:]\n",
    "    rx_data = int(rx_data_bin, 2)\n",
    "    print(f\"Successfully read, the result is {rd_data_width}'b{rx_data_bin}.\")\n",
    "    return rx_data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2fb563dd",
   "metadata": {},
   "outputs": [],
   "source": [
    "################################################ dac5681 - 7044 ################################################\n",
    "# Hard Reset\n",
    "write_reg(GPIO_7044_rst, gpio_ch1, 0x1)\n",
    "time.sleep(0.1)\n",
    "write_reg(GPIO_7044_rst, gpio_ch1, 0x0)\n",
    "\n",
    "# Soft Reset\n",
    "spi_write(\"HMC7044\", 0x000001)\n",
    "time.sleep(0.1)\n",
    "spi_write(\"HMC7044\", 0x000000)\n",
    "\n",
    "# Config RESERVED Reg\n",
    "spi_write(\"HMC7044\", 0x009600)\n",
    "spi_write(\"HMC7044\", 0x009700)\n",
    "spi_write(\"HMC7044\", 0x009800)\n",
    "spi_write(\"HMC7044\", 0x009900)\n",
    "spi_write(\"HMC7044\", 0x009A00)\n",
    "spi_write(\"HMC7044\", 0x009BAA)\n",
    "spi_write(\"HMC7044\", 0x009CAA)\n",
    "spi_write(\"HMC7044\", 0x009DAA)\n",
    "spi_write(\"HMC7044\", 0x009EAA)\n",
    "spi_write(\"HMC7044\", 0x009F55) # Update\n",
    "spi_write(\"HMC7044\", 0x00A056) # Update\n",
    "spi_write(\"HMC7044\", 0x00A197)\n",
    "spi_write(\"HMC7044\", 0x00A203)\n",
    "spi_write(\"HMC7044\", 0x00A300)\n",
    "spi_write(\"HMC7044\", 0x00A400)\n",
    "spi_write(\"HMC7044\", 0x00A500) # Update\n",
    "spi_write(\"HMC7044\", 0x00A61C)\n",
    "spi_write(\"HMC7044\", 0x00A700)\n",
    "spi_write(\"HMC7044\", 0x00A822) # Update\n",
    "spi_write(\"HMC7044\", 0x00A900)\n",
    "spi_write(\"HMC7044\", 0x00AB00)\n",
    "spi_write(\"HMC7044\", 0x00AC20)\n",
    "spi_write(\"HMC7044\", 0x00AD00)\n",
    "spi_write(\"HMC7044\", 0x00AE08)\n",
    "spi_write(\"HMC7044\", 0x00AF50)\n",
    "spi_write(\"HMC7044\", 0x00B009) # Update\n",
    "spi_write(\"HMC7044\", 0x00B10D)\n",
    "spi_write(\"HMC7044\", 0x00B200)\n",
    "spi_write(\"HMC7044\", 0x00B300)\n",
    "spi_write(\"HMC7044\", 0x00B500)\n",
    "spi_write(\"HMC7044\", 0x00B600)\n",
    "spi_write(\"HMC7044\", 0x00B700)\n",
    "spi_write(\"HMC7044\", 0x00B800)\n",
    "\n",
    "# Config PLL2\n",
    "spi_write(\"HMC7044\", 0x000100)\n",
    "spi_write(\"HMC7044\", 0x000204)\n",
    "spi_write(\"HMC7044\", 0x00032E)\n",
    "spi_write(\"HMC7044\", 0x000448)\n",
    "spi_write(\"HMC7044\", 0x000540)\n",
    "spi_write(\"HMC7044\", 0x000600)\n",
    "spi_write(\"HMC7044\", 0x000700)\n",
    "spi_write(\"HMC7044\", 0x000901)\n",
    "spi_write(\"HMC7044\", 0x003101)\n",
    "spi_write(\"HMC7044\", 0x003201) # x2_bypass\n",
    "spi_write(\"HMC7044\", 0x003301) # R2_lsb\n",
    "spi_write(\"HMC7044\", 0x003400) # R2_msb\n",
    "spi_write(\"HMC7044\", 0x00352C) # N2_lsb\n",
    "spi_write(\"HMC7044\", 0x003601) # N2_msb\n",
    "spi_write(\"HMC7044\", 0x00370F) # cp_gain\n",
    "spi_write(\"HMC7044\", 0x003818)\n",
    "spi_write(\"HMC7044\", 0x003900)\n",
    "spi_write(\"HMC7044\", 0x003A00)\n",
    "spi_write(\"HMC7044\", 0x003B00)\n",
    "\n",
    "# Config PLL1\n",
    "spi_write(\"HMC7044\", 0x000A17) # Config Input Buffer\n",
    "spi_write(\"HMC7044\", 0x000B17)\n",
    "spi_write(\"HMC7044\", 0x000C17)\n",
    "spi_write(\"HMC7044\", 0x000D17)\n",
    "spi_write(\"HMC7044\", 0x000E07)\n",
    "spi_write(\"HMC7044\", 0x0014E4) # Config PLL1\n",
    "spi_write(\"HMC7044\", 0x001503)\n",
    "spi_write(\"HMC7044\", 0x00160C)\n",
    "spi_write(\"HMC7044\", 0x001700)\n",
    "spi_write(\"HMC7044\", 0x001800)\n",
    "spi_write(\"HMC7044\", 0x001900)\n",
    "spi_write(\"HMC7044\", 0x001A08)\n",
    "spi_write(\"HMC7044\", 0x001B00)\n",
    "spi_write(\"HMC7044\", 0x001C04)\n",
    "spi_write(\"HMC7044\", 0x001D01)\n",
    "spi_write(\"HMC7044\", 0x001E04)\n",
    "spi_write(\"HMC7044\", 0x001F01)\n",
    "spi_write(\"HMC7044\", 0x002004)\n",
    "spi_write(\"HMC7044\", 0x002104)\n",
    "spi_write(\"HMC7044\", 0x002200)\n",
    "spi_write(\"HMC7044\", 0x002610)\n",
    "spi_write(\"HMC7044\", 0x002700)\n",
    "spi_write(\"HMC7044\", 0x00280C)\n",
    "spi_write(\"HMC7044\", 0x002904)\n",
    "spi_write(\"HMC7044\", 0x002A00)\n",
    "\n",
    "# Config SYSREF\n",
    "spi_write(\"HMC7044\", 0x005A00)\n",
    "spi_write(\"HMC7044\", 0x005B06)\n",
    "spi_write(\"HMC7044\", 0x005C00)\n",
    "spi_write(\"HMC7044\", 0x005D01)\n",
    "\n",
    "# Config GPIO\n",
    "spi_write(\"HMC7044\", 0x004600)\n",
    "spi_write(\"HMC7044\", 0x004700)\n",
    "spi_write(\"HMC7044\", 0x004800)\n",
    "spi_write(\"HMC7044\", 0x004900)\n",
    "spi_write(\"HMC7044\", 0x005036)\n",
    "spi_write(\"HMC7044\", 0x005132)\n",
    "spi_write(\"HMC7044\", 0x005200)\n",
    "spi_write(\"HMC7044\", 0x005300)\n",
    "spi_write(\"HMC7044\", 0x005403)\n",
    "\n",
    "# Config Clock Distribution Network\n",
    "spi_write(\"HMC7044\", 0x006400)\n",
    "spi_write(\"HMC7044\", 0x006500)\n",
    "\n",
    "# Config Masks\n",
    "spi_write(\"HMC7044\", 0x007000)\n",
    "spi_write(\"HMC7044\", 0x007110)\n",
    "\n",
    "# Config Output Channel\n",
    "spi_write(\"HMC7044\", 0x00C8F2) # channal 0\n",
    "spi_write(\"HMC7044\", 0x00C904) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x00CA00) # div_msb\n",
    "spi_write(\"HMC7044\", 0x00CB00)\n",
    "spi_write(\"HMC7044\", 0x00CC00)\n",
    "spi_write(\"HMC7044\", 0x00CD00)\n",
    "spi_write(\"HMC7044\", 0x00CE00)\n",
    "spi_write(\"HMC7044\", 0x00CF00)\n",
    "spi_write(\"HMC7044\", 0x00D001)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x00D2FC) # channal 1\n",
    "spi_write(\"HMC7044\", 0x00D300) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x00D401) # div_msb\n",
    "spi_write(\"HMC7044\", 0x00D500)\n",
    "spi_write(\"HMC7044\", 0x00D600)\n",
    "spi_write(\"HMC7044\", 0x00D700)\n",
    "spi_write(\"HMC7044\", 0x00D800)\n",
    "spi_write(\"HMC7044\", 0x00D900)\n",
    "spi_write(\"HMC7044\", 0x00DA30)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x00DCF2) # channal 2\n",
    "spi_write(\"HMC7044\", 0x00DD18) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x00DE00) # div_msb\n",
    "spi_write(\"HMC7044\", 0x00DF00)\n",
    "spi_write(\"HMC7044\", 0x00E000)\n",
    "spi_write(\"HMC7044\", 0x00E100)\n",
    "spi_write(\"HMC7044\", 0x00E200)\n",
    "spi_write(\"HMC7044\", 0x00E300)\n",
    "spi_write(\"HMC7044\", 0x00E411)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x00E6F0) # channal 3\n",
    "spi_write(\"HMC7044\", 0x00E718) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x00E800) # div_msb\n",
    "spi_write(\"HMC7044\", 0x00E900)\n",
    "spi_write(\"HMC7044\", 0x00EA00)\n",
    "spi_write(\"HMC7044\", 0x00EB00)\n",
    "spi_write(\"HMC7044\", 0x00EC00)\n",
    "spi_write(\"HMC7044\", 0x00ED00)\n",
    "spi_write(\"HMC7044\", 0x00EE30)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x00F0F2) # channel 4\n",
    "spi_write(\"HMC7044\", 0x00F103) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x00F200) # div_msb\n",
    "spi_write(\"HMC7044\", 0x00F300)\n",
    "spi_write(\"HMC7044\", 0x00F400)\n",
    "spi_write(\"HMC7044\", 0x00F500)\n",
    "spi_write(\"HMC7044\", 0x00F600)\n",
    "spi_write(\"HMC7044\", 0x00F700)\n",
    "spi_write(\"HMC7044\", 0x00F811)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x00FAF0) # channel 5\n",
    "spi_write(\"HMC7044\", 0x00FB00) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x00FC06) # div_msb\n",
    "spi_write(\"HMC7044\", 0x00FD00)\n",
    "spi_write(\"HMC7044\", 0x00FE00)\n",
    "spi_write(\"HMC7044\", 0x00FF00)\n",
    "spi_write(\"HMC7044\", 0x010000)\n",
    "spi_write(\"HMC7044\", 0x010100)\n",
    "spi_write(\"HMC7044\", 0x010230)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x0104F3) # channal 6 - 1GHz\n",
    "spi_write(\"HMC7044\", 0x010503) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x010600) # div_msb\n",
    "spi_write(\"HMC7044\", 0x010700)\n",
    "spi_write(\"HMC7044\", 0x010800)\n",
    "spi_write(\"HMC7044\", 0x010900)\n",
    "spi_write(\"HMC7044\", 0x010A00)\n",
    "spi_write(\"HMC7044\", 0x010B00)\n",
    "spi_write(\"HMC7044\", 0x010C11)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x010EF1) # channal 7 - 1GHz\n",
    "spi_write(\"HMC7044\", 0x010F03) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x011000) # div_msb\n",
    "spi_write(\"HMC7044\", 0x011100)\n",
    "spi_write(\"HMC7044\", 0x011200)\n",
    "spi_write(\"HMC7044\", 0x011300)\n",
    "spi_write(\"HMC7044\", 0x011400)\n",
    "spi_write(\"HMC7044\", 0x011502)\n",
    "spi_write(\"HMC7044\", 0x011630)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x0118F2) # channal 8\n",
    "spi_write(\"HMC7044\", 0x011918) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x011A00) # div_msb\n",
    "spi_write(\"HMC7044\", 0x011B00)\n",
    "spi_write(\"HMC7044\", 0x011C00)\n",
    "spi_write(\"HMC7044\", 0x011D00)\n",
    "spi_write(\"HMC7044\", 0x011E00)\n",
    "spi_write(\"HMC7044\", 0x011F00)\n",
    "spi_write(\"HMC7044\", 0x012011)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x0122FC) # channal 9\n",
    "spi_write(\"HMC7044\", 0x012300) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x012406) # div_msb\n",
    "spi_write(\"HMC7044\", 0x012500)\n",
    "spi_write(\"HMC7044\", 0x012600)\n",
    "spi_write(\"HMC7044\", 0x012700)\n",
    "spi_write(\"HMC7044\", 0x012800)\n",
    "spi_write(\"HMC7044\", 0x012900)\n",
    "spi_write(\"HMC7044\", 0x012A30)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x012CF2) # channal 10\n",
    "spi_write(\"HMC7044\", 0x012D02) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x012E00) # div_msb\n",
    "spi_write(\"HMC7044\", 0x012F00)\n",
    "spi_write(\"HMC7044\", 0x013000)\n",
    "spi_write(\"HMC7044\", 0x01310F)\n",
    "spi_write(\"HMC7044\", 0x013200)\n",
    "spi_write(\"HMC7044\", 0x013300)\n",
    "spi_write(\"HMC7044\", 0x013401)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x0136FC) # channal 11\n",
    "spi_write(\"HMC7044\", 0x013700) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x013801) # div_msb\n",
    "spi_write(\"HMC7044\", 0x013900)\n",
    "spi_write(\"HMC7044\", 0x013A00)\n",
    "spi_write(\"HMC7044\", 0x013B00)\n",
    "spi_write(\"HMC7044\", 0x013C00)\n",
    "spi_write(\"HMC7044\", 0x013D00)\n",
    "spi_write(\"HMC7044\", 0x013E30)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x0140F3) # channel 12 - 250MHz\n",
    "spi_write(\"HMC7044\", 0x01410C) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x014200) # div_msb\n",
    "spi_write(\"HMC7044\", 0x014300)\n",
    "spi_write(\"HMC7044\", 0x014400)\n",
    "spi_write(\"HMC7044\", 0x014500)\n",
    "spi_write(\"HMC7044\", 0x014600)\n",
    "spi_write(\"HMC7044\", 0x014700)\n",
    "spi_write(\"HMC7044\", 0x014811)\n",
    "\n",
    "spi_write(\"HMC7044\", 0x014AFC) # channel 13\n",
    "spi_write(\"HMC7044\", 0x014B00) # div_lsb\n",
    "spi_write(\"HMC7044\", 0x014C01) # div_msb\n",
    "spi_write(\"HMC7044\", 0x014D00)\n",
    "spi_write(\"HMC7044\", 0x014E00)\n",
    "spi_write(\"HMC7044\", 0x014F00)\n",
    "spi_write(\"HMC7044\", 0x015000)\n",
    "spi_write(\"HMC7044\", 0x015100)\n",
    "spi_write(\"HMC7044\", 0x015230)\n",
    "time.sleep(0.1)\n",
    "\n",
    "# Restart dividers/FSMs\n",
    "spi_write(\"HMC7044\", 0x000102)\n",
    "time.sleep(0.1)\n",
    "spi_write(\"HMC7044\", 0x000100)\n",
    "time.sleep(0.1)\n",
    "print(\"Successfully config.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0b84ee75",
   "metadata": {},
   "outputs": [],
   "source": [
    "###############################################################DAC1###############################################################"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0af69ab6",
   "metadata": {},
   "outputs": [],
   "source": [
    "# 设置DDS1信号频率\n",
    "write_reg(GPIO_data_1, gpio_ch2, 0x0)\n",
    "rd = read_reg(GPIO_dds_freq_1, gpio_ch2)\n",
    "while rd!=1 :\n",
    "    rd = read_reg(GPIO_dds_freq_1, gpio_ch2)\n",
    "write_reg(GPIO_dds_freq_1, gpio_ch1, 1311) # 20MHz\n",
    "\n",
    "# 设置直流量\n",
    "# write_reg(GPIO_data_1, gpio_ch2, 0x1)\n",
    "# write_reg(GPIO_data_1, gpio_ch1, 0x7FFF)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "312e873e",
   "metadata": {},
   "outputs": [],
   "source": [
    "################################################ dac5681_1(内置SYNC)################################################\n",
    "# 关闭外置SYNC\n",
    "write_reg(GPIO_sync_1, gpio_ch1, 0x0)\n",
    "\n",
    "# Hard Reset\n",
    "write_reg(GPIO_adc_rst, gpio_ch1, 0x0)\n",
    "time.sleep(1)\n",
    "write_reg(GPIO_adc_rst, gpio_ch1, 0x1)\n",
    "\n",
    "# 配置DAC\n",
    "spi_write(\"DAC5681_1\", 0x0110) # {2'b DAC_delay, 2'b01;                                            SLFTST_ena, 3'b FIFO_offset}\n",
    "spi_write(\"DAC5681_1\", 0x02C0) # {1'b Twos_comp, 3'b100;                                           4'b0000}\n",
    "spi_write(\"DAC5681_1\", 0x0301) # {DAC_offset_en, SLFTST_err_mask, FIFO_err_mask, Pattern_err_mask; 2'b00, SW_sync, SW_sync_sel}\n",
    "spi_write(\"DAC5681_1\", 0x0400) # {1'b0, SLFTST_err, FIFO_err, Pattern_err;                         4'b0000}\n",
    "spi_write(\"DAC5681_1\", 0x0500) # {SIF4, rev_bus, clkdiv_sync_dis, 1'b0;                            1'b0, DLL_bypass, 2'b0}\n",
    "spi_write(\"DAC5681_1\", 0x060C) # {3'b0, Sleep_A;                                                   BiasLPF_A, 2'b10, DLL_sleep}\n",
    "spi_write(\"DAC5681_1\", 0x07FF) # {4'b DACA_gain;                                                   4'b1111}\n",
    "spi_write(\"DAC5681_1\", 0x0804) # {4'b0000;                                                         1'b0, DLL_restart, 2'b0}\n",
    "spi_write(\"DAC5681_1\", 0x0900) # Reserved\n",
    "spi_write(\"DAC5681_1\", 0x0AC0) # {4'b DLL_delay;                                                   DLL_invclk, 3'b DLL_ifixed}\n",
    "spi_write(\"DAC5681_1\", 0x0B00) # Reserved\n",
    "spi_write(\"DAC5681_1\", 0x0C00) # {2'b0, Offset_sync, 5'b OffsetA(12:8)}\n",
    "spi_write(\"DAC5681_1\", 0x0D00) # {8'b OffsetA(7:0)}\n",
    "spi_write(\"DAC5681_1\", 0x0E00) # {3'b SDO_func_sel, 1'b0;                                          4'b0000}\n",
    "spi_write(\"DAC5681_1\", 0x0F00) # Reserved\n",
    "\n",
    "# 开启DCLK\n",
    "write_reg(GPIO_en_1, gpio_ch1, 0x0)\n",
    "time.sleep(0.001)\n",
    "\n",
    "# 等待DAC-DLL锁定\n",
    "spi_write(\"DAC5681_1\", 0x0800) # {4'b0000;                                                         1'b0, DLL_restart, 2'b0}\n",
    "status0 = spi_read(\"DAC5681_1\", (1<<7)|(0x00&0x1F)) # 等待DLL锁定\n",
    "dll_lock = (status0 & 0x40) >> 6\n",
    "while dll_lock!=1 :\n",
    "    status0 = spi_read(\"DAC5681_1\", (1<<7)|(0x00&0x1F))\n",
    "    dll_lock = (status0 & 0x40) >> 6\n",
    "\n",
    "# 启动内置SYNC    \n",
    "spi_write(\"DAC5681_1\", 0x0303) \n",
    "\n",
    "# 启动LVDS数据\n",
    "write_reg(GPIO_en_1, gpio_ch2, 0x0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "077426de",
   "metadata": {},
   "outputs": [],
   "source": [
    "################################################ dac5681_1(外置SYNC)################################################\n",
    "# 关闭外置SYNC\n",
    "write_reg(GPIO_sync_1, gpio_ch1, 0x0)\n",
    "\n",
    "# Hard Reset\n",
    "write_reg(GPIO_adc_rst, gpio_ch1, 0x0)\n",
    "time.sleep(1)\n",
    "write_reg(GPIO_adc_rst, gpio_ch1, 0x1)\n",
    "\n",
    "# 配置DAC\n",
    "spi_write(\"DAC5681_1\", 0x0110) # {2'b DAC_delay, 2'b01;                                            SLFTST_ena, 3'b FIFO_offset}\n",
    "spi_write(\"DAC5681_1\", 0x02C0) # {1'b Twos_comp, 3'b100;                                           4'b0000}\n",
    "spi_write(\"DAC5681_1\", 0x0300) # {DAC_offset_en, SLFTST_err_mask, FIFO_err_mask, Pattern_err_mask; 2'b00, SW_sync, SW_sync_sel}\n",
    "spi_write(\"DAC5681_1\", 0x0400) # {1'b0, SLFTST_err, FIFO_err, Pattern_err;                         4'b0000}\n",
    "spi_write(\"DAC5681_1\", 0x0500) # {SIF4, rev_bus, clkdiv_sync_dis, 1'b0;                            1'b0, DLL_bypass, 2'b0}\n",
    "spi_write(\"DAC5681_1\", 0x060C) # {3'b0, Sleep_A;                                                   BiasLPF_A, 2'b10, DLL_sleep}\n",
    "spi_write(\"DAC5681_1\", 0x07FF) # {4'b DACA_gain;                                                   4'b1111}\n",
    "spi_write(\"DAC5681_1\", 0x0804) # {4'b0000;                                                         1'b0, DLL_restart, 2'b0}\n",
    "spi_write(\"DAC5681_1\", 0x0900) # Reserved\n",
    "spi_write(\"DAC5681_1\", 0x0AC0) # {4'b DLL_delay;                                                   DLL_invclk, 3'b DLL_ifixed}\n",
    "spi_write(\"DAC5681_1\", 0x0B00) # Reserved\n",
    "spi_write(\"DAC5681_1\", 0x0C00) # {2'b0, Offset_sync, 5'b OffsetA(12:8)}\n",
    "spi_write(\"DAC5681_1\", 0x0D00) # {8'b OffsetA(7:0)}\n",
    "spi_write(\"DAC5681_1\", 0x0E00) # {3'b SDO_func_sel, 1'b0;                                          4'b0000}\n",
    "spi_write(\"DAC5681_1\", 0x0F00) # Reserved\n",
    "\n",
    "# 开启DCLK\n",
    "write_reg(GPIO_en_1, gpio_ch1, 0x0)\n",
    "time.sleep(0.001)\n",
    "\n",
    "# 等待DAC-DLL锁定\n",
    "spi_write(\"DAC5681_1\", 0x0800) # {4'b0000;                                                         1'b0, DLL_restart, 2'b0}\n",
    "status0 = spi_read(\"DAC5681_1\", (1<<7)|(0x00&0x1F)) # 等待DLL锁定\n",
    "dll_lock = (status0 & 0x40) >> 6\n",
    "while dll_lock!=1 :\n",
    "    status0 = spi_read(\"DAC5681_1\", (1<<7)|(0x00&0x1F))\n",
    "    dll_lock = (status0 & 0x40) >> 6\n",
    "\n",
    "# 启动外置SYNC\n",
    "write_reg(GPIO_sync_1, gpio_ch1, 0x2)\n",
    "\n",
    "# 启动LVDS数据\n",
    "write_reg(GPIO_en_1, gpio_ch2, 0x0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "7f72a867",
   "metadata": {},
   "outputs": [],
   "source": [
    "# 调节FPGA端DAC1-DCLK的odelay\n",
    "delay_value = 0\n",
    "rd = read_reg(GPIO_delay_1, gpio_ch2)&0x01\n",
    "while rd!=1 :\n",
    "    rd = read_reg(GPIO_delay_1, gpio_ch2)&0x01\n",
    "write_reg(GPIO_delay_1, gpio_ch1, delay_value)\n",
    "delay_monitor = read_reg(GPIO_delay_1, gpio_ch2)>>1\n",
    "print(f\"The delay value of clk now is {delay_monitor}.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "926f3c90",
   "metadata": {},
   "outputs": [],
   "source": [
    "###############################################################DAC2###############################################################"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2ef2b4b1",
   "metadata": {},
   "outputs": [],
   "source": [
    "# 设置DDS2信号频率\n",
    "write_reg(GPIO_data_2, gpio_ch2, 0x0)\n",
    "rd = read_reg(GPIO_dds_freq_2, gpio_ch2)\n",
    "while rd!=1 :\n",
    "    rd = read_reg(GPIO_dds_freq_2, gpio_ch2)\n",
    "write_reg(GPIO_dds_freq_2, gpio_ch1, 1311) # 20MHz\n",
    "\n",
    "# 设置直流量\n",
    "# write_reg(GPIO_data_2, gpio_ch2, 0x1)\n",
    "# write_reg(GPIO_data_2, gpio_ch1, 0x7FFF)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "8127e649",
   "metadata": {},
   "outputs": [],
   "source": [
    "################################################ dac5681_2(内置SYNC)################################################\n",
    "# 关闭外置SYNC\n",
    "write_reg(GPIO_sync_2, gpio_ch1, 0x0)\n",
    "\n",
    "# Hard Reset\n",
    "write_reg(GPIO_adc_rst, gpio_ch2, 0x0)\n",
    "time.sleep(1)\n",
    "write_reg(GPIO_adc_rst, gpio_ch2, 0x1)\n",
    "\n",
    "# 配置DAC\n",
    "spi_write(\"DAC5681_2\", 0x0110) # {2'b DAC_delay, 2'b01;                                            SLFTST_ena, 3'b FIFO_offset}\n",
    "spi_write(\"DAC5681_2\", 0x02C0) # {1'b Twos_comp, 3'b100;                                           4'b0000}\n",
    "spi_write(\"DAC5681_2\", 0x0301) # {DAC_offset_en, SLFTST_err_mask, FIFO_err_mask, Pattern_err_mask; 2'b00, SW_sync, SW_sync_sel}\n",
    "spi_write(\"DAC5681_1\", 0x0400) # {1'b0, SLFTST_err, FIFO_err, Pattern_err;                         4'b0000}\n",
    "spi_write(\"DAC5681_2\", 0x0500) # {SIF4, rev_bus, clkdiv_sync_dis, 1'b0;                            1'b0, DLL_bypass, 2'b0}\n",
    "spi_write(\"DAC5681_2\", 0x060C) # {3'b0, Sleep_A;                                                   BiasLPF_A, 2'b10, DLL_sleep}\n",
    "spi_write(\"DAC5681_2\", 0x07FF) # {4'b DACA_gain;                                                   4'b1111}\n",
    "spi_write(\"DAC5681_2\", 0x0804) # {4'b0000;                                                         1'b0, DLL_restart, 2'b0}\n",
    "spi_write(\"DAC5681_2\", 0x0900) # Reserved\n",
    "spi_write(\"DAC5681_2\", 0x0AC0) # {4'b DLL_delay;                                                   DLL_invclk, 3'b DLL_ifixed}\n",
    "spi_write(\"DAC5681_2\", 0x0B00) # Reserved\n",
    "spi_write(\"DAC5681_2\", 0x0C00) # {2'b0, Offset_sync, 5'b OffsetA(12:8)}\n",
    "spi_write(\"DAC5681_2\", 0x0D00) # {8'b OffsetA(7:0)}\n",
    "spi_write(\"DAC5681_2\", 0x0E00) # {3'b SDO_func_sel, 1'b0;                                          4'b0000}\n",
    "spi_write(\"DAC5681_2\", 0x0F00) # Reserved\n",
    "\n",
    "# 开启DCLK\n",
    "write_reg(GPIO_en_2, gpio_ch1, 0x0)\n",
    "time.sleep(0.001)\n",
    "\n",
    "# 等待DAC-DLL锁定\n",
    "spi_write(\"DAC5681_2\", 0x0800) # {4'b0000;                                                         1'b0, DLL_restart, 2'b0}\n",
    "status0 = spi_read(\"DAC5681_2\", (1<<7)|(0x00&0x1F)) # 等待DLL锁定\n",
    "dll_lock = (status0 & 0x40) >> 6\n",
    "while dll_lock!=1 :\n",
    "    status0 = spi_read(\"DAC5681_2\", (1<<7)|(0x00&0x1F))\n",
    "    dll_lock = (status0 & 0x40) >> 6\n",
    "\n",
    "# 启动内置SYNC    \n",
    "spi_write(\"DAC5681_2\", 0x0303) \n",
    "\n",
    "# 启动LVDS数据\n",
    "write_reg(GPIO_en_2, gpio_ch2, 0x0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "83f0589e",
   "metadata": {},
   "outputs": [],
   "source": [
    "################################################ dac5681_2(外置SYNC)################################################\n",
    "# 关闭外置SYNC\n",
    "write_reg(GPIO_sync_2, gpio_ch1, 0x0)\n",
    "\n",
    "# Hard Reset\n",
    "write_reg(GPIO_adc_rst, gpio_ch2, 0x0)\n",
    "time.sleep(1)\n",
    "write_reg(GPIO_adc_rst, gpio_ch2, 0x1)\n",
    "\n",
    "# 配置DAC\n",
    "spi_write(\"DAC5681_2\", 0x0110) # {2'b DAC_delay, 2'b01;                                            SLFTST_ena, 3'b FIFO_offset}\n",
    "spi_write(\"DAC5681_2\", 0x02C0) # {1'b Twos_comp, 3'b100;                                           4'b0000}\n",
    "spi_write(\"DAC5681_2\", 0x0300) # {DAC_offset_en, SLFTST_err_mask, FIFO_err_mask, Pattern_err_mask; 2'b00, SW_sync, SW_sync_sel}\n",
    "spi_write(\"DAC5681_1\", 0x0400) # {1'b0, SLFTST_err, FIFO_err, Pattern_err;                         4'b0000}\n",
    "spi_write(\"DAC5681_2\", 0x0500) # {SIF4, rev_bus, clkdiv_sync_dis, 1'b0;                            1'b0, DLL_bypass, 2'b0}\n",
    "spi_write(\"DAC5681_2\", 0x060C) # {3'b0, Sleep_A;                                                   BiasLPF_A, 2'b10, DLL_sleep}\n",
    "spi_write(\"DAC5681_2\", 0x07FF) # {4'b DACA_gain;                                                   4'b1111}\n",
    "spi_write(\"DAC5681_2\", 0x0804) # {4'b0000;                                                         1'b0, DLL_restart, 2'b0}\n",
    "spi_write(\"DAC5681_2\", 0x0900) # Reserved\n",
    "spi_write(\"DAC5681_2\", 0x0AC0) # {4'b DLL_delay;                                                   DLL_invclk, 3'b DLL_ifixed}\n",
    "spi_write(\"DAC5681_2\", 0x0B00) # Reserved\n",
    "spi_write(\"DAC5681_2\", 0x0C00) # {2'b0, Offset_sync, 5'b OffsetA(12:8)}\n",
    "spi_write(\"DAC5681_2\", 0x0D00) # {8'b OffsetA(7:0)}\n",
    "spi_write(\"DAC5681_2\", 0x0E00) # {3'b SDO_func_sel, 1'b0;                                          4'b0000}\n",
    "spi_write(\"DAC5681_2\", 0x0F00) # Reserved\n",
    "\n",
    "# 开启DCLK\n",
    "write_reg(GPIO_en_2, gpio_ch1, 0x0)\n",
    "time.sleep(0.001)\n",
    "\n",
    "# 等待DAC-DLL锁定\n",
    "spi_write(\"DAC5681_2\", 0x0800) # {4'b0000;                                                         1'b0, DLL_restart, 2'b0}\n",
    "status0 = spi_read(\"DAC5681_2\", (1<<7)|(0x00&0x1F)) # 等待DLL锁定\n",
    "dll_lock = (status0 & 0x40) >> 6\n",
    "while dll_lock!=1 :\n",
    "    status0 = spi_read(\"DAC5681_2\", (1<<7)|(0x00&0x1F))\n",
    "    dll_lock = (status0 & 0x40) >> 6\n",
    "\n",
    "# 启动外置SYNC\n",
    "write_reg(GPIO_sync_2, gpio_ch1, 0x2)\n",
    "\n",
    "# 启动LVDS数据\n",
    "write_reg(GPIO_en_2, gpio_ch2, 0x0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "c48faeab",
   "metadata": {},
   "outputs": [],
   "source": [
    "# 调节FPGA端DAC2-DCLK的odelay\n",
    "delay_value = 0\n",
    "rd = read_reg(GPIO_delay_2, gpio_ch2)&0x01\n",
    "while rd!=1 :\n",
    "    rd = read_reg(GPIO_delay_2, gpio_ch2)&0x01\n",
    "write_reg(GPIO_delay_2, gpio_ch1, delay_value)\n",
    "delay_monitor = read_reg(GPIO_delay_2, gpio_ch2)>>1\n",
    "print(f\"The delay value of clk now is {delay_monitor}.\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
