

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Fri Mar 20 22:26:32 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline0
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.086|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  217111|  217111|  217111|  217111|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- conv_layer1_neurons_loop          |  217110|  217110|     36185|          -|          -|     6|    no    |
        | + conv_layer1_biases_outer_loop    |     960|     960|        32|          -|          -|    30|    no    |
        |  ++ conv_layer1_biases_inner_loop  |      30|      30|         1|          -|          -|    30|    no    |
        | + conv_layer1_kernel_1_loop        |   33360|   33360|      1112|          -|          -|    30|    no    |
        |  ++ conv_layer1_kernel_2_loop      |    1110|    1110|        37|          -|          -|    30|    no    |
        |   +++ conv_layer1_kernel_3_loop    |      33|      33|        11|          -|          -|     3|    no    |
        |    ++++ conv_layer1_kernel_4_loop  |       9|       9|         3|          -|          -|     3|    no    |
        | + conv_layer1_relu_outer_loop      |    1860|    1860|        62|          -|          -|    30|    no    |
        |  ++ conv_layer1_relu_inner_loop    |      60|      60|         2|          -|          -|    30|    no    |
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     781|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       7|       5|
|Multiplexer      |        -|      -|       -|     250|
|Register         |        -|      -|     207|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     214|    1036|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |        Memory        |             Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |conv_1_biases_V_U     |conv_layer1_conv_1_biases_V     |        0|  3|   1|     6|    3|     1|           18|
    |conv_1_weights_V_0_U  |conv_layer1_conv_1_weights_V_0  |        0|  4|   4|    54|    4|     1|          216|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                 |                                |        0|  7|   5|    60|    7|     2|          234|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |r_V_12_fu_676_p2               |     *    |      0|  0|  41|           4|           8|
    |accumulation_V_fu_763_p2       |     +    |      0|  0|  15|           8|           8|
    |col_4_fu_474_p2                |     +    |      0|  0|  15|           5|           1|
    |col_5_fu_960_p2                |     +    |      0|  0|  15|           5|           1|
    |col_6_fu_897_p2                |     +    |      0|  0|  15|           5|           1|
    |i_6_fu_573_p2                  |     +    |      0|  0|  12|           1|           3|
    |j_3_fu_648_p2                  |     +    |      0|  0|  12|           3|           1|
    |p_4_fu_316_p2                  |     +    |      0|  0|  12|           3|           1|
    |p_Val2_3_fu_712_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_8_fu_407_p2             |     +    |      0|  0|  10|           2|           2|
    |p_Val2_9_fu_852_p2             |     +    |      0|  0|  15|           8|           8|
    |ret_V_6_fu_838_p2              |     +    |      0|  0|  16|           9|           9|
    |ret_V_fu_749_p2                |     +    |      0|  0|  16|           9|           9|
    |row_4_fu_423_p2                |     +    |      0|  0|  15|           5|           1|
    |row_5_fu_909_p2                |     +    |      0|  0|  15|           5|           1|
    |row_6_fu_551_p2                |     +    |      0|  0|  15|           5|           1|
    |tmp_431_fu_433_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_433_fu_510_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_435_fu_484_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_436_fu_919_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_438_fu_970_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_439_fu_610_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_440_fu_583_p2              |     +    |      0|  0|  15|           7|           7|
    |tmp_444_fu_658_p2              |     +    |      0|  0|  15|           7|           7|
    |tmp_66_fu_500_p2               |     +    |      0|  0|  15|           2|           5|
    |tmp_70_fu_600_p2               |     +    |      0|  0|  15|           5|           2|
    |tmp_72_fu_567_p2               |     +    |      0|  0|  15|           5|           5|
    |tmp_77_fu_630_p2               |     +    |      0|  0|  15|           5|           5|
    |tmp_427_fu_343_p2              |     -    |      0|  0|  15|           6|           6|
    |tmp_430_fu_377_p2              |     -    |      0|  0|  16|           9|           9|
    |tmp_432_fu_462_p2              |     -    |      0|  0|  21|          14|          14|
    |tmp_434_fu_539_p2              |     -    |      0|  0|  21|          14|          14|
    |tmp_437_fu_948_p2              |     -    |      0|  0|  21|          14|          14|
    |tmp_441_fu_594_p2              |     -    |      0|  0|  15|           7|           7|
    |overflow_11_fu_873_p2          |    and   |      0|  0|   6|           1|           1|
    |underflow_11_fu_885_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_782_p2            |    and   |      0|  0|   6|           1|           1|
    |exitcond1_fu_494_p2            |   icmp   |      0|  0|  11|           5|           2|
    |exitcond2_fu_545_p2            |   icmp   |      0|  0|  11|           5|           2|
    |exitcond3_fu_561_p2            |   icmp   |      0|  0|   9|           3|           2|
    |exitcond4_fu_624_p2            |   icmp   |      0|  0|   9|           3|           2|
    |exitcond5_fu_310_p2            |   icmp   |      0|  0|   9|           3|           3|
    |exitcond6_fu_417_p2            |   icmp   |      0|  0|  11|           5|           3|
    |exitcond8_fu_468_p2            |   icmp   |      0|  0|  11|           5|           3|
    |exitcond9_fu_903_p2            |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_fu_954_p2             |   icmp   |      0|  0|  11|           5|           3|
    |tmp_68_fu_984_p2               |   icmp   |      0|  0|  11|           8|           1|
    |brmerge4_fu_800_p2             |    or    |      0|  0|   6|           1|           1|
    |output_V_load_s_fu_990_p3      |  select  |      0|  0|   7|           1|           7|
    |p_Val2_28_cast_fu_395_p3       |  select  |      0|  0|   2|           1|           2|
    |p_Val2_47_be_fu_822_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_4_fu_734_p3             |  select  |      0|  0|   8|           1|           8|
    |p_mux_fu_806_p3                |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_814_p3                  |  select  |      0|  0|   9|           1|           9|
    |phitmp_fu_726_p3               |  select  |      0|  0|   8|           1|           8|
    |brmerge3_fu_788_p2             |    xor   |      0|  0|   6|           1|           1|
    |brmerge_fu_891_p2              |    xor   |      0|  0|   6|           1|           1|
    |signbit_i_i54_0_not_fu_794_p2  |    xor   |      0|  0|   6|           1|           2|
    |tmp_338_fu_867_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_76_fu_879_p2               |    xor   |      0|  0|   6|           1|           2|
    |tmp_86_fu_776_p2               |    xor   |      0|  0|   6|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 781|         316|         317|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  85|         17|    1|         17|
    |col2_reg_230          |   9|          2|    5|         10|
    |col4_reg_299          |   9|          2|    5|         10|
    |col_reg_207           |   9|          2|    5|         10|
    |i_reg_254             |   9|          2|    3|          6|
    |j_reg_277             |   9|          2|    3|          6|
    |output_V_address0     |  33|          6|   13|         78|
    |output_V_d0           |  33|          6|    8|         48|
    |p_Val2_1_reg_265      |   9|          2|    8|         16|
    |p_Val2_s_204_reg_242  |   9|          2|    8|         16|
    |p_reg_184             |   9|          2|    3|          6|
    |row1_reg_218          |   9|          2|    5|         10|
    |row3_reg_288          |   9|          2|    5|         10|
    |row_reg_196           |   9|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 250|         51|   77|        253|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  16|   0|   16|          0|
    |brmerge_reg_1130          |   1|   0|    1|          0|
    |col2_reg_230              |   5|   0|    5|          0|
    |col4_reg_299              |   5|   0|    5|          0|
    |col_5_reg_1155            |   5|   0|    5|          0|
    |col_reg_207               |   5|   0|    5|          0|
    |i_6_reg_1078              |   3|   0|    3|          0|
    |i_reg_254                 |   3|   0|    3|          0|
    |j_3_reg_1101              |   3|   0|    3|          0|
    |j_reg_277                 |   3|   0|    3|          0|
    |output_V_addr_4_reg_1160  |  13|   0|   13|          0|
    |output_V_addr_5_reg_1088  |  13|   0|   13|          0|
    |overflow_11_reg_1122      |   1|   0|    1|          0|
    |p_4_reg_1006              |   3|   0|    3|          0|
    |p_Val2_1_reg_265          |   8|   0|    8|          0|
    |p_Val2_4_reg_1111         |   8|   0|    8|          0|
    |p_Val2_8_cast_reg_1028    |   8|   0|    8|          0|
    |p_Val2_s_204_reg_242      |   8|   0|    8|          0|
    |p_reg_184                 |   3|   0|    3|          0|
    |row1_reg_218              |   5|   0|    5|          0|
    |row3_reg_288              |   5|   0|    5|          0|
    |row_4_reg_1036            |   5|   0|    5|          0|
    |row_5_reg_1142            |   5|   0|    5|          0|
    |row_reg_196               |   5|   0|    5|          0|
    |tmp_432_reg_1041          |  13|   0|   14|          1|
    |tmp_434_reg_1057          |  13|   0|   14|          1|
    |tmp_437_reg_1147          |  13|   0|   14|          1|
    |tmp_441_reg_1083          |   7|   0|    7|          0|
    |tmp_495_cast_reg_1016     |   7|   0|    7|          0|
    |tmp_498_cast_reg_1021     |   9|   0|   10|          1|
    |tmp_72_reg_1073           |   5|   0|    5|          0|
    |underflow_11_reg_1126     |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 207|   0|  211|          4|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|input_V_address0   | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    8|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |   13|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |    8|  ap_memory |   output_V   |     array    |
|output_V_q0        |  in |    8|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

