{"Source Block": ["hdl/library/axi_dmac/data_mover.v@182:198@HdlStmProcess", "\n/*\n * If req_sync_transfer_start is set all incoming beats will be skipped until\n * one has s_axi_sync set. This will be the first beat that is passsed through.\n */\nalways @(posedge clk) begin\n  if (m_axi_valid == 1'b1) begin\n    needs_sync <= 1'b0;\n  end else if (req_ready == 1'b1) begin\n    needs_sync <= req_sync_transfer_start;\n  end\nend\n\n// If we want to support zero delay between transfers we have to assert\n// req_ready on the same cycle on which the last load happens.\nassign last_load = m_axi_valid && last_eot && eot;\nassign req_ready = last_load || ~active || (transfer_abort_s & rewind_req_ready);\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[188, "  if (m_axi_valid == 1'b1) begin\n"], [189, "    needs_sync <= 1'b0;\n"], [190, "  end else if (req_ready == 1'b1) begin\n"]], "Add": [[190, "  if (req_ready == 1'b1) begin\n"], [191, "  end else if (m_axi_valid == 1'b1) begin\n"], [191, "    needs_sync <= 1'b0;\n"]]}}