{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1911, "design__instance__area": 15621.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013451188569888473, "power__switching__total": 0.0006712920148856938, "power__leakage__total": 1.4326267283593097e-08, "power__total": 0.0020164253655821085, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.6771069452334738, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.827052449934769, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32308800993516407, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.6420203439493233, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.5495252186612065, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.278583497489064, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8161098694499811, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.0879256692341315, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -76.63316598201061, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.0879256692341315, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 30, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.34014328427738744, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.258875594954658, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11487661147488804, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.8672870445073992, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 15, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.5858103057343353, "clock__skew__worst_setup": 1.2443550986272203, "timing__hold__ws": 0.11211237810999845, "timing__setup__ws": -4.32218806312595, "timing__hold__tns": 0, "timing__setup__tns": -82.7156748729544, "timing__hold__wns": 0, "timing__setup__wns": -4.32218806312595, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 90, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1911, "design__instance__area__stdcell": 15621.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.805276, "design__instance__utilization__stdcell": 0.805276, "design__instance__count__class:buffer": 258, "design__instance__count__class:inverter": 38, "design__instance__count__class:sequential_cell": 190, "design__instance__count__class:multi_input_combinational_cell": 829, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 882, "design__instance__count__class:tap_cell": 265, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 37762.7, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 295, "design__instance__count__class:clock_buffer": 17, "design__instance__count__class:clock_inverter": 15, "design__instance__count__setup_buffer": 31, "design__instance__count__hold_buffer": 40, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 2, "design__instance__count__class:antenna_cell": 4, "route__net": 1734, "route__net__special": 2, "route__drc_errors__iter:1": 9, "route__wirelength__iter:1": 42972, "route__drc_errors__iter:2": 6, "route__wirelength__iter:2": 42961, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 42959, "route__drc_errors__iter:4": 72, "route__wirelength__iter:4": 42956, "route__drc_errors__iter:5": 11, "route__wirelength__iter:5": 42956, "route__drc_errors__iter:6": 9, "route__wirelength__iter:6": 42955, "route__drc_errors__iter:7": 8, "route__wirelength__iter:7": 42955, "route__drc_errors__iter:8": 5, "route__wirelength__iter:8": 42958, "route__drc_errors__iter:9": 5, "route__wirelength__iter:9": 42958, "route__drc_errors__iter:10": 0, "route__wirelength__iter:10": 42952, "route__drc_errors": 0, "route__wirelength": 42959, "route__vias": 11499, "route__vias__singlecut": 11499, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 372.74, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6612831580605691, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.8017348123428827, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31972564389884134, "timing__setup__ws__corner:min_tt_025C_1v80": 1.766781437825455, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.520323132640902, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.232302517131019, "timing__hold__ws__corner:min_ss_100C_1v60": 0.827253178263298, "timing__setup__ws__corner:min_ss_100C_1v60": -3.868977248087891, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -71.28645253646556, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.868977248087891, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.32941725279967726, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.2443550986272203, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11211237810999845, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.9346038651971607, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.6978284814180302, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.8517368162954988, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32525100200406365, "timing__setup__ws__corner:max_tt_025C_1v80": 1.509937995152544, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.5858103057343353, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.323524216573876, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8040406346079397, "timing__setup__ws__corner:max_ss_100C_1v60": -4.32218806312595, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -82.7156748729544, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.32218806312595, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3541221027757908, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.2740041604498802, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11714712864676355, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.7885975429209457, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79873, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79964, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00126567, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00110998, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000330934, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00110998, "design_powergrid__voltage__worst": 0.00110998, "design_powergrid__voltage__worst__net:VPWR": 1.79873, "design_powergrid__drop__worst": 0.00126567, "design_powergrid__drop__worst__net:VPWR": 0.00126567, "design_powergrid__voltage__worst__net:VGND": 0.00110998, "design_powergrid__drop__worst__net:VGND": 0.00110998, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000359, "ir__drop__worst": 0.00127, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}