
****** PlanAhead v14.2
  **** Build 194362 by xbuild on Fri Jul 20 18:52:36 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 7 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/shyam/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/shyam/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/shyam/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Documents and Settings/shya/Desktop/cy project/new hrid fx3 fpga project/for SP6/100 MHz/last mint in 100 mhz/all signlas added/zlp and partial flag 32 bit in watermark 4/fpga_write/pa.fromHdl.tcl}
# create_project -name fpga_write -dir "C:/Documents and Settings/shya/Desktop/cy project/new hrid fx3 fpga project/for SP6/100 MHz/last mint in 100 mhz/all signlas added/zlp and partial flag 32 bit in watermark 4/fpga_write/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [C:/shyam/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/shyam/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/shyam/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/shyam/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/shyam/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/shyam/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 331.797 ; gain = 30.684
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "fpga_master.ucf" [current_fileset -constrset]
Adding file 'C:/Documents and Settings/shya/Desktop/cy project/new hrid fx3 fpga project/for SP6/100 MHz/last mint in 100 mhz/all signlas added/zlp and partial flag 32 bit in watermark 4/fpga_write/fpga_master.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ipcore_dir/clk_wiz_v3_6.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {test.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top fpga_master $srcset
# add_files [list {fpga_master.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/shyam/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/shyam/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Documents and Settings/shya/Desktop/cy project/new hrid fx3 fpga project/for SP6/100 MHz/last mint in 100 mhz/all signlas added/zlp and partial flag 32 bit in watermark 4/fpga_write/ipcore_dir/clk_wiz_v3_6.vhd" into library work
Loading clock regions from C:/shyam/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/shyam/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/shyam/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/shyam/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/shyam/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/shyam/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/shyam/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Documents and Settings/shya/Desktop/cy project/new hrid fx3 fpga project/for SP6/100 MHz/last mint in 100 mhz/all signlas added/zlp and partial flag 32 bit in watermark 4/fpga_write/fpga_master.ucf]
Finished Parsing UCF File [C:/Documents and Settings/shya/Desktop/cy project/new hrid fx3 fpga project/for SP6/100 MHz/last mint in 100 mhz/all signlas added/zlp and partial flag 32 bit in watermark 4/fpga_write/fpga_master.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c62a96df
open_rtl_design: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 438.906 ; gain = 105.594
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
