[2025-09-17 17:14:56] START suite=cs trace=streaming_phase4_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2662119 heartbeat IPC: 3.756 cumulative IPC: 3.756 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5135618 heartbeat IPC: 4.043 cumulative IPC: 3.894 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5135618 cumulative IPC: 3.894 (Simulation time: 00 hr 00 min 34 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5135618 cumulative IPC: 3.894 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 17167106 heartbeat IPC: 0.8312 cumulative IPC: 0.8312 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29937580 heartbeat IPC: 0.7831 cumulative IPC: 0.8064 (Simulation time: 00 hr 01 min 50 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 42837562 heartbeat IPC: 0.7752 cumulative IPC: 0.7957 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 55872891 heartbeat IPC: 0.7671 cumulative IPC: 0.7884 (Simulation time: 00 hr 03 min 02 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 69239882 heartbeat IPC: 0.7481 cumulative IPC: 0.78 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 83527856 heartbeat IPC: 0.6999 cumulative IPC: 0.7654 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 98286676 heartbeat IPC: 0.6776 cumulative IPC: 0.7515 (Simulation time: 00 hr 05 min 19 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 114590823 heartbeat IPC: 0.6133 cumulative IPC: 0.7309 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 128468202 heartbeat IPC: 0.7206 cumulative IPC: 0.7297 (Simulation time: 00 hr 07 min 51 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 137402321 cumulative IPC: 0.7278 (Simulation time: 00 hr 09 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 137402321 cumulative IPC: 0.7278 (Simulation time: 00 hr 09 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7278 instructions: 100000001 cycles: 137402321
CPU 0 Branch Prediction Accuracy: 97.37% MPKI: 0.2182 Average ROB Occupancy at Mispredict: 4866
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00994
BRANCH_INDIRECT: 0.1997
BRANCH_CONDITIONAL: 0.00854
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 820720
LQ_STALL: 191770
SQ_STALL: 153938


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 299.58493
REPLAY_LOAD: 157.54193
NON_REPLAY_LOAD: 40.17611

== Total ==
ADDR_TRANS: 234575
REPLAY_LOAD: 195352
NON_REPLAY_LOAD: 390793

== Counts ==
ADDR_TRANS: 783
REPLAY_LOAD: 1240
NON_REPLAY_LOAD: 9727

cpu0->cpu0_STLB TOTAL        ACCESS:     970340 HIT:     949233 MISS:      21107 MSHR_MERGE:          4
cpu0->cpu0_STLB LOAD         ACCESS:     970340 HIT:     949233 MISS:      21107 MSHR_MERGE:          4
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 408.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4402341 HIT:    3628764 MISS:     773577 MSHR_MERGE:     129763
cpu0->cpu0_L2C LOAD         ACCESS:    2771596 HIT:    2598528 MISS:     173068 MSHR_MERGE:      17540
cpu0->cpu0_L2C RFO          ACCESS:     144840 HIT:      80155 MISS:      64685 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:    1144465 HIT:     648784 MISS:     495681 MSHR_MERGE:     112220
cpu0->cpu0_L2C WRITE        ACCESS:     299687 HIT:     298697 MISS:        990 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      41753 HIT:       2600 MISS:      39153 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1062999 ISSUED:    1062867 USEFUL:     336066 USELESS:      16625
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8225535 HIT:    5691252 MISS:    2534283 MSHR_MERGE:     528679
cpu0->cpu0_L1I LOAD         ACCESS:    8225535 HIT:    5691252 MISS:    2534283 MSHR_MERGE:     528679
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.48 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19800188 HIT:   17547063 MISS:    2253125 MSHR_MERGE:    1218811
cpu0->cpu0_L1D LOAD         ACCESS:   13753326 HIT:   12372749 MISS:    1380577 MSHR_MERGE:     614583
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     910291 HIT:     705842 MISS:     204449 MSHR_MERGE:     122734
cpu0->cpu0_L1D WRITE        ACCESS:    5087343 HIT:    4461305 MISS:     626038 MSHR_MERGE:     481186
cpu0->cpu0_L1D TRANSLATION  ACCESS:      49228 HIT:       7167 MISS:      42061 MSHR_MERGE:        308
cpu0->cpu0_L1D PREFETCH REQUESTED:     966634 ISSUED:     910291 USEFUL:      47187 USELESS:      12851
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 35.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6559916 HIT:    6087075 MISS:     472841 MSHR_MERGE:     198401
cpu0->cpu0_ITLB LOAD         ACCESS:    6559916 HIT:    6087075 MISS:     472841 MSHR_MERGE:     198401
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.206 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18321656 HIT:   17362631 MISS:     959025 MSHR_MERGE:     263125
cpu0->cpu0_DTLB LOAD         ACCESS:   18321656 HIT:   17362631 MISS:     959025 MSHR_MERGE:     263125
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.85 cycles
cpu0->LLC TOTAL        ACCESS:     757230 HIT:     214718 MISS:     542512 MSHR_MERGE:       5283
cpu0->LLC LOAD         ACCESS:     155528 HIT:      66404 MISS:      89124 MSHR_MERGE:        149
cpu0->LLC RFO          ACCESS:      64682 HIT:      20632 MISS:      44050 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     383461 HIT:       9319 MISS:     374142 MSHR_MERGE:       5134
cpu0->LLC WRITE        ACCESS:     114406 HIT:     113143 MISS:       1263 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      39153 HIT:       5220 MISS:      33933 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      80442
  ROW_BUFFER_MISS:     455519
  AVG DBUS CONGESTED CYCLE: 6.557
Channel 0 WQ ROW_BUFFER_HIT:       9422
  ROW_BUFFER_MISS:      54148
  FULL:          0
Channel 0 REFRESHES ISSUED:      11451

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       518853       162403        36428        18326
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           53          127          387        12722
  STLB miss resolved @ L2C                0           32          293          789         3026
  STLB miss resolved @ LLC                0           42          445         1983         4115
  STLB miss resolved @ MEM                0           52         1450         4282        27064

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             116141        16081       291509         3055         2194
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            2           36           97          384
  STLB miss resolved @ L2C                2            5           48           75          131
  STLB miss resolved @ LLC                3            2           46          207          185
  STLB miss resolved @ MEM               31            9          167          410         1860
[2025-09-17 17:24:02] END   suite=cs trace=streaming_phase4_core2 (rc=0)
