 ** Message System Log
 ** Database: 
 ** Date:   Sat Jul 16 17:24:18 2022


****************
Macro Parameters
****************

Name                            : SRAM_DATA_IO
Family                          : PA3LC
Output Format                   : VERILOG
Type                            : Bi-directional Buffers
Variation                       : Special
Enable Polarity                 : Active High
Width                           : 16
Technology                      : LVCMOS33

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      0  Total:   3072   (0.00%)
    IO (W/ clocks)             Used:     16  Total:    100   (16.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/Clyde/Clyde/smartgen\SRAM_DATA_IO\SRAM_DATA_IO.v.

 ** Log Ended:   Sat Jul 16 17:24:19 2022

