Altera, Inc.2011. Increasing productivity with Quartus II incremental compilation. http://www.altera.com/support/software/incremental/sof-qts-increment-comp.html.
R. Amerson , R. Carter , W. Culbertson , P. Kuekes , G. Snider , Lyle Albertson, Plasma: an FPGA for million gate systems, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.10-16, February 11-13, 1996, Monterey, California, USA[doi>10.1145/228370.228372]
David Andrews , Douglas Niehaus , Peter Ashenden, Programming Models for Hybrid CPU/FPGA Chips, Computer, v.37 n.1, p.118-120, January 2004[doi>10.1109/MC.2004.1260732]
Peter M. Athanas , Harvey F. Silverman, Processor reconfiguration through instruction-set metamorphosis, Computer, v.26 n.3, p.11-18, March 1993[doi>10.1109/2.204677]
Lars Bauer , Muhammad Shafique , Jörg Henkel, Run-time instruction set selection in a transmutable embedded processor, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391486]
Antonio Carlos S. Beck , Luigi Carro, Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065771]
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Cifuentes, C.1994. Reverse compilation techniques. Ph.D. thesis, Queensland University of Technology.
Cristina Cifuentes, Structuring Decompiled Graphs, Proceedings of the 6th International Conference on Compiler Construction, p.91-105, April 24-26, 1996
Cristina Cifuentes , Mike Van Emmerik, UQBT: Adaptable Binary Translation at Low Cost, Computer, v.33 n.3, p.60-66, March 2000[doi>10.1109/2.825697]
Nathan Clark , Manjunath Kudlur , Hyunchul Park , Scott Mahlke , Krisztian Flautner, Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.30-40, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.5]
James Coole , Greg Stitt, Intermediate fabrics: virtual architectures for circuit portability and fast placement and routing, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1878966]
Diniz, P., Hall, M., Park, J., So, B., and Ziegler, H.2005. Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis system.Microprocess. Microsyst. 29, 2-3, (Special Issue on FPGA Tools and Techniques) 51--62.
Mike Van Emmerik , Trent Waddington, Using a Decompiler for Real-World Source Recovery, Proceedings of the 11th Working Conference on Reverse Engineering, p.27-36, November 08-12, 2004
Joseph A. Fisher, Customized instruction-sets for embedded processors, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.253-257, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309923]
GiDEL2011. GiDEL PROC boards. http://www.gidel.com/PROCBoards.htm.
Seth Copen Goldstein , Herman Schmit , Matthew Moe , Mihai Budiu , Srihari Cadambi , R. Reed Taylor , Ronald Laufer, PipeRench: a co/processor for streaming multimedia acceleration, Proceedings of the 26th annual international symposium on Computer architecture, p.28-39, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300982]
Eike Grimpe , Frank Oppenheimer, Extending the SystemC synthesis subset by object-oriented features, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944652]
Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
Sumit Gupta , Nikil Dutt , Rajesh Gupta , Alex Nicolau, SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations, Proceedings of the 16th International Conference on VLSI Design, p.461, January 04-08, 2003
Scott Hauck , Thomas W. Fry , Matthew M. Hosler , Jeffrey P. Kao, The chimaera reconfigurable functional unit, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.206-217, February 2004[doi>10.1109/TVLSI.2003.821545]
J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
Mark D. Hill , James R. Larus , Alvin R. Lebeck , Madhusudhan Talluri , David A. Wood, Wisconsin Architectural Research Tool Set, ACM SIGARCH Computer Architecture News, v.21 n.4, p.8-10, Sept. 1993[doi>10.1145/165496.165500]
Brian Holland , Karthik Nagarajan , Chris Conger , Adam Jacobs , Alan D. George, RAT: a methodology for predicting performance in application design migration to FPGAs, Proceedings of the 1st international workshop on High-performance reconfigurable computing technology and applications: held in conjunction with SC07, November 11-11, 2007, Reno, Nevada[doi>10.1145/1328554.1328560]
Impulse Accelerated Technologies, Inc.2011. Impulse c. http://www.impulseaccelerated.com/.
Hyunuk Jung , Soonhoi Ha, Hardware synthesis from coarse-grained dataflow specification for fast HW/SW cosynthesis, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016730]
Dirk Koch , Christian Haubelt , Jürgen Teich, Efficient hardware checkpointing: concepts, overhead analysis, and implementation, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA[doi>10.1145/1216919.1216950]
Kayhan Küçükçakar, An ASIP design methodology for embedded systems, Proceedings of the seventh international workshop on Hardware/software codesign, p.17-21, March 1999, Rome, Italy[doi>10.1145/301177.301190]
Lu, J., Chen, H., Yew, P.-C., and chung Hsu, W.2004. Design and implementation of a lightweight dynamic optimization system.J. Instruc.-Level Parallel. 6, 1--24.
Ludwig, S.2005. Fast hardware synthesis tools and a reconfigurable coprocessor. Ph.D. thesis, ETH Zurich.
Roman Lysecky , Greg Stitt , Frank Vahid, Warp Processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.659-681, July 2006[doi>10.1145/1142980.1142986]
Roman Lysecky , Frank Vahid , Sheldon X. -D. Tan, A Study of the Scalability of On-Chip Routing for Just-in-Time FPGA Compilation, Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.57-62, April 18-20, 2005[doi>10.1109/FCCM.2005.12]
Mentor Graphics Corp.2011. Catapult c synthesis. http://www.mentor.com/esl/catapult/overview.
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Gaurav Mittal , David C. Zaretsky , Xiaoyong Tang , P. Banerjee, Automatic translation of software binaries onto FPGAs, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996678]
Nallatech, Inc.2011. Nallatech PCI express cards. http://www.nallatech.com/pci-express-cards.html.
SRC Computers, LLC.2011. SRC MAP processor. http://www.srccomp.com/techpubs/map.asp.
G. Stiff , F. Vahid, New decompilation techniques for binary-level co-processor generation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.547-554, November 06-10, 2005, San Jose, CA
Greg Stitt , Roman Lysecky , Frank Vahid, Dynamic hardware/software partitioning: a first approach, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775896]
Greg Stitt , Zhi Guo , Walid Najjar , Frank Vahid, Techniques for synthesizing binaries to an advanced register/memory structure, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046208]
Greg Stitt , Frank Vahid , Gordon McGregor , Brian Einloth, Hardware/software partitioning of software binaries: a case study of H.264 decode, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084905]
Jason Villarreal , Adrian Park , Walid Najjar , Robert Halstead, Designing Modular Hardware Accelerators in C with ROCCC 2.0, Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, p.127-134, May 02-04, 2010[doi>10.1109/FCCM.2010.28]
Wind River2011. Wind river vxworks. http://www.windriver.com/products/vxworks/.
Xilinx, Inc.2011. Xilinx virtex 5 fxt. http://www.xilinx.com/products/virtex5/fxt.htm.
XtremeData, Inc.2011. Xtremedata accelerators. http://www.xtremedata.com/products/accelerators.
Weifeng Zhang , Brad Calder , Dean M. Tullsen, An Event-Driven Multithreaded Dynamic Optimization Framework, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.87-98, September 17-21, 2005[doi>10.1109/PACT.2005.7]
