diff --git a/rtl/soc_ctrl/soc_ctrl_tmr_part_reg_top.sv b/rtl/soc_ctrl/soc_ctrl_tmr_part_reg_top.sv
index 4b8356f..8cca77c 100644
--- a/rtl/soc_ctrl/soc_ctrl_tmr_part_reg_top.sv
+++ b/rtl/soc_ctrl/soc_ctrl_tmr_part_reg_top.sv
@@ -1,7 +1,9 @@
 // Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
 //  https://github.com/SystemRDL/PeakRDL-regblock
 
-module soc_ctrl_tmr_part_reg_top (
+module soc_ctrl_tmr_part_reg_top #(
+    parameter bit [31:0] BootAddrDefault = 32'h10000000
+) (
         input wire clk,
         input wire arst_n,
 
@@ -197,7 +199,7 @@ module soc_ctrl_tmr_part_reg_top (
     end
     always_ff @(posedge clk or negedge arst_n) begin
         if(~arst_n) begin
-            field_storage.bootaddr.bootaddr.value <= 32'h10000000;
+            field_storage.bootaddr.bootaddr.value <= BootAddrDefault;
         end else begin
             if(field_combo.bootaddr.bootaddr.load_next) begin
                 field_storage.bootaddr.bootaddr.value <= field_combo.bootaddr.bootaddr.next;
