[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of CY7C68013A-128AXC production of CYPRESS SEMICONDUCTORS from the text:www.infineon.comPlease note that Cypress is an Infineon Technologies Company.\nThe document following this cover page is marked as “Cypress” document as this is the \ncompany that originally developed the product. Please note that Infineon will continue \nto offer the product to new and existing customers as part of the Infineon product \nportfolio.\nContinuity of document content\nThe fact that Infineon offers the following product as part of the Infineon product \nportfolio does not lead to any changes to this document. Future revisions will occur \nwhen appropriate, and any changes will be set out on the document history page.\nContinuity of ordering part numbers\nInfineon continues to support existing part numbers. Please continue to use the \nordering part numbers listed in the datasheet for ordering.\nCY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nEZ-USB® FX2LP™ USB Microcontroller\n High-Speed USB Peripheral Controller\nCypress Semiconductor Corporation • 198 Champion Court • San Jose ,CA 95134-1709 • 408-943-2600\nDocument Number: 38-08032 Rev. AC  Revised July 26, 2019EZ-USB® FX2LP™ USB Microcontroller High-Speed USB Peripheral Controlle r\nFeatures\n■USB 2.0 USB IF Hi-Speed c ertified (TID # 40460272)\n■Single-chip integrated USB 2.0 transceiver, smart SIE, and \nenhanced 8051 microprocessor\n■Fit-, form-, and function- compatible with the FX2\n❐Pin-compatible0\n❐Object-code-compatible\n❐Functionally compatible (FX2LP is a superset)\n■Ultra-low power: ICC no more than 85 mA in any mode\n❐Ideal for bus- and batte ry-powered applications\n■Software: 8051 code runs from:\n❐Internal RAM, which is  downloaded through USB\n❐Internal RAM, which is load ed from EEPROM\n❐External memory device (128-pin package)\n■16 KB of on-chip code/data RAM\n■Four programmable BULK, INTERRUPT, and \nISOCHRONOUS endpoints\n❐Buffering options: Doubl e, triple, and quad\n■Additional programmable (BULK/INTERRUPT) 64-byte \nendpoint\n■8-bit or 16-bit external data interface\n■Smart media standard ECC generation\n■GPIF™ (general progr ammable interface)\n❐Enables direct connection to  most parallel interfaces\n❐Programmable waveform descr iptors and configuration \nregisters to def ine waveforms\n❐Supports multiple ready (RDY) inputs and control (CTL) \noutputs\n■Integrated, industry-standard, enhanced 8051\n❐48-MHz, 24-MHz, or 12-MHz CPU operation\n❐Four clocks per in struction cycle\n❐Two USARTs\n❐Three counter/timers\n❐Expanded interrupt system\n❐Two data pointers■3.3-V operation with  5-V tolerant inputs\n■Vectored USB interrupts a nd GPIF/FIFO interrupts\n■Separate data buffer s for the setup and data portions of a \nCONTROL transfer\n■Integrated I2C controller; runs at 100 or 400 kHz[1]\n■Four integrated FIFOs\n❐Integrated glue logic and FIFOs lower system cost\n❐Automatic conversion to and from 16-bit buses\n❐Master or slave operation\n❐Uses external clock or  asynchronous strobes\n❐Easy interface to  ASIC and DSP ICs\n■Available in commercial and i ndustrial temperature grades (all \npackages except VFBGA)\nFeatures (CY7C68013A/14A only)\n■CY7C68014A: Ideal for bat tery-powered applications\n❐Suspend current: 100 \uf06dA (typ)\n■CY7C68013A: Ideal for nonbat tery-powered applications\n❐Suspend current: 300 \uf06dA (typ)\n■Available in five Pb-free pa ckages with up to 40 GPIOs\n❐128-pin TQFP (40 GPIOs), 100-pin TQFP (40 GPIOs), 56-pin \nQFN (24 GPIOs), 56-pin SS OP (24 GPIOs), and 56-pin \nVFBGA (24 GPIOs)\nFeatures (CY7C68015A/16A only)\n■CY7C68016A: Ideal for bat tery-powered applications\n❐Suspend current: 100 \uf06dA (typ)\n■CY7C68015A: Ideal for nonbat tery-powered applications\n❐Suspend current: 300 \uf06dA (typ)\n■Available in Pb-free 56-pin QFN package (26 GPIOs)\n■Two more GPIOs than CY7C68013A/14A enabling additional \nfeatures in the same footprint \nFunctional Description\nFor a complete list of re lated resources, click here.\nErrata: For information on s ilicon errata, see “Errata” on page 68. Details include trigger conditions, devices affected , and proposed workaround.\nNote\n1. The actual I2C clock frequency will be different. The measured I2C clock frequency when set for 1 00 kHz and 400 kHz is around 85  kHz and 300 kHz respectively.\nDocument Number: 38-08032 Rev. AC Page 2 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nMore Information\nCypress provides a wealth of data at www.cypress.com  to help you to select the right device for your design, and to  help you to quickly\nand effectively integrate the device into your design. For a co mprehensive list of resources, see the application note AN65209 - Getting\nStarted with FX2LP .\n■Overview: USB Portfolio , USB Roadmap\n■USB 2.0 Product Selectors: FX2LP , AT2LP , NX2LP-Flex , SX2\n■Application notes: Cypress offe rs a large number of USB appli-\ncation notes covering a broad range of topics, from basic to \nadvanced level. Recommended application notes for getting \nstarted with FX2LP are:\n❐AN65209  - Getting Started with FX2LP\n❐AN15456  - Guide to Successful EZ-USB® FX2LP™ and \nEZ-USB FX1™ Hardware Design and Debug\n❐AN50963  - EZ-USB® FX1™/FX2LP™ Boot Options\n❐AN66806  - EZ-USB® FX2LP™ GPIF Design Guide \n❐AN61345  - Implementing an FX2 LP™- FPGA Interface \n❐AN57322  - Interfacing SRAM with FX2LP over GPIF \n❐AN4053  - Streaming Data throu gh Isochronous/Bulk End-\npoints on EZ-USB® FX2 and EZUSB FX2LP \n❐AN63787  - EZ-USB® FX2LP™ GPIF and Slave FIFO Con-\nfiguration Examples using 8 -bit Asynchronous Interface\nFor complete list of Application notes, click here .\n■Code Examples:\n❐USB Hi-Speed\n■Technical Reference Manual (TRM):\n❐EZ-USB FX2LP Technical Reference Manual\n■Reference Designs:\n❐CY4661 - External USB Hard Disk Drives (HDD) with Finger-\nprint Authentication Security\n❐FX2LP DMB-T/H TV Do ngle reference design  \n■Models: IBISEZ-USB FX2LP Development Kit\nThe CY3684 EZ-USB FX2LP Development Kit  is a complete\ndevelopment resource for FX2LP. It provides a platform todevelop and test custom projects using FX2LP. The\ndevelopment kit contains collateral materials for the firmware,\nhardware, and software aspects of a design using FX2LP. \nGPIF™ Designer\nFX2LP™ General Programmable Interface (GPIF) provides an\nindependent hardware unit, which creates the data and controlsignals required by an external interface. FX2LP GPIF Designer\nallows users to create and modify GPIF waveform descriptors for\nEZ-USB FX2/ FX2LP family of chips using a graphical userinterface. Extensive discussion of general GPIF discussion and\nprogramming using GPIF Designer is included in FX2LP\nTechnical Reference Manual  and GPIF Designer User Guide ,\ndistributed with GPIF Designer. AN66806  - Getting Started with\nEZ-USB\n® FX2LP™ GPIF  can be a good starting point. \nDocument Number: 38-08032 Rev. AC Page 3 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nCypress’s EZ-USB® F X 2 L P ™ (CY7C68013A/14A) is a\nlow-power version of the EZ-USB FX2 ™\uf020(CY7C68013), which is\na highly integrated, low-power  U S B  2 . 0  m i c r o c o n t r o l l e r .  B y\nintegrating the USB 2.0 transceiver, serial interface engine (S IE),\nenhanced 8051 microcontroller, and a programmable peripheral\ninterface in a single chip, Cypress has created a cost-effectiv e\nsolution that provides superior time-to-market advantages with\nlow power to enable bus- powered applications. \nThe ingenious architecture of FX2LP results in data transfer\nrates of over 53 Mbytes per second (the maximum allowable\nUSB 2.0 bandwidth), while still using a low-cost 8051microcontroller in a package as small as a 56 VFBGA (5 mm ×\n5 mm). Because it incorporates the USB 2.0 transceiver, the\nFX2LP is more economical, providi ng a smaller-footprint solutio n\nthan a USB 2.0 SIE or external transceiver implementations.With EZ-USB FX2LP, the Cypress Smart SIE handles most of\nthe USB 1.1 and 2.0 protocol in hardware, freeing the embedded\nmicrocontroller for application-specific functions and decreasi ng\nthe development time to ensure USB compatibility. \nThe general programmable interface (GPIF) and Master/Slave\nEndpoint FIFO (8-bit or 16-bit data bus) provide an easy and\nglueless interface to popular interfaces such as\n ATA, UTOPIA,\nEPP, PCMCIA, and most DSP/processors. \nThe FX2LP draws less current t han the FX2 (CY7C68013), has\ndouble the on-chip code/data RAM, and is fit, form, and functio n\ncompatible with the 56-,  100-, and 128-pin FX2.\nFive packages are defined for the family: 56-ball VFBGA, 56-pin\nSSOP, 56-pin QFN, 100-pin  TQFP, and 128-pin TQFP. Address (16)\nx20\nPLL/0.5\n/1.0\n/2.08051 Core\n12/24/48 MHz,\nfour clocks/cycleI2C\nVCC\n1.5k\nD+\nD–\nAddress (16) / Data Bus (8)FX2LP\nGPIF\nCY\nSmart\nUSB\n1.1/2.0\nEngineUSB\n2.0\nXCVR16 KB\nRAM\n4 kB\nFIFOIntegrated\nfull speed and Additional I/Os (24)\nADDR (9)\nCTL (6)RDY (6)\n8/16Data (8)24 MHz\nExt. XTAL\nEnhanced USB coreSimplifies 8051 code “Soft Configuration”\nEasy firmware changesFIFO and endpoint memory\n(master or slave operation)Up to 96 MBytes/s\nburst rateGeneral\nprogrammable I/F\nto ASIC/DSP or bus\nstandards such as\nATAPI, EPP, etc.Abundant I/O\nincluding two USARTsHigh-performance micro\nusing standard tools\nwith lower-power options\nMaster\nconnected for\nfull speed\nECC\nXCVRhigh speedLogic Block Diagram\nDocument Number: 38-08032 Rev. AC Page 4 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nContents\nApplications .................................................. ....................5\nFunctional Overview ........................................... .............5\nUSB Signaling Speed ........ .............. ........... .......... .......5\n8051 Microprocessor ........... ............ ........... ......... ........5\nI2C Bus ......................................................... ...............5\nBuses ......................................................... .................5\nUSB Boot Methods .............................................. ........6\nReNumeration ................ .................................. ...........6\nBus-Powered Applications .. .................................... ....6\nInterrupt System ............. ................................. ............6\nReset and Wakeup .............................................. ........9\nProgram/Data RAM .............................................. .....10\nRegister Addresses ............................................ .......12\nEndpoint RAM .................................................. .........13\nExternal FIFO Interface ....................................... ......15\nGPIF .......................................................... ................15\nECC Generation ................................................ ........16\nUSB Uploads and Downloads ... .............. ........... .......16\nAutopointer Access ............................................ .......16\nI2C Controller .................................................. ...........16\nCompatible \nwith Previous Generation EZ- USB FX2 ........................... .17\nCY7C68013A/14A \nand CY7C68015A/16A Difference s .......... ............ .......... ..17\nPin Assignments ............................................... .............18\nCY7C68013A/15A Pin Descriptions ..........................25\nRegister Summary .............................................. ............34\nAbsolute Maximum Ratings ...................................... ....41\nOperating Conditions .......................................... ...........41\nThermal Characteristics ... .................................... ..........41\nDC Electrical Characteristics ................................. .......42\nUSB Transceiver ............................................... ........42\nAC Electrical Characteristics ................................. .......43\nUSB Transceiver ............................................... ........43\nProgram Memory Read ........................................... ..43\nData Memory Read .............................................. .....44Data Memory Write ............................................. ...... 45\nPORTC Strobe Feature Timings ............................... 46GPIF Synchronous Signals ... ................................... .4 7\nSlave FIFO Synchronous Read ................................. 48\nSlave FIFO Asynchronous Read ............ ........... ........ 49\nSlave FIFO Synchronous Write ................................. 5 0\nSlave FIFO Asynchronous Write ............................... 51Slave FIFO Synchronous Packet End Strobe ........... 52\nSlave FIFO Asynchronous Pac ket End Strobe ......... 54\nSlave FIFO Output Enable ...................................... .. 54\nSlave FIFO Address to Flags/Data ............................ 54\nSlave FIFO Synchronous Address ............................ 55\nSlave FIFO Asynchronous Address .......................... 55Sequence Diagram .............................................. ...... 56\nOrdering Information .......................................... ............ 60\nOrdering Code Definitions ..................................... .... 60\nPackage Diagrams .............................................. ............ 61\nPCB Layout Recommendations .................................... 65\nQuad Flat Package No Leads (QFN) Package Design Notes .................................................. ................. 66\nAcronyms ...................................................... .................. 67\nDocument Conventions .......................................... ....... 67\nUnits of Measure .............................................. ......... 67\nErrata ........................................................ ....................... 68\nPart Numbers Affected ......................................... ..... 68\nCY7C68013A/14A/15A/16A Qual ification Status ...... 68\nCY7C68013A/14A/15A/16A Erra ta Summary ........... 68\nDocument History Page ......................................... ........ 69\nSales, Solutions, and Legal Information ...................... 7 5\nWorldwide Sales and Design S upport ......... .............. 75\nProducts ...................................................... .............. 75\nPSoC® Solutions ............................................... ....... 75\nCypress Developer Community . ................................ 75\nTechnical Support ........... .................................. ........ 75\nDocument Number: 38-08032 Rev. AC Page 5 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nApplications\n■Portable video recorder\n■MPEG/TV conversion\n■DSL modems\n■ATA interface\n■Memory card readers\n■Legacy conversion devices\n■Cameras\n■Scanners\n■Wireless LAN\n■MP3 players\n■Networking\nThe “Reference Designs” section of the Cypress web site\nprovides additional tools for typical USB 2.0 applications. Eac h\nreference design comes complete with firmware source and\nobject code, schematics,  and documentation. Visit\nwww.cypress.com  for more information.\nFunctional Overview\nUSB Signaling Speed\nFX2LP operates at two of the three rates defined in the USB\nSpecification Revision 2. 0, dated Apr il 27, 2000:\n■Full speed, with a signa ling bit rate of 12 Mbps\n■High speed, with a signaling bit rate of 480 Mbps\nFX2LP does not support the Low Speed signaling mode of\n1.5 Mbps.\n8051 Microprocessor\nThe 8051 microprocessor embedded in the FX2LP family has\n256 bytes of register RAM, an expanded interrupt system, three\ntimer/counters, and two USARTs.\n8051 Clock Frequency\nFX2LP has an on-chip oscillator c ircuit that uses an external \n24-MHz (±100 ppm) crystal with  the following characteristics:\n■Parallel resonant\n■Fundamental mode\n■500-\uf06dW drive level\n■12-pF (5% tolerance) load capacitors\nAn on-chip PLL multiplies the 24 -MHz oscillator up to 480 MHz,\nas required by the transceiver/PHY; internal counters divide itdown for use as the 8051 clock. The default 8051 clock\nfrequency is 12 MHz. The clock frequency of the 8051 can be\nchanged by the 8051 through the CPUCS register, dynamically.The CLKOUT pin, which can be three-stated and inverted using\ninternal control bits, outputs  the 50% duty cycle 8051 clock, a t\nthe selected 8051 clock frequency: 48 MHz, 24 MHz, or 12 MHz.\nUSARTs\nFX2LP contains two standard 8051 USARTs, addressed through \nSpecial Function Register (SFR) b its. The USART interface pins \nare available on separate I/O pins, and are not multiplexed wit h \nport pins. \nUART0 and UART1 can operate using an internal clock at\n230 KBaud with no more than 1% baud rate error. 230 KBaudoperation is achieved by an internally derived clock source tha t\ngenerates overflow pulses at the appropriate time. The internal\nclock adjusts for the 8051 clock rate (48 MHz, 24 MHz, and12 MHz) such that it always presents the correct frequency for\nthe 230-KBaud operation\n[2].\nSpecial Function Registers\nCertain 8051 SFR addresses are populated to provide fast\naccess to critical FX2LP functions. These SFR additions are\nshown in Table 1 on page 6 . Bold type indicates nonstandard,\nenhanced 8051 registers. The two SFR rows that end with “0”and “8” contain bit-addressable registers. The four I/O ports A  to\nD use the SFR addresses used in the standard 8051 for ports 0\nto 3, which are not implemented in FX2LP. Because of the fasterand more efficient SFR addressing, the FX2LP I/O ports are not\naddressable in external RAM space (using the MOVX\ninstruction).\nI2C Bus\nFX2LP supports the I2C bus as a master only at 100/400 kHz[3].\nSCL and SDA pins have open-drain outputs and hysteresis\ninputs. These signals must be pulled up to 3.3 V, even if no I2C\ndevice is connected.\nBuses\nAll packages, 8-bit or 16-bit “FIFO” bidirectional data bus,multiplexed on I/O ports B and D. 128-pin package: adds 16-bit\noutput-only 8051 address bus, 8 -bit bidirectional data bus.Figure 1.  Crystal Configuration\n12 pF 12 pF24 MHz\n20 × PLLC1 C2\n12-pF capacitor values ass ume a trace capacitance\nof 3 pF per side on a four-layer FR4 PCA\nNotes\n2. 115-KBaud operation is also possible by programming the 8051 SMOD0 or SMOD1 bits to a “1” for UART0, UART1, or both respecti vely.\n3. The actual I2C clock frequency will be different.The measured I2C clock frequency when set for 1 00 kHz and 400 kHz is around 85  kHz and 300 kHz respectively.\nDocument Number: 38-08032 Rev. AC Page 6 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nUSB Boot Methods\nDuring the power-up sequence, i nternal logic checks the I2C port\nfor the connection of an EEPROM w hose first byte is either 0xC0\nor 0xC2. If found, it uses the VID/PID/DID values in the EEPROM\nin place of the internally stored values (0xC0), or it boot-loa ds the\nEEPROM contents into internal RAM (0xC2). If no EEPROM is\ndetected, FX2LP enumerates using internally stored descriptors.The default ID values for FX2LP are VID/PID/DID (0x04B4,\n0x8613, 0xAxxx where xxx = Chip revision)[4].\nReNumeration\nBecause the FX2LP’s configuration is soft, one chip can take on\nthe identities of  multiple distinct USB devices.\nWhen first plugged into USB, the FX2LP enumerates\nautomatically and downloads firmware and USB descriptor\ntables over the USB cable. Nex t, the FX2LP enumerates again,\nthis time as a device defined by the downloaded information.This patented two step process called ReNumeration ™ happens\ninstantly when the device is plugged in, without a hint that th e\ninitial download step has occurred.Two control bits in the USBCS (USB Control and Status) register\ncontrol the ReNumeration proc ess: DISCON and RENUM. To\nsimulate a USB disconnect, the firmware sets DISCON to 1. Toreconnect, the firmware clears DISCON to 0.\nBefore reconnecting, the firmware sets or clears the RENUM bit\nto indicate whether the firmware or the Default USB Device\nhandles device requests over end point zero: if RENUM = 0, the\nDefault USB Device handles device requests; if RENUM = 1, thefirmware services the requests.\nBus-Powered Applications\nThe FX2LP fully supports bus-powered designs by enumerating\nwith less than 100 mA as require d by the USB 2.0 specification.\nInterrupt System\nINT2 Interrupt Request and Enable Registers\nFX2LP implements an autovector feature for INT2 and INT4.\nThere are 27 INT2 (USB) vectors, and 14 INT4 (FIFO/GPIF)vectors. See EZ-USB Technical Reference Manual (TRM) for\nmore details.\nUSB Interrupt Autovectors\nThe main USB interrupt is shared by 27 interrupt sources. To\nsave the code and processing time that is required to identify the\nindividual USB interrupt source, the FX2LP provides a secondlevel of interrupt vectoring, ca lled Autovectoring. When a USB\ninterrupt is asserted, the FX2LP  pushes the program counter to\nits stack, and then jumps to the address 0x0043 where it expect s\nto find a “jump” instruction to  the USB interrupt service routi ne. Table 1.  Special Function Registers\nx 8x 9x Ax Bx Cx Dx Ex Fx\n0 IOA IOB IOC IOD SCON1 PSW ACC B\n1S P EXIF INT2CLR IOE SBUF1 – – –\n2D P L 0 MPAGE INT4CLR OEA –– – –\n3D P H 0 – – OEB –– – –\n4 DPL1 –– OEC –– – –\n5 DPH1 –– OED –– – –\n6 DPS –– OEE –– – –\n7P C O N – – – – – – –\n8 TCON SCON0 IE IP T2CON EICON EIE EIP\n9T M O D S B U F 0 – – – – – –\nAT L 0 AUTOPTRH1 EP2468STAT EP01STAT RCAP2L – – –\nBT L 1 AUTOPTRL1 EP24FIFOFLGS GPIFTRIG RCAP2H – – –\nCT H 0 reserved EP68FIFOFLGS TL2 – – –\nDT H 1 AUTOPTRH2 – GPIFSGLDATH TH2 – – –\nE CKCON AUTOPTRL2 – GPIFSGLDATLX –– – –\nF– reserved AUTOPTRSET-UP GPIFSGLDATLNOX –– – –\nTable 2.  Default ID Values for FX2LP\nDefault VID/PID/DID\nVendor ID 0x04B4 Cypress Semiconductor\nProduct ID 0x8613 EZ-USB FX2LP\nDevice release 0xAnnnDepends on chip revision \n(nnn = chip revision where first \nsilicon = 001)\nNote\n4. The I2C bus SCL and SDA pins must be p ulled up, even if an EEPROM is not connected. Otherwise this det ection method does not work pr operly.\nDocument Number: 38-08032 Rev. AC Page 7 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nThe FX2LP jump instructi on is encoded as follows:\nIf Autovectoring is enabled (AV2EN = 1 in the INTSET-UP registe r), the FX2LP substitutes its INT2VEC byte. Therefore, if the h igh\nbyte (“page”) of a jump table address is preloaded at the locat ion 0x0044, the automatically ins erted INT2VEC byte at 0x0045 d irects\nthe jump to the corre ct address out of the 27 addresses within the page.Table 3.  INT2 USB Interrupts \nUSB INTERRUPT TABLE FOR INT2\nPriority INT2VEC Value Source Notes\n1  00 SUDAV Setup data available\n2  04 SOF Start of frame (or microframe)\n3  08 SUTOK Setup token received4 0C SUSPEND USB suspend request\n5 10 USB RESET Bus reset\n6 14 HISPEED Entered high speed operation7 18 EP0ACK FX2LP ACK’d the CONTROL Handshake\n8 1C reserved\n9 20 EP0-IN EP0-IN ready  to be loaded with data\n10 24 EP0-OUT EP0 -OUT has USB data\n11 28 EP1-IN EP1-IN ready  to be loaded with data\n12 2C EP1-OUT EP1-OUT has USB data13 30 EP2 IN: buffer available. OUT: buffer has data\n14 34 EP4 IN: buffer available. OUT: buffer has data\n15 38 EP6 IN: buffer available. OUT: buffer has data16 3C EP8 IN: buffer available. OUT: buffer has data\n17 40 IBN IN-Bulk-NAK (any IN endpoint)\n18 44 reserved19 48 EP0PING EP0 OUT was pinged and it NAK’d\n20 4C EP1PING EP1 OUT was pinged and it NAK’d\n21 50 EP2PING EP2 OUT was pinged and it NAK’d22 54 EP4PING EP4 OUT was pinged and it NAK’d\n23 58 EP6PING EP6 OUT was pinged and it NAK’d\n24 5C EP8PING EP8 OUT was pinged and it NAK’d25 60 ERRLIMIT Bus errors exceeded the programmed limit\n26 64 – –\n27 68 – Reserved28 6C – Reserved\n29 70 EP2ISOERR ISO EP2 OUT PID sequence error\n30 74 EP4ISOERR ISO EP4 OUT PID sequence error31 78 EP6ISOERR ISO EP6 OUT PID sequence error\n32 7C EP8ISOERR ISO EP8 OUT PID sequence error\nDocument Number: 38-08032 Rev. AC Page 8 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nFIFO/GPIF Interrupt (INT4)\nJust as the USB Interrupt is shared among 27 individual USB int errupt sources, the FIFO/GPIF interrupt is shared among 14 indi vidual \nFIFO/GPIF sources. The FIFO/GPI F Interrupt, similar to the USB Interrupt, can employ autovectoring. \nTable 4  shows the priority and INT4VEC v alues for the 14 FIFO/GPIF int errupt sources.\nIf Autovectoring is enabled (AV4EN = 1 in the INTSET-UP\nregister), the FX 2LP substitutes its INT4VEC byte. Therefore, if\nthe high byte (“page”) of a jump-table address is preloaded at\nlocation 0x0054, the automatically inserted INT4VEC byte at0x0055 directs the jump to the correct address out of the 14\naddresses within the page. When the ISR occurs, the FX2LP\npushes the program counter to its stack then jumps to address0x0053, where it expects to find a “jump” instruction to the\ninterrupt service routine (ISR). Table 4.  Individual FIFO/GPIF Interrupt Sources\nPriority INT4VEC Value Source Notes\n1 80 EP2PF Endpoint 2 programmable flag\n2  84 EP4PF Endpoint 4 programmable flag\n3 88 EP6PF Endpoint 6 programmable flag4 8C EP8PF Endpoint 8 programmable flag\n5 90 EP2EF Endpoint 2 empty flag \n[5]\n6 94 EP4EF Endpoint 4 empty flag\n7 98 EP6EF Endpoint 6 empty flag\n8 9C EP8EF Endpoint 8 empty flag\n9 A0 EP2FF Endpoint 2 full flag\n10 A4 EP4FF Endpoint 4 full flag\n11  A8 EP6FF Endpoint 6 full flag\n12 AC  EP8FF Endpoint 8 full flag13  B0 GPIFDONE GPIF operation complete\n14  B4 GPIFWF GPIF waveform\nNote\n5. Errata: In Slave FIFO Asynchronous Word Wide mode, if a single word dat a is transferred from the USB ho st to EP2, configured as OUT En dpoint (EP) in the first \ntransaction, then the Empty flag behaves incorrectly. This does  not happen if the data size is more than one word in the first  transaction. For more information, see \nthe “Errata” on page 68.\nDocument Number: 38-08032 Rev. AC Page 9 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nReset and Wakeup\nReset Pin\nThe input pin, RESET#, resets the FX2LP when asserted. This\npin has hysteresis and is active LOW. When a crystal is used wi th\nthe CY7C680xxA, the reset perio d must enable stabilization of\nthe crystal and the PLL. This re set period must be approximatel y\n5 ms after VCC reaches 3.0 V. If the crystal input pin is driven by\na clock signal, the internal PLL stabilizes in 200 \uf06ds after VCC has\nreached 3.0 V[6].Figure 2  shows a power-on reset condition and a reset applied\nduring operation. A power-on reset is defined as the time reset\nthat is asserted while power is being applied to the circuit. Apowered reset is when the FX2LP is powered on and operating\nand the RESET# pi n is asserted.\nCypress provides an application note which describes and\nrecommends power-on reset implementation. For more\ninformation about reset implementation for the FX2 family of\nproducts, visit http://www.cypress.com .\nWakeup Pins\nThe 8051 puts itself and the rest of the chip into a power-down\nmode by setting PCON.0 = 1. This stops the oscillator and PLL.\nWhen WAKEUP is asserted by ext ernal logic, the oscillator\nrestarts after the PLL stabilizes, and the 8051 receives a wake up\ninterrupt. This applies irrespective of whether FX2LP isconnected to the USB.\nThe FX2LP exits the power-down (USB suspend) state by using \none of the following methods:\n■USB bus activity (if D+/D– lines are left floating, noise on th ese \nlines may indicate activity to the FX2LP and initiate a wakeup)\n■External logic asserts the WAKEUP pin\n■External logic asserts the PA3/WU2 pin\nThe second wakeup pin, WU2, can also be configured as a\ngeneral-purpose I/O pin. This enables a simple external R-C\nnetwork to be used as a periodic wakeup source. WAKEUP is bydefault active LOW.Figure 2.  Reset Timing Plots\nVIL\n0V3.3V\n3.0V\nTRESETVCCRESET#\nPower on ResetTRESETVCCRESET#\nVIL\nPowered Reset3.3V\n0V\nTable 5.  Reset Timing Values\nCondition TRESET\nPower-on reset with crystal 5 ms\nPower-on reset with external \nclock200 \uf06ds + clock stability time\nPowered reset 200 \uf06ds\nDocument Number: 38-08032 Rev. AC Page 10 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nProgram/Data RAM\nSize\nThe FX2LP has 16 KB of inter nal program/data RAM, where\nPSEN#/RD# signals are internally ORed to enable the 8051 to\naccess it as both program and data memory. No USB controlregisters appears in this space. \nTwo memory maps are shown in the following diagrams:\nFigure 3  shows the Internal Code Memory, EA = 0.\nFigure 4 on page 11  shows the External Code Memory, EA = 1.\nInternal Code Memory, EA = 0\nThis mode implements the internal 16 KB block of RAM (starting\nat 0) as combined code and data memory. When external RAMor ROM is added, the external read and write strobes aresuppressed for memory spaces th at exist inside the chip. This\nenables the user to connect a 64 KB memory without requiring\naddress decodes to keep clear of internal memory spaces. \nOnly the internal 16 KB and scratch pad 0.5 KB RAM spaces\nhave the following access:\n■USB download\n■USB upload\n■Setup data pointer\n■I2C interface boot load\nExternal Code Memory, EA = 1\nThe bottom 16 KB of program mem ory is external and therefore\nthe bottom 16 KB of internal RAM is accessible only as a datamemory. \nFigure 3.  Internal C ode Memory, EA = 0\nInside FX2LP Outside FX2LP\n7.5 KB\nUSB regs and\n4K FIFO buffers\n(RD#,WR#)\n0.5 KB RAM\nData (RD#,WR#)*(OK to populate\ndata memoryhere—RD#/WR#strobes are notactive)\n40 KB\nExternalDataMemory(RD#,WR#)\n (Ok to populate\ndata memory\nhere—RD#/WR#\nstrobes are notactive)16 KB RAM\nCode and Data\n(PSEN#,RD#,WR#)*48 KB\nExternal\nCode\nMemory(PSEN#)\n(OK to populate\nprogram\nmemory here—\nPSEN# strobeis not active)\n*SUDPTR, USB upload/download, I2C interface boot accessFFFF\nE200\nE1FF\nE000\n3FFF\n0000\nData Code\nNote\n6. If the external clock is powered at the same time as the CY7C 680xxA and has a stabilization wait period, it must be added to  the 200 \uf06ds.\nDocument Number: 38-08032 Rev. AC Page 11 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nFigure 4.  External Code Memory, EA = 1\nInside FX2LP Outside FX2LP\n7.5 KB\nUSB regs and\n4K FIFO buffers\n(RD#,WR#)\n0.5 KB RAM\nData (RD#,WR#)*(OK to populate\ndata memory\nhere—RD#/WR#strobes are notactive)\n40 KB\nExternalDataMemory(RD#,WR#)\n(Ok to populate\ndata memoryhere—RD#/WR#strobes are notactive)16 KB\nRAM\nData(RD#,WR#)*64 KB\nExternal\nCode\nMemory(PSEN#)\n*SUDPTR, USB upload/download, I2C interface boot accessFFFF\nE200\nE1FF\nE000\n3FFF\n0000\nData Code\nDocument Number: 38-08032 Rev. AC Page 12 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nRegister Addresses\nFFFF\nE800\nE7BF\nE740\nE73F\nE700\nE6FF\nE500\nE4FF\nE480\nE47F\nE400\nE200\nE1FF\nE000E3FFEFFF\n2 KB RESERVED\n64 Bytes EP0 IN/OUT\n64 Bytes RESERVED\n8051 Addressable Registers\nReserved (128)\n128 Bytes GPIF Waveforms\n512 Bytes\n8051 xdata RAMF000\n(512)\nReserved (512)E78064 Bytes EP1OUT\nE77F64 BEP1INE7FF\nE7C04 KB EP2-EP8\nbuffers\n(8 x 512)\nDocument Number: 38-08032 Rev. AC Page 13 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nEndpoint RAM\nSize\n■3 × 64 bytes (Endpoints 0 and 1)\n■8 × 512 bytes (Endpoints 2, 4, 6, 8)\nOrganization\n■EP0\n■Bidirectional endpoint zero, 64-byte buffer\n■EP1IN, EP1OUT \n■64 byte buffers, bulk or interrupt\n■EP2, 4, 6, 8 \n■Eight 512-byte buffers, bulk, in terrupt, or isochronous. EP4 an d\nEP8 can be double buffered; EP2 and 6 can be either double,\ntriple, or quad buffered. For H i-Speed endpoint configuration\noptions, see Figure 5 .Setup Data Buffer\nA separate 8-byte buffer at 0xE6B8-0xE6BF holds the setup data\nfrom a CONTROL transfer.\nEndpoint Configurations (Hi-Speed Mode)\nEndpoints 0 and 1 are the same for every configuration.\nEndpoint  0 is the only CONTROL endpoint, and endpoint 1 canbe either BULK or INTERRUPT. \nThe endpoint buffers can be configured in any 1 of the 12\nconfigurations shown in the vertical columns. When operating in\nthe Full-Speed BULK mode, only the first 64 bytes of each buffe r\nare used. For example, in Hi-Speed mode, the max packet sizeis 512 bytes, but in Full-Speed mode, it is 64 bytes. Even thou gh\na buffer is configured to a 512-byte buffer, in Full-Speed mode ,\nonly the first 64 bytes are used. The unused endpoint bufferspace is not available for other  operations. An example endpoin t\nconfiguration is the EP2–1024 double-buffered; EP6–512\nquad-buffered (column 8).\nFigure 5.  Endpoint Configuration\n64\n6464\n512\n5121024\n1024\n1024\n10241024\n1024\n1024512\n512\n512\n512512\n512\n512\n512\n512\n512EP2 EP2 EP2\nEP6EP6\nEP8 EP8EP0 IN&OUT\nEP1 IN\nEP1 OUT\n1024\n1024EP61024\n512\n512EP8512\n512EP6\n512\n512512\n512EP2\n512\n512EP4512\n512EP2\n512\n512EP4512\n512EP2\n512\n512EP4512\n512EP2\n512\n512512\n512EP2\n512\n512512\n512EP2\n512\n5121024EP2\n10241024EP2\n10241024EP2\n1024\n512\n512EP6\n1024\n1024EP6\n512\n512EP8512\n512EP6\n512\n512512\n512EP6\n1024\n1024EP6\n512\n512EP8512\n512EP6\n512\n51264\n6464646464646464646464646464646464646464646464646464646464646464\n1 2 3 4 5 6 7 8 9 10 11 12\nDocument Number: 38-08032 Rev. AC Page 14 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nDefault Full-Speed Alternate Settings\nDefault High Speed Alternate SettingsTable 6.  Default Full Speed Alternate Settings[7, 8]\nAlternate Setting 0 1 2 3\nep0 64 64 64 64\nep1out 0 64 bulk 64 int 64 int\nep1in 0 64 bulk 64 int 64 int\nep2 0 64 bulk out (2×) 64 in t out (2×) 64 iso out (2×)\nep4 0 64 bulk out (2×) 64 bulk out (2×) 64 bulk out (2×)\nep6 0 64 bulk in (2×) 64 int in (2×) 64 iso in (2×)\nep8 0 64 bulk in (2×) 64 bulk in (2×) 64 bulk in (2×)\nTable 7.  Default Hi-Spe ed Alternate Settings[7, 8]\nAlternate Setting 0 1 2 3\nep0 64 64 64 64\nep1out 0 512 bulk[9]64 int 64 int\nep1in 0 512 bulk[9]64 int 64 int\nep2 0 512 bulk out (2×) 512 in t out (2×) 512 iso out (2×)\nep4 0 512 bulk out (2×) 512 bulk  out (2×) 512 bulk out (2×)\nep6 0 512 bulk in (2×) 512 in t in (2×) 512 iso in (2×)\nep8 0 512 bulk in (2×) 512 bulk  in (2×) 512 bulk in (2×)\nNotes\n7. “0” means “not implemented.”\n8. “2×” means “double buffered.”\n9. Even though these buffers are 64  bytes, they are reported as 512 for USB 2.0 compliance. The user must never transfer packet s larger than 64 bytes to EP1.\nDocument Number: 38-08032 Rev. AC Page 15 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nExternal FIFO Interface\nArchitecture\nThe FX2LP slave FIFO architect ure has eight 512-byte blocks in\nthe endpoint RAM that directly serve as FIFO memories and are\ncontrolled by FIFO control signals (such as IFCLK, SLCS#,SLRD, SLWR, SLOE, PKT END, and flags). \nIn operation, some of  the eight RAM blocks fill or empty from t he\nSIE, while the others are connected to the I/O transfer logic. The\ntransfer logic takes two forms:  the GPIF for internally generat ed\ncontrol signals and the slave FIFO interface for externally\ncontrolled transfers. \nMaster/Slave Control Signals\nThe FX2LP endpoint FIFOs are implemented as eight physically\ndistinct 256\uf0b416 RAM blocks. The 8051/SIE can switch any of the\nRAM blocks between two domains, the USB (SIE) domain and\nthe 8051-I/O Unit domain. This switching is done virtually\ninstantaneously, giving essentially zero transfer time between“USB FIFOs” and “Slave FIFOs.” Because they are physically\nthe same memory, no bytes are actually transferred between\nbuffers.\nAt any time, some RAM blocks are filling/emptying with the USB\ndata under SIE control, while o ther RAM blocks are available to\nthe 8051, the I/O control unit, or both. The RAM blocks operate s\nas single-port in the USB domain, and dual-port in the 8051-I/O\ndomain. The blocks can be config ured as single-, double-, tripl e-,\nor quad-buffered as previously shown.\nThe I/O control unit implements either an internal master (M fo r\nMaster) or external master (S for Slave) interface.\nIn Master (M) mode, the GPIF inter nally controls FIFOADR[1..0]\nto select a FIFO. The RDY pins (two in the 56-pin package, six\nin the 100-pin and 128-pin packages) can be used as flag inputs\nfrom an external FIFO or other logic if desired. The GPIF can b e\nrun from either an internally derived clock or externally suppl ied\nclock (IFCLK), at a rate that transfers data up to 96 MBytes/s\n(48 Hz IFCLK with 16-bit interface).\nIn the Slave (S) mode, FX2LP accepts either an internally\nderived clock or externally supplied clock (IFCLK, max frequenc y\n48 MHz) and SLCS#, SLRD, SLWR, SLOE, PKTEND signals\nfrom external logic. When usin g an external IFCLK, the external\nclock must be present before swit ching to the external clock wi th\nthe IFCLKSRC bit. Each endpoint  can individually be selected\nfor byte or word operation by an internal configuration bit and  a\nSlave FIFO Output Enable signal (SLOE) that enables data ofthe selected width. External logi c must ensure that the output\nenable signal is inactive when wr iting data to a slave FIFO. Th e\nslave interface can also operate asynchronously, where theSLRD and SLWR signals act directly as strobes, rather than a\nclock qualifier as in synchronous mode. The signals SLRD,\nSLWR, SLOE, and PKTEND are gated by the signal SLCS#.\nGPIF and FIFO Clock Rates\nAn 8051 register bit selects one of two frequencies for the\ninternally supplied interface clock: 30 MHz and 48 MHz.Alternatively, an externally supplied clock of 5 MHz–48 MHz\nfeeding the IFCLK pin can be used as the interface clock. IFCLK\ncan be configured to function as an output clock when the GPIFand FIFOs are internally clocked. An output enable bit in the\nIFCONFIG register turns this clock output off, if desired. Anot her\nbit within the IFCONFIG register inverts the IFCLK signalwhether internally or externally sourced. \nGPIF\nThe GPIF is a flexible 8-bit or 16-bit parallel interface drive n by\na user-programmable finite state machine. It enables the\nCY7C68013A/15A to perform local bus mastering and can\nimplement a wide variety of protocols such as ATA interface,printer parallel port, and Utopia.\nThe GPIF has six programmable control outputs (CTL), nine\naddress outputs (GPIFADRx), and six general-purpose ready\ninputs (RDY). The data bus width can be 8 or 16 bits. Each GPIF\nvector defines the state of the control outputs, and determineswhat state a ready input (or multiple inputs) must be before\nproceeding. The GPIF vector can be programmed to advance a\nFIFO to the next data value, advance an address, etc. Asequence of the GPIF vectors make up a single waveform that\nis executed to perform the desired data move between the\nFX2LP and the external device.\nSix Control OUT Signals\nThe 100-pin and 128-pin packages bring out all six Control\nOutput pins (CTL0-CTL5). The 8051 programs the GPIF unit todefine the CTL waveforms. The 56-pin package brings out three\nof these signals, CTL0–CTL2. CTLx waveform edges can be\nprogrammed to make transitions as fast as once per clock(20.8 ns using a 48-MHz clock).\nSix Ready IN Signals\nThe 100-pin and 128-pin packages bring out all six Ready inputs\n(RDY0–RDY5). The 8051 programs the GPIF unit to test the\nRDY pins for GPIF branching. The 56-pin package brings out two\nof these signals, RDY0–1.\nNine GPIF Address OUT Signals\nNine GPIF address lines are available in the 100-pin and 128-pi n\npackages, GPIFADR[8..0]. The GPIF address lines enableindexing through up to a 512-byte block of RAM. If more address\nlines are needed, then I/O port pins are used.\nLong Transfer Mode\nIn the master mode, the 8051 appropriately sets GPIF\ntransaction count registers (G PIFTCB3, GPIFTC B2, GPIFTCB1,\nor GPIFTCB0) for unattended transfers of up to 2\n32 transactions.\nThe GPIF automatically throttles  data flow to prevent under or\noverflow until the full number of requested transactions\ncomplete. The GPIF decrements the value in these registers torepresent the current sta tus of the transaction.\nDocument Number: 38-08032 Rev. AC Page 16 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nECC Generation\nThe EZ-USB can calculate ECCs (Error Correcting Codes)[10] on\ndata that passes across its GPIF or Slave FIFO interfaces. Ther e\nare two ECC configurations: Two ECCs, each calculated over256 bytes (SmartMedia Standard); and one ECC calculated over512 bytes.\nThe ECC can correct any one-bit e rror or detect any two-bit err or.\nECC Implementation\nThe two ECC configurations a re selected by the ECCM bit:\nECCM = 0\nTwo 3-byte ECCs, each calculated over a 256-byte block of data.\nThis configuration conforms to the SmartMedia Standard.\nWrite any value to ECCRESET, then pass data across the GPIF\nor Slave FIFO interface. The ECC for the first 256 bytes of dat a\nis calculated and stored in ECC1. The ECC for the next 256 byte s\nis stored in ECC2. After the se cond ECC is calculated, the valu es\nin the ECCx registers do not c hange until ECCRESET is written\nagain, even if more data is subsequently passed across the\ninterface.\nECCM = 1\nOne 3-byte ECC calc ulated over a 512-byte block of data.\nWrite any value to ECCRESET t hen pass data across the GPIF\nor Slave FIFO interface. The ECC for the first 512 bytes of dat a\nis calculated and stored in ECC1; ECC2 is unused. After the\nECC is calculated, the values in ECC1 do not change even ifmore data is subsequently pas sed across the interface, till\nECCRESET is wr itten again.\nUSB Uploads and Downloads\nThe core has the ability to directly edit the data contents of the\ninternal 16-KB RAM and of the internal 512-byte scratch padRAM via a vendor-specific command. This capability is normally\nused when soft downloading the user code and is available only\nto and from the internal RAM, only when the 8051 is held in res et.\nThe available RAM spaces are 16 KB from 0x0000–0x3FFF\n(code/data) and 512 bytes from 0xE000–0xE1FF (scratch pad\ndata RAM)[11].\nAutopointer Access\nFX2LP provides two identical autopointers. They are similar tothe internal 8051 data pointers but with an additional feature:\nthey can optionally increment after every memory access. This\ncapability is available to and from both internal and externalRAM. Autopointers are available in external FX2LP registersunder the control of a mode bit (AUTOPTRSET-UP.0). Using the\nexternal FX2LP autopointer access (at 0xE67B–0xE67C)\nenables the autopointer to acces s all internal and external RAM\nto the part. \nAlso, autopointers can point to any FX2LP register or endpoint\nbuffer space. When the autopointer access to external memoryis enabled, locations 0xE67B and 0xE67C in XDATA and code\nspace cannot be used.\nI2C Controller\nFX2LP has one I2C port that is driven by two internal controllers,\nthe one that automatically operates at boot time to loadVID/PID/DID and configuration in formation, and another that the\n8051 uses when running to control external I2C devices. The I2C\nport operates in m aster mode only.\nI2C Port Pins\nThe I2C pins SCL and SDA must have external 2.2-k \uf057 pull-up\nresistors even if no EEPROM is connected to the FX2LP.External EEPROM device address pins must be configured\nproperly. See Table 8  for configuring the device address pins.\nI2C Interface Boot Load Access\nAt power-on reset, the I2C interface boot loader loads the\nVID/PID/DID configuration bytes and up to 16 KB of\nprogram/data. The available RAM spaces are 16 KB from0x0000–0x3FFF and 512 bytes from 0xE000–0xE1FF. The 8051\nis in reset. I2C interface boot loads only occur after power-on\nreset.\nI2C Interface General-Purpose Access\nThe 8051 can control peripherals connected to the I2C bus using\nthe I2CTL and I2DAT registers. FX2LP provides I2C master\ncontrol only; it is never an I2C slave.Table 8.  Strap Boot EEPROM A ddress Lines to These Values\nBytes Example EEPROM A2 A1 A0\n16 24LC00[12]N/A N/A N/A\n128 24LC01 0 0 0\n256 24LC02 0 0 04K 24LC32 0 0 1\n8K 24LC64 0 0 1\n16K 24LC128 0 0 1\nNotes\n10. To use the ECC logic, the GPIF or Slave FIFO interface must be configured for byte-wide operation.\n11. After the data is downloaded from the host, a “loader” can e xecute from internal RAM to transfer downloaded data to externa l memory.\n12. This EEPROM does not have address pins.\nDocument Number: 38-08032 Rev. AC Page 17 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nCompatible with Previous Generation EZ-USB FX2\nThe EZ-USB FX2LP is form-, fit-,  and with minor exceptions,\nfunctionally-compatible with its predecessor, the EZ-USB FX2.\nThis makes for an easy transit ion for designers wanting to\nupgrade their systems from the FX2 to the FX2LP. The pinouta n d  p a c k a g e  s e l e c t i o n  a r e  i d e n t i c a l  a n d  a  v a s t  m a j o r i t y  o f\nfirmware previously developed for the FX2 functions in the\nFX2LP.\nFor designers migrating from the FX2 to the FX2LP, a change in\nthe bill of material and review of the memory allocation (due t o\nincreased internal memory) is required. For more information\nabout migrating from EZ-USB FX2 to EZ-USB FX2LP, see the\napplication note titled Migrating from EZ-USB FX2 to EZ-USB\nFX2LP  available in the Cypress web site . CY7C68013A/14A and CY7C68015A/16A Differences\nCY7C68013A is identical to CY7C68014A in form, fit, and\nfunctionality. CY7C68015A is identical to CY7C68016A in form,\nfit, and functionality. CY7C68014A and CY7C68016A have alower suspend current than CY7C68013A and CY7C68015Arespectively and are ideal for power-sensitive battery\napplications. \nCY7C68015A and CY7C68016A are available in 56-pin QFN\npackage only. Two additional GPIO signals are available on the\nCY7C68015A and CY7C68016A to provide more flexibility whenneither IFCLK or CLKOUT are needed in the 56-pin package. \nUSB developers wanting to convert their FX2 56-pin application\nto a bus-powered system directly benefit from these additional\nsignals. The two GPIOs give developers the signals they need\nfor the power-control circuitry of their bus-powered applicatio n\nwithout pushing them  to a high-pincount version of FX2LP. \nThe CY7C68015A is only availabl e in the 56-pin QFN packageTable 9.  Part Number Conversion Table\nEZ-USB FX2 \nPart NumberEZ-USB FX2LP \nPart NumberPackage \nDescription\nCY7C68013-56PVCCY7C68013A-56PVXC or \nCY7C68014A-56PVXC56-pin \nSSOP \nCY7C68013-56PVCTCY7C68013A-56PVXCT or \nCY7C68014A-56PVXCT56-pin \nSSOP – \nTape and \nReel\nCY7C68013-56LFCCY7C68013A-56LFXC or \nCY7C68014A-56LFXC56-pin QFN \nCY7C68013-100ACCY7C68013A-100AXC or \nCY7C68014A-100AXC100-pin \nTQFP \nCY7C68013-128ACCY7C68013A-128AXC or \nCY7C68014A-128AXC128-pin \nTQFP Table 10.  CY7C68013A/14A and CY7C68015A/16A Pin Differences\nCY7C68013A/CY7C68014A CY7C68015A/CY7C68016A\nIFCLK PE0\nCLKOUT PE1\nDocument Number: 38-08032 Rev. AC Page 18 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nPin Assignments\nFigure 6 on page 19  identifies all signals for the five package\ntypes. The following pages illustrate the individual pin diagra ms,\nplus a combination diagram showing which of the full set ofsignals are available in the 128-pin, 100-pin, and 56-pinpackages. \nThe signals on the left edge of the 56-pin package in Figure 6\non page 19  are common to all versions in the FX2LP family with\nthe noted differences between  the CY7C68013A/14A and the\nCY7C68015A/16A. \nThree modes are available in all package versions: Port, GPIF\nmaster, and Slave FIFO. These modes define the signals on the\nright edge of the diagram. The 8051 selects the interface mode\nusing the IFCONFIG[1:0] register bits. Port mode is the power o n\ndefault configuration. The 100-pin package adds functionality to the 56-pin package by\nadding these pins:\n■PORTC or alternate GPI FADR[7:0] address signals\n■PORTE or alternate GPIFADR[8] address signal and seven \nadditional 8051 signals\n■Three GPIF Control signals\n■Four GPIF Ready signals\n■Nine 8051 signals (two USARTs, three timer inputs, INT4, and \nINT5#)\n■BKPT, RD#, WR#.\nThe 128-pin package adds the 8051 address and data buses\nplus control signals. Note that two of the required signals, RD #\nand WR#, are present in the 100-pin version. \nIn the 100-pin and 128-pin versions, an 8051 control bit can be\nset to pulse the RD# and WR# pins when the 8051 reads\nfrom/writes to PORTC. This feature is enabled by setting the\nPORTCSTB bit in the CPUCS register.\nPORTC Strobe Feature Timings on page 46  displays the timing\ndiagram of the read and write strobing function on accessingPORTC. \nDocument Number: 38-08032 Rev. AC Page 19 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nFigure 6.  Signal\nRDY0\nRDY1\nCTL0\nCTL1CTL2\nINT0#/PA0\nINT1#/PA1PA2WU2/PA3PA4PA5PA6PA756\nBKPT\nPORTC7/GPIFADR7\nPORTC6/GPIFADR6\nPORTC5/GPIFADR5\nPORTC4/GPIFADR4\nPORTC3/GPIFADR3PORTC2/GPIFADR2\nPORTC1/GPIFADR1\nPORTC0/GPIFADR0\nPE7/GPIFADR8\nPE6/T2EX\nPE5/INT6\nPE4/RxD1OUT\nPE3/RxD0OUT\nPE2/T2OUTPE1/T1OUT\nPE0/T0OUTRxD0\nTxD0\nRxD1\nTxD1\nINT4\nINT5#\nT2T1T0100\nD7\nD6\nD5\nD4D3\nD2\nD1\nD0\nEA128RD#\nWR#\nCS#\nOE#\nPSEN#\nA15\nA14A13A12A11A10\nA9A8A7A6A5A4A3A2A1A0XTALIN\nXTALOUTRESET#\nWAKEUP#\nSCL\nSDA\n**PE0\n**PE1\nIFCLK\nCLKOUT\nDPLUS\nDMINUSFD[15]\nFD[14]FD[13]FD[12]FD[11]FD[10]FD[9]FD[8]FD[7]FD[6]FD[5]FD[4]FD[3]FD[2]FD[1]FD[0]\nSLRD\nSLWR\nFLAGA\nFLAGBFLAGC\nINT0#/ PA0\nINT1#/ PA1SLOEWU2/PA3FIFOADR0FIFOADR1PKTENDPA7/FLAGD/SLCS#FD[15]FD[14]FD[13]FD[12]FD[11]FD[10]FD[9]FD[8]FD[7]FD[6]FD[5]FD[4]FD[3]FD[2]FD[1]FD[0]PD7PD6PD5PD4PD3PD2PD1PD0\nPB7PB6PB5PB4PB3PB2PB1PB0\nINT0#/PA0\nINT1#/PA1\nPA2\nWU2/PA3\nPA4PA5PA6PA7Port GPIF Master Slave FIFO\nCTL3\nCTL4\nCTL5RDY2RDY3RDY4RDY5**PE0 replaces IFCLK\non CY7C68015A/16A& PE1 replaces CLKOUT \nDocument Number: 38-08032 Rev. AC Page 20 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nFigure 7.  CY7C68013A/CY7C68014A 128-Pin TQFP Pin Assignment\nCLKOUT\nVCC\nGND\nRDY0/*SLRDRDY1/*SLWR\nRDY2\nRDY3RDY4\nRDY5\nAVCC\nXTALOUT\nXTALINAGND\nNC\nNCNC\nAVCC\nDPLUSDMINUS\nAGND\nA11A12\nA13\nA14A15\nVCC\nGNDINT4\nT0\nT1T2\n*IFCLK\nRESERVEDBKPT\nEA\nSCLSDA\nOE#PD0/FD8\n*WAKEUP\nVCC\nRESET#\nCTL5\nA3\nA2A1\nA0\nGND\nPA7/*FLAGD/SLCS#\nPA6/*PKTEND\nPA5/FIFOADR1PA4/FIFOADR0\nD7\nD6D5\nPA3/*WU2\nPA2/*SLOE\nPA1/INT1#\nPA0/INT0#\nVCC\nGND\nPC7/GPIFADR7\nPC6/GPIFADR6\nPC5/GPIFADR5\nPC4/GPIFADR4PC3/GPIFADR3\nPC2/GPIFADR2\nPC1/GPIFADR1PC0/GPIFADR0\nCTL2/*FLAGC\nCTL1/*FLAGBCTL0/*FLAGA\nVCC\nCTL4CTL3\nGND\nPD1/FD9\nPD2/FD10PD3/FD11INT5#VCCPE0/T0OUTPE1/T1OUTPE2/T2OUTPE3/RXD0OUTPE4/RXD1OUTPE5/INT6PE6/T2EXPE7/GPIFADR8GNDA4A5\nA6\nA7PD4/FD12PD5/FD13PD6/FD14PD7/FD15GNDA8A9A10\nCY7C68013A/CY7C68014A\n128-pin TQFP103\n104105\n106\n107108109110111\n112\n113114115116117\n118\n119120121122\n123\n12412512612712864\n6362616059\n58\n57565554\n53\n5251504948\n47\n4645444342\n41\n40391\n2\n3\n45\n6\n78\n9\n1011\n12\n1314\n15\n1617\n18\n1920\n21\n2223\n24\n2526\n27\n2829\n30\n3132\n33\n34\n35\n3637\n38102\n101\n100\n9998\n97\n9695\n94\n9392\n91\n90\n89\n8887\n86\n8584\n83\n8281\n80\n7978\n77\n7675\n74\n7372\n71\n7069\n68\n6766\n65\nVCC\nD4D3D2D1D0\nGND\nPB7/FD7PB6/FD6\nPB5/FD5\nPB4/FD4\nRXD1\nTXD1\nRXD0\nTXD0\nGND\nVCC\nPB3/FD3PB2/FD2PB1/FD1PB0/FD0\nVCC\nCS#\nWR#\nRD#\nPSEN#\n* denotes programmable polarity\nDocument Number: 38-08032 Rev. AC Page 21 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nFigure 8.  CY7C68013A/CY7C68014A 100-Pin TQFP Pin Assignment\nPD0/FD8\n*WAKEUP\nVCC\nRESET#\nCTL5\nGND\nPA7/*FLAGD/SLCS#\nPA6/*PKTEND\nPA5/FIFOADR1\nPA4/FIFOADR0\nPA3/*WU2\nPA2/*SLOE\nPA1/INT1#PA0/INT0#\nVCC\nGND\nPC7/GPIFADR7\nPC6/GPIFADR6\nPC5/GPIFADR5PC4/GPIFADR4\nPC3/GPIFADR3\nPC2/GPIFADR2PC1/GPIFADR1\nPC0/GPIFADR0\nCTL2/*FLAGC\nCTL1/*FLAGB\nCTL0/*FLAGA\nVCC\nCTL4\nCTL3\nPD1/FD9\nPD2/FD10PD3/FD11INT5#VCCPE0/T0OUTPE1/T1OUTPE2/T2OUTPE3/RXD0OUTPE4/RXD1OUTPE5/INT6PE6/T2EXPE7/GPIFADR8GNDPD4/FD12PD5/FD13PD6/FD14PD7/FD15GNDCLKOUT\nCY7C68013A/CY7C68014A\n100-pin TQFPGND\nVCC\nGND\nPB7/FD7PB6/FD6PB5/FD5PB4/FD4\nRXD1\nTXD1\nRXD0\nTXD0\nGND\nVCC\nPB3/FD3PB2/FD2PB1/FD1PB0/FD0\nVCC\nWR#\nRD#81\n82\n8384858687\n88\n89909192\n93\n9495969798\n99\n10050\n49\n4847464544\n43\n42414039\n38\n3736353433\n32\n31VCC\nGND\nRDY0/*SLRD\nRDY1/*SLWRRDY2\nRDY3\nRDY4RDY5\nAVCC\nXTALOUT\nXTALIN\nAGNDNC\nNC\nNCAVCC\nDPLUS\nDMINUSAGND\nVCC\nGNDINT4\nT0\nT1T2\n*IFCLK\nRESERVEDBKPT\nSCL\nSDA80\n79\n7877\n76\n7574\n73\n7271\n70\n6968\n67\n6665\n64\n6362\n61\n6059\n58\n5756\n55\n54\n53\n5251123\n4\n56\n7\n8\n9\n1011\n12\n1314\n15\n1617\n18\n1920\n21\n2223\n24\n2526\n27\n2829\n30\n* denotes programmable polarity\nDocument Number: 38-08032 Rev. AC Page 22 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nFigure 9.  CY7C68013A/CY7C68014A  56-Pin SSOP Pin Assignment\n1\n2\n34\n5\n67\n8\n9\n10\n11\n1213\n14\n1516\n17\n1819\n20\n2122\n23\n2425\n26\n2728PD5/FD13\nPD6/FD14\nPD7/FD15\nGNDCLKOUT\nVCC\nGNDRDY0/*SLRD\nRDY1/*SLWR\nAVCC\nXTALOUT\nXTALINAGND\nAVCC\nDPLUSDMINUS\nAGND\nVCCGND\n*IFCLK\nRESERVEDSCL\nSDA\nVCCPB0/FD0\nPB1/FD1\nPB2/FD2PB3/FD356\n55\n54\n5352\n51\n5049\n48\n4746\n45\n4443\n42\n4140\n39\n3837\n36\n3534\n33\n3231\n30\n29PD4/FD12\nPD3/FD11\nPD2/FD10\nPD1/FD9PD0/FD8\n*WAKEUP\nVCC\nRESET#\nGND\nPA7/*FLAGD/SLCS#\nPA6/PKTEND\nPA5/FIFOADR1PA4/FIFOADR0\nPA3/*WU2\nPA2/*SLOE\nPA1/INT1#\nPA0/INT0#\nVCC\nCTL2/*FLAGC\nCTL1/*FLAGB\nCTL0/*FLAGA\nGND\nVCC\nGND\nPB7/FD7\nPB6/FD6\nPB5/FD5PB4/FD4CY7C68013A/CY7C68014A\n56-pin SSOP\n* denotes programmable polarity\nDocument Number: 38-08032 Rev. AC Page 23 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nFigure 10.  CY7C68013A/14A/15A/16A 56-Pin QFN Pin Assignment28\n272625242322212019181716\n1543\n444546474849505152535455\n56 1\n23456789\n10111213\n1442\n414039383736353433323130\n29\n* denotes programmable polarityRESET#\nGNDPA7/*FLAGD/SLCS#PA6/*PKTENDPA5/FIFOADR1PA4/FIFOADR0PA3/*WU2PA2/*SLOEPA1/INT1#PA0/INT0#VCCCTL2/*FLAGCCTL1/*FLAGBCTL0/*FLAGARDY0/*SLRD\nRDY1/*SLWR\nAVCC\nXTALOUT\nXTALIN\nAGND\nAVCC\nDPLUS\nDMINUS\nAGND\nVCC\nGND\n*IFCLK/**PE0\nRESERVEDGNDVCCGNDPB7/FD7PB6/FD6PB5/FD5PB4/FD4PB3/FD3PB2/FD2PB1/FD1PB0/FD0VCCSDASCLCY7C68013A/CY7C68014A\n&\nCY7C68015A/CY7C68016A\n56-pin QFN \n** denotes CY7C68015A/CY7C68016A pinoutVCC\n*WAKEUP\nPD0/FD8PD1/FD9\nPD2/FD10PD3/FD11PD4/FD12PD5/FD13PD6/FD14PD7/FD15\nGND\nCLKOUT/**PE1\nVCC\nGND\nDocument Number: 38-08032 Rev. AC Page 24 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nFigure 11.  CY7C68013A 56-pin VFBGA Pin Assignment – Top View\n12345678\nA\nB\nC\nD\nE\nF\nG\nH1A 2A 3A 4A 5A 6A 7A 8A\n1B 2B 3B 4B 5B 6B 7B 8B\n1C 2C 3C 4C 5C 6C 7C 8C\n1D 2D 7D 8D\n1E 2E 7E 8E\n1F 2F 3F 4F 5F 6F 7F 8F\n1G 2G 3G 4G 5G 6G 7G 8G\n1H 2H 3H 4H 5H 6H 7H 8H\nDocument Number: 38-08032 Rev. AC Page 25 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nCY7C68013A/15A Pin Descriptions\nTable 11.  FX2LP Pin Descriptions[13]\n128 \nTQFP100 \nTQFP56 \nSSOP56 \nQFN56\nVFBGAName Type Default Reset[14]Description\n 10 9 10 3 2D AVCC Power N/A N/AAnalog VCC . Connect this pin to the 3.3 V power \nsource. This signal provides power to the analog \nsection of the chip. \n17 16 14 7 1D AVCC Power N/A N/AAnalog VCC . Connect this pin to the 3.3 V power \nsource. This signal provides power to the analog \nsection of the chip. \n13 12 13 6 2F AGND Ground N/A N/AAnalog Ground . Connect to ground with as short \na path as possible.\n20 19 17 10 1F AGND Ground N/A N/AAnalog Ground . Connect to ground with as short \na path as possible.\n19 18 16 9 1E DMINUS I/O/Z Z N/A USB D– Signal . Connect to the USB D– signal.\n18 17 15 8 2E DPLUS I/O/Z Z N/A USB D+ Signal . Connect to the USB D+ signal. \n94 – – – – A0 Output L L\n8051 Address Bus .   This bus is driven at all times. \nWhen the 8051 is addres sing internal RAM it \nreflects the internal address.95 – – – – A1 Output L L\n96 – – – – A2 Output L L\n97 – – – – A3 Output L L\n117 – – – – A4 Output L L\n118 – – – – A5 Output L L\n119 – – – – A6 Output L L\n120 – – – – A7 Output L L\n126 – – – – A8 Output L L\n127 – – – – A9 Output L L128 – – – – A10 Output L L\n21 – – – – A11 Output L L\n22 – – – – A12 Output L L23 – – – – A13 Output L L\n24 – – – – A14 Output L L\n25 – – – – A15 Output L L59 – – – – D0 I/O/Z Z Z\n8051 Data Bus . This bidirectional bus is \nhigh impedance when inactive, input for bus reads, and output for bus writes. The data bus is used for \nexternal 8051 program and data memory. The data \nbus is active only for external bus accesses, and is driven LOW in suspend. 60 – – – – D1 I/O/Z Z Z\n61 – – – – D2 I/O/Z Z Z62 – – – – D3 I/O/Z Z Z\n63 – – – – D4 I/O/Z Z Z\n86 – – – – D5 I/O/Z Z Z87 – – – – D6 I/O/Z Z Z\n88 – – – – D7 I/O/Z Z Z\n39 – – – – PSEN# Output H HProgram Store Enable . This active LOW signal \nindicates an 8051 code  fetch from external \nmemory. It is active for program memory fetches \nfrom 0x4000–0xFFFF when the EA pin is LOW, or \nfrom 0x0000–0xFFFF when the EA pin is HIGH. \nNotes\n13. Unused inputs must not be left floating. Tie either HIGH or LOW as appropriate. Outputs should only be pulled up or down to  ensure signals at power up and in \nstandby. Note also that no pins should be driven while the devi ce is powered down.\n14. The Reset column indicates the state of signals during reset  (RESET# asserted) or during Power on Reset (POR).\nDocument Number: 38-08032 Rev. AC Page 26 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n34 28 – – BKPT Output L LBreakpoint . This pin goes activ e (HIGH) when the \n8051 address bus matches the BPADDRH/L registers and breakpoints are enabled in the \nBREAKPT register (BPEN = 1). If the BPPULSE bit \nin the BREAKPT r egister is HIGH, this signal \npulses HIGH for eight 12-/24-/48-MHz clocks. If the \nBPPULSE bit is LO W, the signal remains HIGH \nuntil the 8051 clears the BREAK bit (by writing 1 to it) in the BREAKPT register.\n99 77 49 42 8B RESET# Input N/A N/AActive LOW Reset . Resets the enti re chip. See \nsection ”Reset and Wak eup” on page 9 for more \ndetails.\n35 – – – – EA Input N/A N/AExternal Access . This pin determines where the \n8051 fetches code between addresses 0x0000 and \n0x3FFF. If EA = 0 the 8051 fetches this code from its internal RAM. IF EA = 1 the 8051 fetches this \ncode from external memory. \n12 11 12 5 1C XTALIN Input N/A N/ACrystal Input . Connect this signal to a 24-MHz \nparallel-resonant, fundamental mode crystal and \nload capacitor to GND. It is also correct to drive XTALIN with an external \n24-MHz square wave derived from another clock \nsource. When driving from an external source, the driving signal should be a 3.3-V square wave.\n11 10 11 4 2C XTALOUT Output N/A N/ACrystal Output . Connect this signal to a 24-MHz \nparallel-resonant, fundamental mode crystal and \nload capacitor to GND.\nIf an external clock is used to drive XTALIN, leave this pin open.\n1 100 5 54 2BCLKOUT on \nCY7C68013A\nand\nCY7C68014A------------------\nPE1 on \nCY7C68015A and \nCY7C68016AO/Z\n----------\n-\nI/O/Z12 MHz\n----------\nIClock \nDriven\n----------\nZCLKOUT:  12-, 24- or 48-MHz clock, phase-locked \nto the 24-MHz input clo ck. The 8051 defaults to \n12-MHz operation. The 805 1 may three-state this \noutput by setting CPUCS.1 = 1. \n--------------------------------------------------------------- ---\n------PE1 is a bidirection al I/O port pin.\nPort A\n82 67 40 33 8GPA0 or\nINT0# I/O/ZI\n(PA0)Z\n(PA0)Multiplexed pin whose function is selected by \nPORTACFG.0 \nPA0 is a bidirectional I/O port pin.\nINT0#  is the active-LOW 8051 INT0 interrupt input \nsignal, which is either edge-triggered (IT0 = 1) or \nlevel-triggered (IT0 = 0).\n83 68 41 34 6GPA1 or\nINT1# I/O/ZI\n(PA1)Z\n(PA1)Multiplexed pin whose function is selected by: \nPORTACFG.1\nPA1\n is a bidirectional I/O port pin.\nINT1#  is the active-LOW 8051 INT1 interrupt input \nsignal, which is either edge-triggered (IT1 = 1) or \nlevel-triggered (IT1 = 0).Table 11.  FX2LP Pin Descriptions[13] (continued)\n128 \nTQFP100 \nTQFP56 \nSSOP56 \nQFN56\nVFBGAName Type Default Reset[14]Description\nDocument Number: 38-08032 Rev. AC Page 27 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n84 69 42 35 8FPA2 or\nSLOEI/O/ZI\n(PA2)Z\n(PA2)Multiplexed pin whose func tion is sele cted by two \nbits: IFCONFIG[1:0].\nPA2 is a bidirectional I/O port pin.\nSLOE  is an input-only output enable with program-\nmable polarity (FIFOPINPOLAR.4) for the slave \nFIFOs connected to FD[ 7..0] or FD[15..0].\n85 70 43 36 7FPA3 or \nWU2I/O/ZI\n(PA3)Z\n(PA3)Multiplexed pin whose function is selected by:\nWAKEUP.7 and OEA.3\nPA3 is a bidirectional I/O port pin.\nWU2 is an alternate source for USB Wakeup,  \nenabled by WU2EN bit (WAKEUP.1) and polarity \nset by WU2POL (WAKEUP.4). If the 8051 is in suspend and WU2EN = 1, a t ransition on this pin \nstarts up the oscillator and interrupts the 8051 to \nenable it to exit the suspend mode. Asserting this pin inhibits the chip from suspending if WU2EN = 1. \n89 71 44 37 6FPA4 or\nFIFOADR0I/O/ZI\n(PA4)Z\n(PA4)Multiplexed pin whose function is selected by: \nIFCONFIG[1..0].\nPA4 is a bidirectional I/O port pin.\nFIFOADR0 is an input-only address select for the \nslave FIFOs connected to  FD[7..0] or FD[15..0].\n90 72 45 38 8CPA5 or\nFIFOADR1I/O/ZI\n(PA5)Z\n(PA5)Multiplexed pin whose function is selected by: \nIFCONFIG[1..0].\nPA5 is a bidirectional I/O port pin.\nFIFOADR1 is an input-only address select for the \nslave FIFOs connected to  FD[7..0] or FD[15..0].\n91 73 46 39 7CPA6 or \nPKTENDI/O/ZI\n(PA6)Z\n(PA6)Multiplexed pin whose function is selected by the \nIFCONFIG[1:0] bits.\nPA6 is a bidirectional I/O port pin.\nPKTEND is an input used to commit the FIFO \npacket data to the endpoint and whose polarity is \nprogrammable via FIFOPINPOLAR.5.\n92 74 47 40 6CPA7 or \nFLAGD or\nSLCS#I/O/ZI\n(PA7)Z\n(PA7)Multiplexed pin whose function is selected by the \nIFCONFIG[1:0] and PORTACFG.7 bits.\nPA7\n is a bidirectional I/O port pin.\nFLAGD is a programmable slave-FIFO output \nstatus flag signal.\nSLCS#  gates all other slav e FIFO enable/strobes\nPort B\n44 34 25 18 3HPB0 or\nFD[0]I/O/ZI\n(PB0)Z\n(PB0)Multiplexed pin whose function is selected by the \nfollowing bits: IFCONFIG[1..0].\nPB0 is a bidirectional I/O port pin.\nFD[0]  is the bidirectional FIFO/GPIF data bus.\n45 35 26 19 4FPB1 or\nFD[1]I/O/ZI\n(PB1)Z\n(PB1)Multiplexed pin whose function is selected by the \nfollowing bits: IFCONFIG[1..0].\nPB1 is a bidirectional I/O port pin.\nFD[1]  is the bidirectional FIFO/GPIF data bus.\n46 36 27 20 4HPB2 or\nFD[2]I/O/ZI\n(PB2)Z\n(PB2)Multiplexed pin whose function is selected by the \nfollowing bits: IFCONFIG[1..0].\nPB2 is a bidirectional I/O port pin.\nFD[2]  is the bidirectional FIFO/GPIF data bus.Table 11.  FX2LP Pin Descriptions[13] (continued)\n128 \nTQFP100 \nTQFP56 \nSSOP56 \nQFN56\nVFBGAName Type Default Reset[14]Description\nDocument Number: 38-08032 Rev. AC Page 28 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n47 37 28 21 4GPB3 or\nFD[3]I/O/ZI\n(PB3)Z\n(PB3)Multiplexed pin whose function is selected by the \nfollowing bits: IFCONFIG[1..0].PB3 is a bidirectional I/O port pin.\nFD[3]  is the bidirectional FIFO/GPIF data bus.\n54 44 29 22 5HPB4 or\nFD[4]I/O/ZI\n(PB4)Z\n(PB4)Multiplexed pin whose function is selected by the \nfollowing bits: IFCONFIG[1..0].\nPB4 is a bidirectional I/O port pin.\nFD[4]  is the bidirectional FIFO/GPIF data bus.\n55 45 30 23 5GPB5 or\nFD[5]I/O/ZI\n(PB5)Z\n(PB5)Multiplexed pin whose function is selected by the \nfollowing bits: IFCONFIG[1..0].\nPB5 is a bidirectional I/O port pin.\nFD[5]  is the bidirectional FIFO/GPIF data bus.\n56 46 31 24 5FPB6 or\nFD[6]I/O/ZI\n(PB6)Z\n(PB6)Multiplexed pin whose function is selected by the \nfollowing bits: IFCONFIG[1..0].PB6 is a bidirectional I/O port pin.\nFD[6]  is the bidirectional FIFO/GPIF data bus.\n57 47 32 25 6HPB7 or\nFD[7]I/O/ZI\n(PB7)Z\n(PB7)Multiplexed pin whose function is selected by the \nfollowing bits: IFCONFIG[1..0].\nPB7 is a bidirectional I/O port pin.\nFD[7]  is the bidirectional FIFO/GPIF data bus.\nPORT C\n72 57 – – –PC0 or\nGPIFADR0I/O/ZI\n(PC0)Z\n(PC0)Multiplexed pin whose function is selected by \nPORTCCFG.0 PC0 is a bidirectional I/O port pin.\nGPIFADR0  is a GPIF addre ss output pin.\n73 58 – – –PC1 or\nGPIFADR1 I/O/ZI\n(PC1)Z\n(PC1)Multiplexed pin whose function is selected by \nPORTCCFG.1\nPC1 is a bidirectional I/O port pin.\nGPIFADR1 is a GPIF address output pin.\n74 59 – – –PC2 or\nGPIFADR2I/O/ZI\n(PC2)Z\n(PC2)Multiplexed pin whose function is selected by \nPORTCCFG.2\nPC2 is a bidirectional I/O port pin.\nGPIFADR2 is a GPIF address output pin.\n75 60 – – –PC3 or\nGPIFADR3 I/O/ZI\n(PC3)Z\n(PC3)Multiplexed pin whose function is selected by \nPORTCCFG.3 PC3 is a bidirectional I/O port pin.\nGPIFADR3 is a GPIF address output pin.\n76 61 – – –PC4 or\nGPIFADR4 I/O/ZI\n(PC4)Z\n(PC4)Multiplexed pin whose function is selected by \nPORTCCFG.4 \nPC4 is a bidirectional I/O port pin.\nGPIFADR4 is a GPIF address output pin.\n77 62 – – –PC5 or\nGPIFADR5 I/O/ZI\n(PC5)Z\n(PC5)Multiplexed pin whose function is selected by \nPORTCCFG.5\nPC5 is a bidirectional I/O port pin.\nGPIFADR5 is a GPIF address output pin.\n78 63 – – –PC6 or\nGPIFADR6 I/O/ZI\n(PC6)Z\n(PC6)Multiplexed pin whose function is selected by \nPORTCCFG.6 PC6 is a bidirectional I/O port pin.\nGPIFADR6 is a GPIF address output pin.\n79 64 – – –PC7 or\nGPIFADR7I/O/ZI\n(PC7)Z\n(PC7)Multiplexed pin whose function is selected by \nPORTCCFG.7\nPC7 is a bidirectional I/O port pin.\nGPIFADR7 is a GPIF address output pin.Table 11.  FX2LP Pin Descriptions\n[13] (continued)\n128 \nTQFP100 \nTQFP56 \nSSOP56 \nQFN56\nVFBGAName Type Default Reset[14]Description\nDocument Number: 38-08032 Rev. AC Page 29 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nPORT D\n102 80 52 45 8APD0 or\nFD[8]I/O/ZI\n(PD0)Z\n(PD0)Multiplexed pin whose function is selected by the \nIFCONFIG[1..0] and EPxFIFOCFG.0 (wordwide) \nbits.FD[8]  is the bidirectional FIFO/GPIF data bus.\n103 81 53 46 7APD1 or\nFD[9]I/O/ZI\n(PD1)Z\n(PD1)Multiplexed pin whose function is selected by the \nIFCONFIG[1..0] and EPxFIFOCFG.0 (wordwide) \nbits.\nFD[9]  is the bidirectional FIFO/GPIF data bus.\n104 82 54 47 6BPD2 or\nFD[10]I/O/ZI\n(PD2)Z\n(PD2)Multiplexed pin whose function is selected by the \nIFCONFIG[1..0] and EPxFIFOCFG.0 (wordwide) bits.\nFD[10]  is the bidirectional FIFO/GPIF data bus.\n105 83 55 48 6APD3 or\nFD[11]I/O/ZI\n(PD3)Z\n(PD3)Multiplexed pin whose function is selected by the \nIFCONFIG[1..0] and EPxFIFOCFG.0 (wordwide) \nbits.FD[11]  is the bidirectional FIFO/GPIF data bus.\n121 95 56 49 3BPD4 or\nFD[12]I/O/ZI\n(PD4)Z\n(PD4)Multiplexed pin whose function is selected by the \nIFCONFIG[1..0] and EPxFIFOCFG.0 (wordwide) \nbits.\nFD[12]  is the bidirectional FIFO/GPIF data bus.\n122 96 1 50 3APD5 or\nFD[13]I/O/ZI\n(PD5)Z\n(PD5)Multiplexed pin whose function is selected by the \nIFCONFIG[1..0] and EPxFIFOCFG.0 (wordwide) bits.\nFD[13]  is the bidirectional FIFO/GPIF data bus.\n123 97 2 51 3CPD6 or\nFD[14]I/O/ZI\n(PD6)Z\n(PD6)Multiplexed pin whose function is selected by the \nIFCONFIG[1..0] and EPxFIFOCFG.0 (wordwide) \nbits.FD[14]  is the bidirectional FIFO/GPIF data bus.\n124 98 3 52 2APD7 or\nFD[15]I/O/ZI\n(PD7)Z\n(PD7)Multiplexed pin whose function is selected by the \nIFCONFIG[1..0] and EPxFIFOCFG.0 (wordwide) \nbits.\nFD[15]  is the bidirectional FIFO/GPIF data bus.\nPort E\n108 86 – – –PE0 or\nT0OUTI/O/ZI\n(PE0)Z\n(PE0)Multiplexed pin whose function is selected by the \nPORTECFG.0 bit.\nPE0 is a bidirectional I/O port pin.\nT0OUT  is an active-HIGH signal from 8051 \nTimer-counter0. T0OUT outputs a high level for \none CLKOUT clock cycle when Timer0 overflows. \nIf Timer0 is operated in  Mode 3 (two separate \ntimer/counters), T0OUT is active when the low byte \ntimer/counter overflows.\n109 87 – – –PE1 or\nT1OUTI/O/ZI\n(PE1)Z\n(PE1)Multiplexed pin whose function is selected by the \nPORTECFG.1 bit.PE1 is a bidirectional I/O port pin.\nT1OUT  is an active HIGH signal from 8051 \nTimer-counter1. T1OUT outputs a high level for \none CLKOUT clock cycle when Timer1 overflows. \nIf Timer1 is operated in  Mode 3 (two separate \ntimer/counters), T1OUT is active when the low byte \ntimer/counter overflows.Table 11.  FX2LP Pin Descriptions[13] (continued)\n128 \nTQFP100 \nTQFP56 \nSSOP56 \nQFN56\nVFBGAName Type Default Reset[14]Description\nDocument Number: 38-08032 Rev. AC Page 30 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n110 88 – – –PE2 or\nT2OUTI/O/ZI\n(PE2)Z\n(PE2)Multiplexed pin whose function is selected by the \nPORTECFG.2 bit.PE2 is a bidirectional I/O port pin.\nT2OUT  is the active HIGH output signal from 8051 \nTimer2. T2OUT is active (HIGH) for one clock cycle when Timer/Counter 2 overflows.\n111 89 – – –PE3 or\nRXD0OUTI/O/ZI\n(PE3)Z\n(PE3)Multiplexed pin whose function is selected by the \nPORTECFG.3 bit.\nPE3 is a bidirectional I/O port pin.\nRXD0OUT  is an active HIGH signal from 8051 \nUART0. If RXD0OUT is selected and UART0 is in \nMode 0, this pin provides the output data for \nUART0 only when it is in sync mode. Otherwise it is a 1.\n112 90 – – –PE4 or\nRXD1OUTI/O/ZI\n(PE4)Z\n(PE4)Multiplexed pin whose function is selected by the \nPORTECFG.4 bit.\nPE4 is a bidirectional I/O port pin.\nRXD1OUT  is an active-HIGH output from 8051 \nUART1. When RXD1OUT is selected and UART1 \nis in Mode 0, this pin provides the output data for \nUART1 only when it is in sync mode. In Modes 1, 2, and 3, this pin is HIGH. \n113 91 – – –PE5 or\nINT6I/O/ZI\n(PE5)Z\n(PE5)Multiplexed pin whose function is selected by the \nPORTECFG.5 bit.\nPE5 is a bidirectional I/O port pin.\nINT6 is the 8051 INT6 interrupt request input \nsignal. The INT6 pin is edge-sensitive, active \nHIGH.\n114 92 – – –PE6 or\nT2EXI/O/ZI\n(PE6)Z\n(PE6)Multiplexed pin whose function is selected by the \nPORTECFG.6 bit.\nPE6 is a bidirectional I/O port pin.\nT2EX  is an active HIGH input signal to the 8051 \nTimer2. T2EX reloads time r 2 on its falling edge. \nT2EX is active only if  the EXEN2 bit is set in \nT2CON.\n115 93 – – –PE7 or\nGPIFADR8I/O/ZI\n(PE7)Z\n(PE7)Multiplexed pin whose function is selected by the \nPORTECFG.7 bit.\nPE7 is a bidirectional I/O port pin.\nGPIFADR8 is a GPIF address output pin.\n43811 ARDY0 or \nSLRDInput N/A N/AMultiplexed pin whose function is selected by the \nfollowing bits: \nIFCONFIG[1..0].\nRDY0  is a GPIF input signal.\nSLRD  is the input-only read  strobe with program-\nmable polarity (FIFOPINPOLAR.3) for the slave \nFIFOs connected to FD[ 7..0] or FD[15..0].\n54921 BRDY1 or\nSLWRInput N/A N/AMultiplexed pin whose function is selected by the \nfollowing bits: IFCONFIG[1..0].RDY1  is a GPIF input signal.\nSLWR  is the input-only writ e strobe with program-\nmable polarity (FIFOPINPOLAR.2) for the slave FIFOs connected to FD[ 7..0] or FD[15..0].\n6 5 – – – RDY2 Input N/A N/A RDY2  is a GPIF input signal.Table 11.  FX2LP Pin Descriptions\n[13] (continued)\n128 \nTQFP100 \nTQFP56 \nSSOP56 \nQFN56\nVFBGAName Type Default Reset[14]Description\nDocument Number: 38-08032 Rev. AC Page 31 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n7 6 – – – RDY3 Input N/A N/A RDY3  is a GPIF input signal.\n8 7 – – – RDY4 Input N/A N/A RDY4  is a GPIF input signal.\n9 8 – – – RDY5 Input N/A N/A RDY5  is a GPIF input signal.\n69 54 36 29 7HCTL0 or\nFLAGAO/Z H LMultiplexed pin whose function is selected by the \nfollowing bits: IFCONFIG[1..0].\nCTL0  is a GPIF control output.\nFLAGA is a programmable slave-FIFO output \nstatus flag signal.\nDefaults to programmable for the FIFO selected by \nthe FIFOADR[1:0] pins.\n70 55 37 30 7GCTL1 or\nFLAGBO/Z H LMultiplexed pin whose function is selected by the \nfollowing bits: IFCONFIG[1..0].\nCTL1  is a GPIF control output.\nFLAGB is a programmable slave-FIFO output \nstatus flag signal.\nDefaults to FULL for t he FIFO selected by the \nFIFOADR[1:0] pins.\n71 56 38 31 8HCTL2 or\nFLAGCO/Z H LMultiplexed pin whose function is selected by the \nfollowing bits:IFCONFIG[1..0].\nCTL2  is a GPIF control output.\nFLAGC is a programmable slave-FIFO output \nstatus flag signal.\nDefaults to EMPTY for t he FIFO selected by the \nFIFOADR[1:0] pins.\n66 51 – – – CTL3 O/Z H L CTL3  is a GPIF control output.\n67 52 – – – CTL4 Output H L CTL4  is a GPIF control output.\n98 76 – – – CTL5 Output H L CTL5  is a GPIF control output.\n32 26 20 13 2GIFCLK on \nCY7C68013Aand\nCY7C68014A\n------------------\nPE0 on\nCY7C68015Aand\nCY7C68016AI/O/Z\n----------\n–\nI/O/ZZ\n----------\nIZ\n----------\nZInterface Clock, used for synchronously clocking \ndata into or out of the s lave FIFOs. IFCLK also \nserves as a timing refer ence for all slave FIFO \ncontrol signals and GPIF. When internal clocking is \nused (IFCONFIG.7 = 1) the IFCLK pin can be configured to output 30/48 MHz by bits \nIFCONFIG.5 and IFCONFIG.6. IFCLK may be \ninverted, whether internally  or externally sourced, \nby setting the bit IFCONFIG.4 =1.\n--------------------------------------------------------------- ---\n-----PE0 is a bidirectional I/O port pin.\n28 22 – – – INT4 Input N/A N/AINT4 is the 8051 INT4 interrupt request input \nsignal. The INT4 pin is edge-sensitive, active \nHIGH.\n106 84 – – – INT5# Input N/A N/AINT5# is the 8051 INT5 interrupt request input \nsignal. The INT5 pin is edge-sensitive, active LOW.\n31 25 – – – T2 Input N/A N/AT2 is the active HIGH T2 input signal to 8051 \nTimer2, which provides t he input to Timer2 when \nC/T2 = 1. When C/T2 = 0, Timer2 does not use this pin.Table 11.  FX2LP Pin Descriptions[13] (continued)\n128 \nTQFP100 \nTQFP56 \nSSOP56 \nQFN56\nVFBGAName Type Default Reset[14]Description\nDocument Number: 38-08032 Rev. AC Page 32 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n30 24 – – – T1 Input N/A N/AT1 is the active HIGH T1 si gnal for 8051 Timer1, \nwhich provides the input to Timer1 when C/T1 is 1. When C/T1 is 0, Timer1 does not use this bit.\n29 23 – – – T0 Input N/A N/AT0 is the active HIGH T0 si gnal for 8051 Timer0, \nwhich provides the input to Timer0 when C/T0 is 1. \nWhen C/T0 is 0, Timer0 does not use this bit.\n53 43 – – – RXD1 Input N/A N/ARXD1 is an active HIGH input signal for 8051 \nUART1, which provides data to the UART in all \nmodes.\n52 42 – – – TXD1 Output H LTXD1 is an active HIGH output pin from 8051 \nUART1, which provides t he output clock in sync \nmode, and the outpu t data in async mode.\n51 41 – – – RXD0 Input N/A N/ARXD0  is the active HIGH RXD0 input to 8051 \nUART0, which provides data to the UART in all \nmodes.\n50 40 – – – TXD0 Output H LTXD0  is the active HIGH TXD0 output from 8051 \nUART0, which provides t he output clock in sync \nmode, and the outpu t data in async mode.\n42 – – – CS# Output H HCS# is the active LOW chip select for external \nmemory. \n41 32 – – – WR# Output H HWR#  is the active LOW write strobe output for \nexternal memory. \n40 31 – – – RD# Output H HRD# is the active LOW read strobe output for \nexternal memory. \n38 – – – OE# Output H HOE# is the active LOW outpu t enable for external \nmemory. \n33 27 21 14 2H Reserved Input N/A N/A Reserved . Connect to ground.\n101 79 51 44 7B WAKEUP Input N/A N/AUSB Wakeup . If the 8051 is in suspend, asserting \nthis pin starts up the osci llator and interrupts the \n8051 to enable it to exit the suspend mode. Holding WAKEUP asserted inhibit s the EZ-USB chip from \nsuspending. This pin has programmable polarity \n(WAKEUP.4). \n36 29 22 15 3F SCL OD ZZ\n(if \nbooting \nis done)Clock  for the I\n2C interface.  Connect to VCC with a \n2.2-k\uf057 resistor, even if no I2C peripheral is \nattached.\n37 30 23 16 3G SDA OD ZZ\n(if \nbooting \nis done)Data  for I2C compatible interface . Connect to \nVCC with a 2.2-k \uf057 resistor,  even if no I2C \ncompatible peripheral is attached .\n2 1 6 55 5A VCC Power N/A N/A VCC . Connect to the 3.3-V power source.\n26 20 18 11 1G VCC Power N/A N/A VCC . Connect to the 3.3-V power source.\n43 33 24 17 7E VCC Power N/A N/A VCC . Connect to the 3.3-V power source.\n48 38 – – – VCC Power N/A N/A VCC . Connect to 3.3-V power source.\n64 49 34 27 8E VCC Power N/A N/A VCC . Connect to the 3.3-V power source.\n68 53 – – – VCC Power N/A N/A VCC . Connect to the 3.3-V power source.\n81 66 39 32 5C VCC Power N/A N/A VCC . Connect to the 3.3-V power source.Table 11.  FX2LP Pin Descriptions[13] (continued)\n128 \nTQFP100 \nTQFP56 \nSSOP56 \nQFN56\nVFBGAName Type Default Reset[14]Description\nDocument Number: 38-08032 Rev. AC Page 33 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n100 78 50 43 5B VCC Power N/A N/A VCC . Connect to the 3.3-V power source.\n107 85 – – – VCC Power N/A N/A VCC . Connect to the 3.3-V power source.\n3 2 7 56 4B GND Ground N/A N/A Ground\n27 21 19 12 1H GND Ground N/A N/A Ground\n49 39 – – – GND Ground N/A N/A Ground\n58 48 33 26 7D GND Ground N/A N/A Ground\n65 50 35 28 8D GND Ground N/A N/A Ground\n80 65 – – – GND Ground N/A N/A Ground\n93 75 48 41 4C GND Ground N/A N/A Ground\n116 94 – – – GND Ground N/A N/A Ground\n125 99 4 53 4A GND Ground N/A N/A Ground\n14 13 – – – NC N/A N/A N/A No Connect . This pin must be left open.\n15 14 – – – NC N/A N/A N/A No Connect . This pin must be left open.\n16 15 – – – NC N/A N/A N/A No Connect . This pin must be left open.Table 11.  FX2LP Pin Descriptions[13] (continued)\n128 \nTQFP100 \nTQFP56 \nSSOP56 \nQFN56\nVFBGAName Type Default Reset[14]Description\nDocument Number: 38-08032 Rev. AC Page 34 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nRegister Summary\nFX2LP register bit definitions a re described in t he FX2LP TRM i n greater detail.  \nTable 12.  FX2LP Register Summary\nHex Size Name Description b7 b6 b5 b4 b3 b2 b1 b0 Default Access\nGPIF Waveform Memories\nE400 128 WAVEDATA GPIF Waveform \nDescriptor 0, 1, 2, 3 dataD7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nE480 128 reserved\nGENERAL CONFIGURATION\nE50D GPCR2 General Purpose Configu-ration Register 2 reserved reserved reserved FULL_SPEED_ONLY reserved reserved reserved reserved 00000000 R\nE600 1 CPUCS CPU Control & Status 0 0 PORTCSTB CLKSPD1 CLKSPD0 CLKINV CLKOE 8051RES 00000010 rrbbbbbr\nE601 1 IFCONFIG Interface Configuration (Ports, GPIF, slave FIFOs) IFCLKSRC 3048MHZ IFCLKOE IFCLKPOL ASYNC GSTATE IFCFG1 IFCFG0 10000000 RW\nE602 1 PINFLAGSAB[15]\n Slave FIFO FLAGA and FLAGB Pin Configuration FLAGB3 FLAGB2 FLAGB1 FLAGB0 FLAGA3 FLAGA2 FLAGA1 FLAGA0 00000000 RW\nE603 1 PINFLAGSCD[15] Slave FIFO FLAGC and FLAGD Pin Configuration FLAGD3 FLAGD2 FLAGD1 FLAGD0 FLAGC3 FLAGC2 FLAGC1 FLAGC0 00000000 RW\nE604 1 FIFORESET[15]\n Restore FIFOS to default state NAKALL 0 0 0 EP3 EP2 EP1 EP0 xxxxxxxx W\nE605 1 BREAKPT Breakpoint Control 0 0 0 0 BREAK BPPULSE BPEN 0 00000000 rrrrbbbr\nE606 1 BPADDRH Breakpoint Address H A15 A14 A13 A12 A11 A10 A9 A8 xxxxxxxx RW\nE607 1 BPADDRL Breakpoint Address L A7 A6 A5 A4 A3 A2 A1 A0 xxxxxxxx RW\nE608 1 UART230 230 Kbaud internally generated ref. clock 0 0 0 0 0 0 230UART1 230UART0 00000000 rrrrrrbb\nE609 1 FIFOPINPOLAR[15]\n Slave FIFO Interface pins polarity 0 0 PKTEND SLOE SLRD SLWR EF FF 00000000 rrbbbbbb\nE60A 1 REVID Chip Revision rv7 rv6 rv5 rv4 rv3 rv2 rv1 rv0 RevA00000001 R\nE60B 1 REVCTL[15]Chip Revision Control 0 0 0 0 0 0 dyn_out enh_pkt 00000000 rrrrrrbb\nUDMA\nE60C 1 GPIFHOLDAMOUNT MSTB Hold Time (for UDMA) 0 0 0 0 0 0 HOLDTIME1 HOLDTIME0 00000000 rrrrrrbb\n3 reserved\nENDPOINT CONFIGURATION\nE610 1 EP1OUTCFG Endpoint 1-OUT Configuration VALID 0 TYPE1 TYPE0 0 0 0 0 10100000 brbbrrrr\nE611 1 EP1INCFG Endpoint 1-IN Configuration VALID 0 TYPE1 TYPE0 0 0 0 0 10100000 brbbrrrr\nE612 1 EP2CFG Endpoint 2 Configuration VALID DIR TYPE1 TYPE0 SIZE 0 BUF1 BUF0 10100010 bbbbbrbb\nE613 1 EP4CFG Endpoint 4 Configuration VALID DIR TYPE1 TYPE0 0 0 0 0 10100000 bbbbrrrr\nE614 1 EP6CFG Endpoint 6 Configuration VALID DIR TYPE1 TYPE0 SIZE 0 BUF1 BUF0 11100010 bbbbbrbb\nE615 1 EP8CFG Endpoint 8 Configuration VALID DIR TYPE1 TYPE0 0 0 0 0 11100000 bbbbrrrr\n2 reserved\nE618 1 EP2FIFOCFG[15]\n Endpoint 2 / slave FIFO configuration 0 INFM1 OEP1 AUTOOUT AUTOIN ZEROLENIN 0 WORDWIDE 00000101 rbbbbbrb\nE619 1 EP4FIFOCFG[15]\n Endpoint 4 / slave FIFO configuration 0 INFM1 OEP1 AUTOOUT AUTOIN ZEROLENIN 0 WORDWIDE 00000101 rbbbbbrb\nE61A 1 EP6FIFOCFG[15]\n Endpoint 6 / slave FIFO configuration 0 INFM1 OEP1 AUTOOUT AUTOIN ZEROLENIN 0 WORDWIDE 00000101 rbbbbbrb\nE61B 1 EP8FIFOCFG[15]\n Endpoint 8 / slave FIFO configuration 0 INFM1 OEP1 AUTOOUT AUTOIN ZEROLENIN 0 WORDWIDE 00000101 rbbbbbrb\nE61C 4 reserved\nE620 1 EP2AUTOINLENH[15 Endpoint 2 AUTOIN Packet Length H 0 0 0 0 0 PL10 PL9 PL8 00000010 rrrrrbbb\nE621 1 EP2AUTOINLENL[15]Endpoint 2 AUTOIN Packet Length L PL7 PL6 PL5 PL4 PL3 PL2 PL1 PL0 00000000 RW\nE622 1 EP4AUTOINLENH[15]Endpoint 4 AUTOIN Packet Length H 0 0 0 0 0 0 PL9 PL8 00000010 rrrrrrbb\nE623 1 EP4AUTOINLENL[15]Endpoint 4 AUTOIN Packet Length L PL7 PL6 PL5 PL4 PL3 PL2 PL1 PL0 00000000 RW\nE624 1 EP6AUTOINLENH[15]Endpoint 6 AUTOIN Packet Length H 0 0 0 0 0 PL10 PL9 PL8 00000010 rrrrrbbb\nE625 1 EP6AUTOINLENL[15]Endpoint 6 AUTOIN Packet Length L PL7 PL6 PL5 PL4 PL3 PL2 PL1 PL0 00000000 RW\nE626 1 EP8AUTOINLENH[15]Endpoint 8 AUTOIN Packet Length H 0 0 0 0 0 0 PL9 PL8 00000010 rrrrrrbb\nE627 1 EP8AUTOINLENL[15]Endpoint 8 AUTOIN Packet Length L PL7 PL6 PL5 PL4 PL3 PL2 PL1 PL0 00000000 RW\nE628 1 ECCCFG ECC Configuration 0 0 0 0 0 0 0 ECCM 00000000 rrrrrrrb\nE629 1 ECCRESET ECC Reset x x x x x x x x 00000000 W\nE62A 1 ECC1B0 ECC1 Byte 0 Address LINE15 LINE14 LINE13 LINE12 LINE11 LINE10 LINE9 LINE8 00000000 R\nNote\n15. Read and writes to these registers may require synchronizati on delay; see Technical Reference Manual for “Synchronization D elay.”\nDocument Number: 38-08032 Rev. AC Page 35 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nE62B 1 ECC1B1 ECC1 Byte 1 Address LINE7 LINE6 LINE5 LINE4 LINE3 LINE2 LINE1 LINE0 00000000 R\nE62C 1 ECC1B2 ECC1 Byte 2 Address COL5 COL4 COL3 COL2 COL1 COL0 LINE17 LINE16 00000000 R\nE62D 1 ECC2B0 ECC2 Byte 0 Address LINE15 LINE14 LINE13 LINE12 LINE11 LINE10 LINE9 LINE8 00000000 R\nE62E 1 ECC2B1 ECC2 Byte 1 Address LINE7 LINE6 LINE5 LINE4 LINE3 LINE2 LINE1 LINE0 00000000 R\nE62F 1 ECC2B2 ECC2 Byte 2 Address COL5 COL4 COL3 COL2 COL1 COL0 0 0 00000000 R\nE630\nH.S.1 EP2FIFOPFH[16]\n Endpoint 2 / slave FIFO Programmable Flag H DECIS PKTSTAT IN:PKTS[2]OUT:PFC12 IN:PKTS[1]OUT:PFC11 IN:PKTS[0]OUT:PFC10 0 PFC9 PFC8 10001000 bbbbbrbb\nE630F.S. 1 EP2FIFOPFH[16]\n Endpoint 2 / slave FIFO Programmable Flag H DECIS PKTSTAT OUT:PFC12 OUT:PFC11 OUT:PFC10 0 PFC9 IN:PKTS[2]OUT:PFC8 10001000 bbbbbrbb\nE631H.S. 1 EP2FIFOPFL[16]\n Endpoint 2 / slave FIFO Programmable Flag L PFC7 PFC6 PFC5 PFC4 PFC3 PFC2 PFC1 PFC0 00000000 RW\nE631F.S 1 EP2FIFOPFL[16]\n Endpoint 2 / slave FIFO Programmable Flag L IN:PKTS[1]OUT:PFC7 IN:PKTS[0]OUT:PFC6 PFC5 PFC4 PFC3 PFC2 PFC1 PFC0 00000000 RW\nE632H.S. 1 EP4FIFOPFH[16]\n Endpoint 4 / slave FIFO Programmable Flag H DECIS PKTSTAT 0 IN: PKTS[1]OUT:PFC10 IN: PKTS[0]OUT:PFC9 0 0 PFC8 10001000 bbrbbrrb\nE632F.S 1 EP4FIFOPFH[16]\n Endpoint 4 / slave FIFO Programmable Flag H DECIS PKTSTAT 0 OUT:PFC10 OUT:PFC9 0 0 PFC8 10001000 bbrbbrrb\nE633H.S. 1 EP4FIFOPFL[16]\n Endpoint 4 / slave FIFO Programmable Flag L PFC7 PFC6 PFC5 PFC4 PFC3 PFC2 PFC1 PFC0 00000000 RW\nE633F.S 1 EP4FIFOPFL[16]\n Endpoint 4 / slave FIFO Programmable Flag L IN: PKTS[1]OUT:PFC7 IN: PKTS[0]OUT:PFC6 PFC5 PFC4 PFC3 PFC2 PFC1 PFC0 00000000 RW\nE634H.S. 1 EP6FIFOPFH[16]\n Endpoint 6 / slave FIFO Programmable Flag H DECIS PKTSTAT IN:PKTS[2]OUT:PFC12 IN:PKTS[1]OUT:PFC11 IN:PKTS[0]OUT:PFC10 0 PFC9 PFC8 00001000 bbbbbrbb\nE634F.S 1 EP6FIFOPFH[16]\n Endpoint 6 / slave FIFO Programmable Flag H DECIS PKTSTAT OUT:PFC12 OUT:PFC11 OUT:PFC10 0 PFC9 IN:PKTS[2]OUT:PFC8 00001000 bbbbbrbb\nE635H.S. 1 EP6FIFOPFL[16]\n Endpoint 6 / slave FIFO Programmable Flag L PFC7 PFC6 PFC5 PFC4 PFC3 PFC2 PFC1 PFC0 00000000 RW\nE635F.S 1 EP6FIFOPFL[16]\n Endpoint 6 / slave FIFO Programmable Flag L IN:PKTS[1]OUT:PFC7 IN:PKTS[0]OUT:PFC6 PFC5 PFC4 PFC3 PFC2 PFC1 PFC0 00000000 RW\nE636H.S. 1 EP8FIFOPFH[16]\n Endpoint 8 / slave FIFO Programmable Flag H DECIS PKTSTAT 0 IN: PKTS[1]OUT:PFC10 IN: PKTS[0]OUT:PFC9 0 0 PFC8 00001000 bbrbbrrb\nE636F.S 1 EP8FIFOPFH[16]\n Endpoint 8 / slave FIFO Programmable Flag H DECIS PKTSTAT 0 OUT:PFC10 OUT:PFC9 0 0 PFC8 00001000 bbrbbrrb\nE637H.S. 1 EP8FIFOPFL[16]\n Endpoint 8 / slave FIFO Programmable Flag L PFC7 PFC6 PFC5 PFC4 PFC3 PFC2 PFC1 PFC0 00000000 RW\nE637F.S 1 EP8FIFOPFL[16]\n Endpoint 8 / slave FIFO Programmable Flag L IN: PKTS[1]OUT:PFC7 IN: PKTS[0]OUT:PFC6 PFC5 PFC4 PFC3 PFC2 PFC1 PFC0 00000000 RW\n8 reserved\nE640 1 EP2ISOINPKTS EP2 (if ISO) IN Packets per frame (1-3) AADJ 0 0 0 0 0 INPPF1 INPPF0 00000001 brrrrrbb\nE641 1 EP4ISOINPKTS EP4 (if ISO) IN Packets per frame (1-3) AADJ 0 0 0 0 0 INPPF1 INPPF0 00000001 brrrrrrr\nE642 1 EP6ISOINPKTS EP6 (if ISO) IN Packets per frame (1-3) AADJ 0 0 0 0 0 INPPF1 INPPF0 00000001 brrrrrbb\nE643 1 EP8ISOINPKTS EP8 (if ISO) IN Packets per frame (1-3) AADJ 0 0 0 0 0 INPPF1 INPPF0 00000001 brrrrrrr\nE644 4 reserved\nE648 1 INPKTEND[16] Force IN Packet End Skip 0 0 0 EP3 EP2 EP1 EP0 xxxxxxxx W\nE649 7 OUTPKTEND[16]Force OUT Packet End Skip 0 0 0 EP3 EP2 EP1 EP0 xxxxxxxx W\nINTERRUPTS\nE650 1 EP2FIFOIE[16]\n Endpoint 2 slave FIFO Flag Interrupt Enable 0 0 0 0 EDGEPF PF EF FF 00000000 RW\nE651 1 EP2FIFOIRQ[16,17]Endpoint 2 slave FIFO Flag Interrupt Request 0 0 0 0 0 PF EF FF 00000000 rrrrrbbb\nE652 1 EP4FIFOIE[16]\n Endpoint 4 slave FIFO Flag Interrupt Enable 0 0 0 0 EDGEPF PF EF FF 00000000 RW\nE653 1 EP4FIFOIRQ[16,17]Endpoint 4 slave FIFO Flag Interrupt Request 0 0 0 0 0 PF EF FF 00000000 rrrrrbbb\nE654 1 EP6FIFOIE[16]\n Endpoint 6 slave FIFO Flag Interrupt Enable 0 0 0 0 EDGEPF PF EF FF 00000000 RW\nE655 1 EP6FIFOIRQ[16,17]Endpoint 6 slave FIFO Flag Interrupt Request 0 0 0 0 0 PF EF FF 00000000 rrrrrbbb\nE656 1 EP8FIFOIE[16]\n Endpoint 8 slave FIFO Flag Interrupt Enable 0 0 0 0 EDGEPF PF EF FF 00000000 RW\nE657 1 EP8FIFOIRQ[16,17]Endpoint 8 slave FIFO Flag Interrupt Request 0 0 0 0 0 PF EF FF 00000000 rrrrrbbb\nE658 1 IBNIE IN-BULK-NAK Interrupt Enable 0 0 EP8 EP6 EP4 EP2 EP1 EP0 00000000 RW\nE659 1 IBNIRQ[17]IN-BULK-NAK interrupt Request 0 0 EP8 EP6 EP4 EP2 EP1 EP0 00xxxxxx rrbbbbbb\nE65A 1 NAKIE Endpoint Ping-NAK / IBN Interrupt Enable EP8 EP6 EP4 EP2 EP1 EP0 0 IBN 00000000 RW\nE65B 1 NAKIRQ[17]Endpoint Ping-NAK / IBN Interrupt Request EP8 EP6 EP4 EP2 EP1 EP0 0 IBN xxxxxx0x bbbbbbrb\nE65C 1 USBIE USB Int Enables 0 EP0ACK HSGRANT URES SUSP SUTOK SOF SUDAV 00000000 RWTable 12.  FX2LP Register Summary  (continued)\nHex Size Name Description b7 b6 b5 b4 b3 b2 b1 b0 Default Access\nNotes\n16. Read and writes to these registers may require synchronizati on delay; see Technical Reference Manual for “Synchronization D elay”.\n17. The register can only be reset; it cannot be set.\nDocument Number: 38-08032 Rev. AC Page 36 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nE65D 1 USBIRQ[18]USB Interrupt Requests 0 EP0ACK HSGRANT URES SUSP SUTOK SOF SUDAV 0xxxxxxx rbbbbbbb\nE65E 1 EPIE Endpoint Interrupt \nEnablesEP8 EP6 EP4 EP2 EP1OUT EP1IN EP0OUT EP0IN 00000000 RW\nE65F 1 EPIRQ[18]Endpoint Interrupt \nRequestsEP8 EP6 EP4 EP2 EP1OUT EP1IN EP0OUT EP0IN 0 RW\nE660 1 GPIFIE[19] GPIF Interrupt Enable 0 0 0 0 0 0 GPIFWF GPIFDONE 00000000 RW\nE661 1 GPIFIRQ[19]GPIF Interrupt Request 0 0 0 0 0 0 GPIFWF GPIFDONE 000000xx RW\nE662 1 USBERRIE USB Error Interrupt \nEnablesISOEP8 ISOEP6 ISOEP4 ISOEP2 0 0 0 ERRLIMIT 00000000 RW\nE663 1 USBERRIRQ[18]USB Error Interrupt Requests ISOEP8 ISOEP6 ISOEP4 ISOEP2 0 0 0 ERRLIMIT 0000000x bbbbrrrb\nE664 1 ERRCNTLIM USB Error counter and limit EC3 EC2 EC1 EC0 LIMIT3 LIMIT2 LIMIT1 LIMIT0 xxxx0100 rrrrbbbb\nE665 1 CLRERRCNT Clear Error Counter EC3:0 x x x x x x x x xxxxxxxx W\nE666 1 INT2IVEC Interrupt 2 (USB) Autovector 0 I2V4 I2V3 I2V2 I2V1 I2V0 0 0 00000000 R\nE667 1 INT4IVEC Interrupt 4 (slave FIFO & GPIF) Autovector 1 0 I4V3 I4V2 I4V1 I4V0 0 0 10000000 R\nE668 1 INTSET-UP Interrupt 2&4 setup 0 0 0 0 AV2EN 0 INT4SRC AV4EN 00000000 RW\nE669 7 reserved\nINPUT / OUTPUT\nE670 1 PORTACFG I/O PORTA Alternate Configuration FLAGD SLCS 0 0 0 0 INT1 INT0 00000000 RW\nE671 1 PORTCCFG I/O PORTC Alternate Configuration GPIFA7 GPIFA6 GPIFA5 GPIFA4 GPIFA3 GPIFA2 GPIFA1 GPIFA0 00000000 RW\nE672 1 PORTECFG I/O PORTE Alternate Configuration GPIFA8 T2EX INT6 RXD1OUT RXD0OUT T2OUT T1OUT T0OUT 00000000 RW\nE673 4 reserved\nE677 1 reserved\nE678 1 I2CS I²C BusControl & Status START STOP LASTRD ID1 ID0 BERR ACK DONE 000xx000 bbbrrrrr\nE679 1 I2DAT I²C BusData d7 d6 d5 d4 d3 d2 d1 d0 xxxxxxxx RW\nE67A 1 I2CTL I²C BusControl 0 0 0 0 0 0 STOPIE 400KHZ 00000000 RW\nE67B 1 XAUTODAT1 Autoptr1 MOVX access, when APTREN=1 D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nE67C 1 XAUTODAT2 Autoptr2 MOVX access, when APTREN=1 D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nUDMA CRC\nE67D 1 UDMACRCH[19]UDMA CRC MSB CRC15 CRC14 CRC13 CRC12 CRC11 CRC10 CRC9 CRC8 01001010 RW\nE67E 1 UDMACRCL[19]UDMA CRC LSB CRC7 CRC6 CRC5 CRC4 CRC3 CRC2 CRC1 CRC0 10111010 RW\nE67F 1 UDMACRC-QUALIFIER UDMA CRC Qualifier QENABLE 0 0 0 QSTATE QSIGNAL2 QSIGNAL1 QSIGNAL0 00000000 brrrbbbb\nUSB CONTROL\nE680 1 USBCS USB Control & Status HSM 0 0 0 DISCON NOSYNSOF RENUM SIGRSUME x0000000 rrrrbbbb\nE681 1 SUSPEND Put chip into suspend x x x x x x x x xxxxxxxx W\nE682 1 WAKEUPCS Wakeup Control & Status WU2 WU WU2POL WUPOL 0 DPEN WU2EN WUEN xx000101 bbbbrbbb\nE683 1 TOGCTL Toggle Control Q S R I/O EP3 EP2 EP1 EP0 x0000000 rrrbbbbb\nE684 1 USBFRAMEH USB Frame count H 0 0 0 0 0 FC10 FC9 FC8 00000xxx R\nE685 1 USBFRAMEL USB Frame count L FC7 FC6 FC5 FC4 FC3 FC2 FC1 FC0 xxxxxxxx R\nE686 1 MICROFRAME Microframe count, 0-7 0 0 0 0 0 MF2 MF1 MF0 00000xxx R\nE687 1 FNADDR USB Function address 0 FA6 FA5 FA4 FA3 FA2 FA1 FA0 0xxxxxxx R\nE688 2 reserved\nENDPOINTS\nE68A 1 EP0BCH[19]Endpoint 0 Byte Count H (BC15) (BC14) (BC13) (BC12) (BC11) (BC10) (BC9) (BC8) xxxxxxxx RW\nE68B 1 EP0BCL[19]Endpoint 0 Byte Count L (BC7) BC6 BC5 BC4 BC3 BC2 BC1 BC0 xxxxxxxx RW\nE68C 1 reserved\nE68D 1 EP1OUTBC Endpoint 1 OUT Byte Count 0 BC6 BC5 BC4 BC3 BC2 BC1 BC0 0xxxxxxx RW\nE68E 1 reserved\nE68F 1 EP1INBC Endpoint 1 IN Byte Count 0 BC6 BC5 BC4 BC3 BC2 BC1 BC0 0xxxxxxx RW\nE690 1 EP2BCH[19]Endpoint 2 Byte Count H 0 0 0 0 0 BC10 BC9 BC8 00000xxx RW\nE691 1 EP2BCL[19] Endpoint 2 Byte Count L BC7/SKIP BC6 BC5 BC4 BC3 BC2 BC1 BC0 xxxxxxxx RW\nE692 2 reserved\nE694 1 EP4BCH[19] Endpoint 4 Byte Count H 0 0 0 0 0 0 BC9 BC8 000000xx RW\nE695 1 EP4BCL[19] Endpoint 4 Byte Count L BC7/SKIP BC6 BC5 BC4 BC3 BC2 BC1 BC0 xxxxxxxx RW\nE696 2 reserved\nE698 1 EP6BCH[19] Endpoint 6 Byte Count H 0 0 0 0 0 BC10 BC9 BC8 00000xxx RW\nE699 1 EP6BCL[19] Endpoint 6 Byte Count L BC7/SKIP BC6 BC5 BC4 BC3 BC2 BC1 BC0 xxxxxxxx RWTable 12.  FX2LP Register Summary  (continued)\nHex Size Name Description b7 b6 b5 b4 b3 b2 b1 b0 Default Access\nNotes\n18. The register can only be reset; it cannot be set.\n19. Read and writes to these registers may require synchronizati on delay; see Technical Reference Manual for “Synchronization D elay”.\nDocument Number: 38-08032 Rev. AC Page 37 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nE69A 2 reserved\nE69C 1 EP8BCH[20] Endpoint 8 Byte Count H 0 0 0 0 0 0 BC9 BC8 000000xx RW\nE69D 1 EP8BCL[20] Endpoint 8 Byte Count L BC7/SKIP BC6 BC5 BC4 BC3 BC2 BC1 BC0 xxxxxxxx RW\nE69E 2 reserved\nE6A0 1 EP0CS Endpoint 0 Control and Sta-\ntusHSNAK 0 0 0 0 0 BUSY STALL 10000000 bbbbbbrb\nE6A1 1 EP1OUTCS Endpoint 1 OUT Control and Status 0 0 0 0 0 0 BUSY STALL 00000000 bbbbbbrb\nE6A2 1 EP1INCS Endpoint 1 IN Control and Status 0 0 0 0 0 0 BUSY STALL 00000000 bbbbbbrb\nE6A3 1 EP2CS Endpoint 2 Control and Sta-tus 0 NPAK2 NPAK1 NPAK0 FULL EMPTY 0 STALL 00101000 rrrrrrrb\nE6A4 1 EP4CS Endpoint 4 Control and Sta-tus 0 0 NPAK1 NPAK0 FULL EMPTY 0 STALL 00101000 rrrrrrrb\nE6A5 1 EP6CS Endpoint 6 Control and Sta-tus 0 NPAK2 NPAK1 NPAK0 FULL EMPTY 0 STALL 00000100 rrrrrrrb\nE6A6 1 EP8CS Endpoint 8 Control and Sta-tus 0 0 NPAK1 NPAK0 FULL EMPTY 0 STALL 00000100 rrrrrrrb\nE6A7 1 EP2FIFOFLGS Endpoint 2 slave FIFO Flags 0 0 0 0 0 PF EF FF 00000010 R\nE6A8 1 EP4FIFOFLGS Endpoint 4 slave FIFO Flags 0 0 0 0 0 PF EF FF 00000010 R\nE6A9 1 EP6FIFOFLGS Endpoint 6 slave FIFO Flags 0 0 0 0 0 PF EF FF 00000110 R\nE6AA 1 EP8FIFOFLGS Endpoint 8 slave FIFO Flags 0 0 0 0 0 PF EF FF 00000110 R\nE6AB 1 EP2FIFOBCH Endpoint 2 slave FIFO total byte count H 0 0 0 BC12 BC11 BC10 BC9 BC8 00000000 R\nE6AC 1 EP2FIFOBCL Endpoint 2 slave FIFO total byte count L BC7 BC6 BC5 BC4 BC3 BC2 BC1 BC0 00000000 R\nE6AD 1 EP4FIFOBCH Endpoint 4 slave FIFO total byte count H 0 0 0 0 0 BC10 BC9 BC8 00000000 R\nE6AE 1 EP4FIFOBCL Endpoint 4 slave FIFO total byte count L BC7 BC6 BC5 BC4 BC3 BC2 BC1 BC0 00000000 R\nE6AF 1 EP6FIFOBCH Endpoint 6 slave FIFO total byte count H 0 0 0 0 BC11 BC10 BC9 BC8 00000000 R\nE6B0 1 EP6FIFOBCL Endpoint 6 slave FIFO total byte count L BC7 BC6 BC5 BC4 BC3 BC2 BC1 BC0 00000000 R\nE6B1 1 EP8FIFOBCH Endpoint 8 slave FIFO total byte count H 0 0 0 0 0 BC10 BC9 BC8 00000000 R\nE6B2 1 EP8FIFOBCL Endpoint 8 slave FIFO total byte count L BC7 BC6 BC5 BC4 BC3 BC2 BC1 BC0 00000000 R\nE6B3 1 SUDPTRH Setup Data Pointer high address byte A15 A14 A13 A12 A11 A10 A9 A8 xxxxxxxx RW\nE6B4 1 SUDPTRL Setup Data Pointer low ad-dress byte A7 A6 A5 A4 A3 A2 A1 0 xxxxxxx0 bbbbbbbr\nE6B5 1 SUDPTRCTL Setup Data Pointer Auto Mode 0 0 0 0 0 0 0 SDPAUTO 00000001 RW\n2 reserved\nE6B8 8 SET-UPDAT 8 bytes of setup data D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx R\nSET-UPDAT[0] =  bmRequestType\nSET-UPDAT[1] = bmRequest\nSET-UPDAT[2:3] = wValue\nSET-UPDAT[4:5] = wIndex\nSET-UPDAT[6:7] = wLength\nGPIF\nE6C0 1 GPIFWFSELECT Waveform Selector SINGLEWR1 SINGLEWR0 SINGLERD1 SINGLERD0 FIFOWR1 FIFOWR0 FIFORD1 FIFORD0 11100100 RW\nE6C1 1 GPIFIDLECS GPIF Done, GPIF IDLE drive mode DONE 0 0 0 0 0 0 IDLEDRV 10000000 RW\nE6C2 1 GPIFIDLECTL Inactive Bus, CTL states 0 0 CTL5 CTL4 CTL3 CTL2 CTL1 CTL0 11111111 RW\nE6C3 1 GPIFCTLCFG CTL Drive Type TRICTL 0 CTL5 CTL4 CTL3 CTL2 CTL1 CTL0 00000000 RW\nE6C4 1 GPIFADRH[20]GPIF Address H 0 0 0 0 0 0 0 GPIFA8 00000000 RW\nE6C5 1 GPIFADRL[20]GPIF Address L GPIFA7 GPIFA6 GPIFA5 GPIFA4 GPIFA3 GPIFA2 GPIFA1 GPIFA0 00000000 RW\nFLOWSTATE\nE6C6 1 FLOWSTATE Flowstate Enable and \nSelectorFSE 0 0 0 0 FS2 FS1 FS0 00000000 brrrrbbb\nE6C7 1 FLOWLOGIC Flowstate Logic LFUNC1 LFUNC0 TERMA2 TERMA1 TERMA0 TERMB2 TERMB1 TERMB0 00000000 RW\nE6C8 1 FLOWEQ0CTL CTL-Pin States in \nFlowstate (when Logic = 0)CTL0E3 CTL0E2 CTL0E1/CTL5 CTL0E0/CTL4 CTL3 CTL2 CTL1 CTL0 00000000 RWTable 12.  FX2LP Register Summary  (continued)\nHex Size Name Description b7 b6 b5 b4 b3 b2 b1 b0 Default Access\nNote\n20. Read and writes to these registers may require synchronizati on delay; see Technical Reference Manual for “Synchronization D elay”.\nDocument Number: 38-08032 Rev. AC Page 38 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nE6C9 1 FLOWEQ1CTL CTL-Pin States in Flow-\nstate (when Logic = 1)CTL0E3 CTL0E2 CTL0E1/CTL5 CTL0E0/CTL4 CTL3 CTL2 CTL1 CTL0 00000000 RW\nE6CA 1 FLOWHOLDOFF Holdoff Configuration HOPERIOD3 HOPERIOD2 HOPERIOD1 HOPERIOD0 HOSTATE HOCTL2 HOCTL1 HOCTL0 00010010 RW\nE6CB 1 FLOWSTB Flowstate Strobe \nConfigurationSLAVE RDYASYNC CTLTOGL SUSTAIN 0 MSTB2 MSTB1 MSTB0 00100000 RW\nE6CC 1 FLOWSTBEDGE Flowstate Rising/Falling \nEdge Configuration0 0 0 0 0 0 FALLING RISING 00000001 rrrrrrbb\nE6CD 1 FLOWSTBPERIOD Master-Strobe Half-Period D7 D6 D5 D4 D3 D2 D1 D0 00000010 RW\nE6CE 1 GPIFTCB3[21]GPIF Transaction Count Byte 3 TC31 TC30 TC29 TC28 TC27 TC26 TC25 TC24 00000000 RW\nE6CF 1 GPIFTCB2[21]GPIF Transaction Count Byte 2 TC23 TC22 TC21 TC20 TC19 TC18 TC17 TC16 00000000 RW\nE6D0 1 GPIFTCB1[21]GPIF Transaction Count Byte 1 TC15 TC14 TC13 TC12 TC11 TC10 TC9 TC8 00000000 RW\nE6D1 1 GPIFTCB0[21]GPIF Transaction Count Byte 0 TC7 TC6 TC5 TC4 TC3 TC2 TC1 TC0 00000001 RW\n2 reserved 00000000 RW\nreserved\nreserved\nE6D2 1 EP2GPIFFLGSEL[21]Endpoint 2 GPIF Flag \nselect0 0 0 0 0 0 FS1 FS0 00000000 RW\nE6D3 1 EP2GPIFPFSTOP Endpoint 2 GPIF stop transaction on prog. flag 0 0 0 0 0 0 0 FIFO2FLAG 00000000 RW\nE6D4 1 EP2GPIFTRIG[21]Endpoint 2 GPIF Trigger x x x x x x x x xxxxxxxx W\n3 reserved\nreserved\nreserved\nE6DA 1 EP4GPIFFLGSEL[21]Endpoint 4 GPIF Flag select 0 0 0 0 0 0 FS1 FS0 00000000 RW\nE6DB 1 EP4GPIFPFSTOP Endpoint 4 GPIF stop transaction on GPIF Flag 0 0 0 0 0 0 0 FIFO4FLAG 00000000 RW\nE6DC 1 EP4GPIFTRIG[21]Endpoint 4 GPIF Trigger x x x x x x x x xxxxxxxx W\n3 reserved\nreserved\nreserved\nE6E2 1 EP6GPIFFLGSEL[21]Endpoint 6 GPIF Flag select 0 0 0 0 0 0 FS1 FS0 00000000 RW\nE6E3 1 EP6GPIFPFSTOP Endpoint 6 GPIF stop transaction on prog. flag 0 0 0 0 0 0 0 FIFO6FLAG 00000000 RW\nE6E4 1 EP6GPIFTRIG[21]Endpoint 6 GPIF Trigger x x x x x x x x xxxxxxxx W\n3 reserved\nreserved\nreserved\nE6EA 1 EP8GPIFFLGSEL[21]Endpoint 8 GPIF Flag select 0 0 0 0 0 0 FS1 FS0 00000000 RW\nE6EB 1 EP8GPIFPFSTOP Endpoint 8 GPIF stop transaction on prog. flag 0 0 0 0 0 0 0 FIFO8FLAG 00000000 RW\nE6EC 1 EP8GPIFTRIG[21]Endpoint 8 GPIF Trigger x x x x x x x x xxxxxxxx W\n3 reserved\nE6F0 1 XGPIFSGLDATH GPIF Data H \n(16-bit mode only)D15 D14 D13 D12 D11 D10 D9 D8 xxxxxxxx RW\nE6F1 1 XGPIFSGLDATLX Read/Write GPIF Data L & \ntrigger transactionD7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nE6F2 1 XGPIFSGLDATLNOX Read GPIF Data L, no transaction trigger D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx R\nE6F3 1 GPIFREADYCFG Internal RDY, Sync/Async, RDY pin states INTRDY SAS TCXRDY5 0 0 0 0 0 00000000 bbbrrrrr\nE6F4 1 GPIFREADYSTAT GPIF Ready Status 0 0 RDY5 RDY4 RDY3 RDY2 RDY1 RDY0 00xxxxxx R\nE6F5 1 GPIFABORT Abort GPIF Waveforms x x x x x x x x xxxxxxxx W\nE6F6 2 reserved\nENDPOINT BUFFERS\nE740 64 EP0BUF EP0-IN/-OUT buffer D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nE780 64 EP10UTBUF EP1-OUT buffer D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nE7C0 64 EP1INBUF EP1-IN buffer D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nE800 2048 reserved RW\nF000 1024 EP2FIFOBUF 512/1024 byte EP 2 / slave FIFO buffer (IN or OUT) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nF400 512 EP4FIFOBUF 512 byte EP 4 / slave FIFO buffer (IN or OUT) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nF600 512 reservedTable 12.  FX2LP Register Summary  (continued)\nHex Size Name Description b7 b6 b5 b4 b3 b2 b1 b0 Default Access\nNote\n21. Read and writes to these registers may require synchronizati on delay; see Technical Reference Manual for “Synchronization D elay”.\nDocument Number: 38-08032 Rev. AC Page 39 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nF800 1024 EP6FIFOBUF 512/1024 byte EP 6 / slave \nFIFO buffer (IN or OUT)D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nFC00 512 EP8FIFOBUF 512 byte EP 8 / slave FIFO buffer (IN or OUT) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nFE00 512 reserved\nxxxx I²C Configuration Byte 0 DISCON 0 0 0 0 0 400KHZ xxxxxxxx[22]n/a\nSpecial Function Registers (SFRs)\n80 1 IOA[23]Port A (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\n81 1 SP Stack Pointer D7 D6 D5 D4 D3 D2 D1 D0 00000111 RW\n82 1 DPL0 Data Pointer 0 L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW\n83 1 DPH0 Data Pointer 0 H A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW\n84 1 DPL1[23]Data Pointer 1 L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW\n85 1 DPH1[23]Data Pointer 1 H A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW\n86 1 DPS[23]Data Pointer 0/1 select 0 0 0 0 0 0 0 SEL 00000000 RW\n87 1 PCON Power Control SMOD0 x 1 1 x x x IDLE 00110000 RW\n88 1 TCON Timer/Counter Control(bit addressable) TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 00000000 RW\n89 1 TMOD Timer/Counter Mode Control GATE CT M1 M0 GATE CT M1 M0 00000000 RW\n8A 1 TL0 Timer 0 reload L D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\n8B 1 TL1 Timer 1 reload L D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\n8C 1 TH0 Timer 0 reload H D15 D14 D13 D12 D11 D10 D9 D8 00000000 RW\n8D 1 TH1 Timer 1 reload H D15 D14 D13 D12 D11 D10 D9 D8 00000000 RW\n8E 1 CKCON[23]Clock Control x x T2M T1M T0M MD2 MD1 MD0 00000001 RW\n8F 1 reserved\n90 1 IOB[23]Port B (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\n91 1 EXIF[23]External Interrupt Flag(s) IE5 IE4 I²CINT USBNT 1 0 0 0 00001000 RW\n92 1 MPAGE[23]Upper Addr Byte of MOVX using @R0 / @R1 A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW\n93 5 reserved\n98 1 SCON0 Serial Port 0 Control (bit addressable) SM0_0 SM1_0 SM2_0 REN_0 TB8_0 RB8_0 TI_0 RI_0 00000000 RW\n99 1 SBUF0 Serial Port 0 Data Buffer D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\n9A 1 AUTOPTRH1[23]Autopointer 1 Address H A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW\n9B 1 AUTOPTRL1[23]Autopointer 1 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW\n9C 1 reserved\n9D 1 AUTOPTRH2[23]Autopointer 2 Address H A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW\n9E 1 AUTOPTRL2[23]Autopointer 2 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW\n9F 1 reserved\nA0 1 IOC[23]Port C (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nA1 1 INT2CLR[23]Interrupt 2 clear x x x x x x x x xxxxxxxx W\nA2 1 INT4CLR[23]Interrupt 4 clear x x x x x x x x xxxxxxxx W\nA3 5 reserved\nA8 1 IE Interrupt Enable (bit addressable) EA ES1 ET2 ES0 ET1 EX1 ET0 EX0 00000000 RW\nA9 1 reserved\nAA 1 EP2468STAT[23]Endpoint 2,4,6,8 status flags EP8F EP8E EP6F EP6E EP4F EP4E EP2F EP2E 01011010 R\nAB 1 EP24FIFOFLGS[23]Endpoint 2,4 slave FIFO status flags 0 EP4PF EP4EF EP4FF 0 EP2PF EP2EF EP2FF 00100010 R\nAC 1 EP68FIFOFLGS[23]Endpoint 6,8 slave FIFO status flags 0 EP8PF EP8EF EP8FF 0 EP6PF EP6EF EP6FF 01100110 R\nAD 2 reserved\nAF 1 AUTOPTRSETUP[23]Autopointer 1&2 setup 0 0 0 0 0 APTR2INC APTR1INC APTREN 00000110 RW\nB0 1 IOD[23]Port D (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nB1 1 IOE[23]Port E (NOT bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nB2 1 OEA[23]Port A Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\nB3 1 OEB[23]Port B Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\nB4 1 OEC[23]Port C Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\nB5 1 OED[23]Port D Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\nB6 1 OEE[23]Port E Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\nB7 1 reserved\nB8 1 IP Interrupt Priority (bit ad-dressable) 1 PS1 PT2 PS0 PT1 PX1 PT0 PX0 10000000 RW\nB9 1 reservedTable 12.  FX2LP Register Summary  (continued)\nHex Size Name Description b7 b6 b5 b4 b3 b2 b1 b0 Default Access\nNotes\n22. If no EEPROM is detected by the SIE then the default is 0000 0000.\n23. SFRs not part of the standard 8051 architecture. \nDocument Number: 38-08032 Rev. AC Page 40 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nBA 1 EP01STAT[24]Endpoint 0&1 Status 0 0 0 0 0 EP1INBSY EP1OUTBSY EP0BSY 00000000 R\nBB 1 GPIFTRIG[24, 25]Endpoint 2,4,6,8 GPIF \nslave FIFO TriggerDONE 0 0 0 0 RW EP1 EP0 10000xxx brrrrbbb\nBC 1 reserved\nBD 1 GPIFSGLDATH[24]GPIF Data H (16-bit mode only) D15 D14 D13 D12 D11 D10 D9 D8 xxxxxxxx RW\nBE 1 GPIFSGLDATLX[24]GPIF Data L w/ Trigger D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW\nBF 1 GPIFSGLDATL-NOX[24]GPIF Data L w/ No Trigger D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx R\nC0 1 SCON1[24]Serial Port 1 Control (bit addressable) SM0_1 SM1_1 SM2_1 REN_1 TB8_1 RB8_1 TI_1 RI_1 00000000 RW\nC1 1 SBUF1[24]Serial Port 1 Data Buffer D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\nC2 6 reserved\nC8 1 T2CON Timer/Counter 2 Control (bit addressable) TF2 EXF2 RCLK TCLK EXEN2 TR2 CT2 CPRL2 00000000 RW\nC9 1 reserved\nCA 1 RCAP2L Capture for Timer 2, au-to-reload, up-counter D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\nCB 1 RCAP2H Capture for Timer 2, au-to-reload, up-counter D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\nCC 1 TL2 Timer 2 reload L D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\nCD 1 TH2 Timer 2 reload H D15 D14 D13 D12 D11 D10 D9 D8 00000000 RW\nCE 2 reserved\nD0 1 PSW Program Status Word (bit addressable) CY AC F0 RS1 RS0 OV F1 P 00000000 RW\nD1 7 reserved\nD8 1 EICON[24]External Interrupt Control SMOD1 1 ERESI RESI INT6 0 0 0 01000000 RW\nD9 7 reserved\nE0 1 ACC Accumulator (bit address-able) D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\nE1 7 reserved\nE8 1 EIE[24]External Interrupt En-able(s) 1 1 1 EX6 EX5 EX4 EI²C EUSB 11100000 RW\nE9 7 reserved\nF0 1 B B (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW\nF1 7 reserved\nF8 1 EIP[24]External Interrupt Priority Control 1 1 1 PX6 PX5 PX4 PI²C PUSB 11100000 RW\nF9 7 reservedTable 12.  FX2LP Register Summary  (continued)\nHex Size Name Description b7 b6 b5 b4 b3 b2 b1 b0 Default Access\nr = read-only bit\nw = write-only bit\nb = both read/write bitR = all bits read-only\nW = all bits write-only\nNotes\n24. SFRs not part of the standard 8051 architecture.\n25. Read and writes to these registers may require synchronizati on delay; see Technical Reference Manual for “Synchronization D elay”.\nDocument Number: 38-08032 Rev. AC Page 41 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nAbsolute Maximum Ratings\nExceeding maximum ra tings may shorten t he useful life of the \ndevice. User guidelines are not tested.\nStorage temperature ........... .............. ....... –65 °C to + 150 °C\nAmbient temperature with \npower supplied (Commercial). ........................ 0 °C to +70  °C\nAmbient temperature with \npower supplied (Industrial) . .............. ....... –40 °C to +10 5 °C\nSupply voltage to gr ound potential ......... .....–0.5 V to +4.0  V\nDC input voltage to any input pin[26] ........................... 5.25 V\nDC voltage applied to outputs \nin high Z state ....................................  –0.5 V to VCC + 0.5 V\nPower dissipation ............ ................................. ....... 300 mW\nStatic discharge voltage ...................................... .....>2000 V\nMax output current, per I/O port .............................. ... 10 mA\nMax output current, all five I/O ports \n(128-pin and 100-pin packages ) ................................ . 50 mAOperating Conditions\nTA (ambient temperature under bias) \nCommercial ................................................... 0  °C to +70 °C\nTA (ambient temperature under bias) \nIndustrial .................................................. –4 0 °C to +105 °C\nSupply voltage .........................................+3.00 V  to +3.60 V\nGround voltage ................................................ ................ 0 V\nFOSC (oscillator or crystal freq uency) .... 24 MHz ± 100 ppm,\nparallel resonant \nThermal Characteristics\nMaximum junction temperature ................................. 1 25 °C\nThe following table displays the thermal characte ristics of var ious packages: \nThe junction temperature \uf071j, can be calculated using the following equation: \uf071j = P*\uf071Ja + \uf071a \nWhere,\nP = Power \uf071\nJa = Junction to ambient temperature ( \uf071Jc + \uf071Ca) \n\uf071a = Ambient temperature (70 °C) \nThe case temperature \uf071c, can be calculated using th e following equation: \uf071c = P*\uf071Ca + \uf071a \nwhere,\nP = Power \n\uf071Ca = Case to ambient temperature \n\uf071a = Ambient temperature (70 °C)Table 13.  Thermal Characteristics\nPackage Ambient Temperature (°C)\uf071Jc \nJunction to Case \nThermal Resistance (°C/W)\uf071Ja \nJunction to Ambient Thermal \nResistance (°C/W)\n56 SSOP 70 24.4 47.7100 TQFP 70 11.9 45.9\n128 TQFP 70 15.5 43.2\n56 QFN 70 10.6 25.256 VFBGA 70 30.9 58.6\nNote\n26. Do not power I/O with the chip power OFF.\nDocument Number: 38-08032 Rev. AC Page 42 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nDC Electrical Characteristics\nUSB Transceiver\nUSB 2.0 compliant in Full  Speed and Hi-Speed modes.Table 14.  DC Characteristics\nParameter Description Conditions Min Typ Max Unit\nVCC Supply voltage – 3.00 3.3 3.60 V\nVCC Ramp Up 0 to 3.3 V – 200 – – \uf06ds\nVIH Input HIGH voltage – 2 – 5.25 V\nVIL Input LOW voltage – –0.5 – 0.8 V\nVIH_X Crystal input HIGH voltage – 2 – 5.25 V\nVIL_X Crystal input LOW voltage – –0.5 – 0.8 V\nII Input leakage current 0< VIN < VCC –– ± 1 0 \uf06dA\nVOH Output voltage HIGH IOUT = 4 mA 2.4 – – V\nVOL Output LOW voltage IOUT = –4 mA – – 0.4 V\nIOH Output current HIGH – – – 4 mA\nIOL Output current LOW – – – 4 mA\nCIN Input pin capacitanceExcept D+/D– – – 10 pF\nD+/D– – – 15 pF\nISUSPSuspend current Connected – 300 380[27]\uf06dA\nCY7C68014/CY7C68016 Disconnected – 100 150[27]\uf06dA\nSuspend current Connected – 0.5 1.2[27]mA\nCY7C68013/CY7C68015 Disconnected – 0.3 1.0[27]mA\nICC Supply current8051 running, connected to USB HS – 50 85 mA\n8051 running, connected to USB FS – 35 65 mA\nTRESETReset time after valid powerVCC min = 3.0 V5.0 – – ms\nPin reset after powered on 200 – – \uf06ds\nNote\n27. Measured at Max VCC, 25 °C.\nDocument Number: 38-08032 Rev. AC Page 43 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nAC Electrical Characteristics\nUSB Transceiver\nUSB 2.0 compliant in Full -Speed and Hi-Speed modes.\nProgram Memory Read\nFigure 12.  Program Memo ry Read Timing Diagram\ntCL\ntDH\ntSOEL\ntSCSLPSEN#\nD[7..0]\nOE#A[15..0]\nCS#tSTBL\ndata intACC1tAV\ntSTBHtAVCLKOUT[28]\n[29]\nTable 15.  Program Memory Read Parameters\nParameter Description Min Typ Max Unit Notes\ntCL 1/CLKOUT frequency– 20.83 – ns 48 MHz\n– 41.66 – ns 24 MHz\n– 83.2 – ns 12 MHz\ntAV Delay from clock to valid address 0 – 10.7 ns –\ntSTBL Clock to PSEN LOW 0 – 8 ns –\ntSTBH Clock to PSEN HIGH 0 – 8 ns –\ntSOEL Clock to OE LOW – – 11.1 ns –\ntSCSL Clock to CS LOW – – 13 ns –\ntDSU Data setup to clock 9.6 – – ns –\ntDH Data hold time 0 – – ns –\nNotes\n28. CLKOUT is shown with positive polarity.\n29. tACC1  is computed from these parameters as follows: \ntACC1 (24 MHz) = 3*tCL – tAV – tDSU = 106 ns. \ntACC1 (48 MHz) = 3*tCL – tAV – tDSU = 43 ns.\nDocument Number: 38-08032 Rev. AC Page 44 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nData Memory Read[30]\nWhen using the AUTPOPTR1 or AUTOPTR2 to address external memory , the address of AUTOPTR1 is only active while either RD# \nor WR# is active. The address o f AUTOPTR2 is act ive throughout the cycle and meets the address valid time f or which is based o n \nthe stretch value.Figure 13.  Data Memory Read Timing Diagram\ndata intCL\nA[15..0]tAVtAV\nRD#tSTBLtSTBH\ntDH\nD[7..0]data intACC2[31]tDSUStretch = 0\nStretch = 1 tCL\nA[15..0]tAV\nRD#\ntDH\nD[7..0]tACC3tDSUCS#CS#tSCSL\nOE#tSOELCLKOUT[28]\nCLKOUT[28]\n[31]\nTable 16.  Data Memory Read Parameters\nParameter Description Min Typ Max Unit Notes\ntCL 1/CLKOUT frequency – 20.83 – ns 48 MHz\n– 41.66 – ns 24 MHz\n– 83.2 – ns 12 MHz\ntAV Delay from clock to valid address – – 10.7 ns –\ntSTBL Clock to RD LOW – – 11 ns –\ntSTBH Clock to RD HIGH – – 11 ns –\ntSCSL Clock to CS LOW – – 13 ns –\ntSOEL Clock to OE LOW – – 11.1 ns –\ntDSU Data setup to clock 9.6 – – ns –\ntDH Data hold time 0 – – ns –\nNotes\n30. The stretch memory cycle feat ure enables EZ-USB firmware to adjust the speed of data memory accesses not the program memory  accesses. Details including typical \nstrobe width timings can be found in the section 12.1.2 of the Technical Reference Manual . The address cycle width can be interpreted from these. \n31. tACC2  and tACC3  are computed from these parameters as follows: \ntACC2 (24 MHz) = 3*tCL – tAV –tDSU = 106 ns\ntACC2 (48 MHz) = 3*tCL – tAV – tDSU = 43 ns\ntACC3 (24 MHz) = 5*tCL – tAV –tDSU = 190 ns\ntACC3 (48 MHz) = 5*tCL – tAV – tDSU = 86 ns.\nDocument Number: 38-08032 Rev. AC Page 45 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nData Memory Write[32]\nWhen using the AUTPOPTR1 or AUTOPTR2 to address external memory , the address of AUTOPTR1 is only active while either RD# \nor WR# are active. The address of AUTOPTR2 is active throughout  the cycle and meets the address valid time for which is based on \nthe stretch value.Figure 14.  Data Memor y Write Timing Diagram\ntOFF1CLKOUT\nA[15..0]\nWR#tAV\nD[7..0]tCL\ntSTBL tSTBH\ndata out\ntOFF1CLKOUT\nA[15..0]\nWR#tAV\nD[7..0]tCL\ndata outStretch = 1\ntON1tSCSLtAV\nCS#\ntON1\nCS#\nTable 17.  Data Memory Write Parameters\nParameter Description Min Max Unit Notes\ntAV Delay from clock to valid address 0 10.7 ns –\ntSTBL Clock to WR pulse LOW 0 11.2 ns –\ntSTBH Clock to WR pulse HIGH 0 11.2 ns –\ntSCSL Clock to CS pulse LOW – 13.0 ns –\ntON1 Clock to data turn-on 0 13.1 ns –\ntOFF1 Clock to data hold time 0 13.1 ns –\nNote\n32. The stretch memory cycle feature enables EZ-USB firmware to adjust the speed of data memory accesses not the program memory  accesses. Details including \ntypical strobe width timings can be found in the section 12.1.2  of the Technical Reference Manual . The address cycle width can be interpreted from these.\nDocument Number: 38-08032 Rev. AC Page 46 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nPORTC Strobe Feature Timings\nThe RD# and WR# are present in the 100-pin version and the\n128-pin package. In these 100-pin and 128-pin versions, an\n8051 control bit can be set to pulse the RD# and WR# pins whenthe 8051 reads from or writes to PORTC. This feature is enabledby setting PORTCSTB bit in CPUCS register. \nThe RD# and WR# strobes are asserted for two CLKOUT cycles\nwhen PORTC is accessed. \nThe WR# strobe is asserted two clock cycles after PORTC is\nupdated and is active for two clock cycles after that, as shown  in\nFigure 16 . \nAs for read, the value of PORTC three clock cycles before the\nassertion of RD# is the value that the 8051 reads in. The RD# i s\npulsed for two clock cycles after three clock cycles from the p oint\nwhen the 8051 has performed a read funct ion on PORTC.The RD# signal prompts the external logic to prepare the next\ndata byte. Nothing gets sampled internally on assertion of the\nRD# signal itself; it is just a prefetch type signal to get the  next\ndata byte prepared. So, using it with that in mind easily meets  the\nsetup time to the next read. \nThe purpose of this pulsing of RD# is to allow the external\nperipheral to know that the 8051 is done reading PORTC and the\nd a t a  w a s  l a t c h e d  i n t o  P O R T C  t h r e e  C L K O U T  c y c l e s  b e f o r e\nasserting the RD# signal. After the RD# is pulsed, the externallogic can update t he data on PORTC. \nFollowing is the timing diagram of the read and write strobing\nfunction on accessing  PORTC. Refer to Data Memory Read\n[30]\non page 44  and Data Memory Write[32] on page 45  for details on\npropagation delay of  RD# and WR# signals.\nFigure 16.  WR# Strobe Function when PORTC is Accessed by 8051\nFigure 17.  RD# Strob e Function when PORTC is Accessed by 8051CLKOUT\nWR#tCLKOUT\nPORTC IS UPDATED\ntSTBL tSTBH\nCLKOUTtCLKOUT\nDATA MUST BE HELD FOR 3 CLK CYLCES DATA CAN BE UPDATED BY EXTERNAL LOGIC 8051 READS PORTC\nRD#tSTBL tSTBH\nDocument Number: 38-08032 Rev. AC Page 47 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nGPIF Synchronous Signals\nFigure 18.  GPIF Synchronous Signals Timing Diagram [33]\nDATA(output)\ntXGDIFCLK\nRDYX\nDATA(input) validtSRY\ntRYHtIFCLK\ntSGD\nCTLX\ntXCTLtDAH\nN N+1GPIFADR[8:0]tSGA\nTable 18.  GPIF Synchronous Sign als Parameters w ith Internally Sourced IFCLK[33, 34] \nParameter Description Min MaxTypUnitMin Max\ntIFCLK IFCLK Period 20.83 – – – ns\ntSRY RDYX to clock setup time 8.9 – – – ns\ntRYH RDYX Hold Time 0 – – – ns\ntSGD GPIF data to clock setup time 9.2 – – – ns\ntDAH GPIF data hold time 0 – – – ns\ntSGA Clock to GPIF address propagation delay – 7.5 – – ns\ntXGD Clock to GPIF data output propagation delay – 10 – – ns\ntXCTL Clock to CTLX output propagation delay – 6.7 – – ns\ntIFCLKR IFCLK rise time – – – 900 ps\ntIFCLKF IFCLK fall time – – – 900 ps\ntIFCLKOD IFCLK output  duty cycle – – 49 51 %\ntIFCLKJ IFCLK jitter peak to peak – – – 300 ps\nTable 19.  GPIF Synchronous Signals Parameters with Externally Sourced IFCLK[34] \nParameter Description Min Max Unit\ntIFCLK IFCLK period[35]20.83 200 ns\ntSRY RDYX to clock setup time 2.9 – ns\ntRYH RDYX Hold Time 3.7 – ns\ntSGD GPIF data to clock setup time 3.2 – ns\ntDAH GPIF data hold time 4.5 – ns\ntSGA Clock to GPIF address propagation delay – 11.5 ns\ntXGD Clock to GPIF data output propagation delay – 15 ns\ntXCTL Clock to CTLX output propagation delay – 10.7 ns\nNotes\n33. Dashed lines denote signals with programmable polarity.34. GPIF asynchronous RDY\nx signals have a minimum setup time of 50 ns when using the inte rnal 48-MHz IFCLK.\n35. IFCLK must not exceed 48 MHz.\nDocument Number: 38-08032 Rev. AC Page 48 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nSlave FIFO Synchronous Read\nFigure 19.  Slave FIFO Synchr onous Read Timing Diagram [36]\nIFCLK\nSLRD\nFLAGS\nSLOEtSRDtRDH\ntOEon tXFDtXFLG\nDATAtIFCLK\nN+1\ntOEoffN\nTable 20.  Slave FIFO Synchronous Read Parameters with Internal ly Sourced IFCLK[37] \nParameter Description Min MaxTypUnitMin Max\ntIFCLK IFCLK period 20.83 – – – ns\ntSRD SLRD to clock setup time 18.7 – – – ns\ntRDH Clock to SLRD hold time 0 – – – ns\ntOEon SLOE turn on to FIFO data valid – 10.5 – – ns\ntOEoff SLOE turn off to FIFO data hold – 10.5 – – ns\ntXFLG Clock to FLAGS output propagation delay – 9.5 – – ns\ntXFD Clock to FIFO data output propagation delay – 11 – – ns\ntIFCLKR IFCLK rise time – – – 900 ps\ntIFCLKF IFCLK fall time – – – 900 ps\ntIFCLKOD IFCLK output duty cycle – – 49 51 %\ntIFCLKJ IFCLK jitter peak to peak – – – 300 ps\nTable 21.  Slave FIFO Synchronous Read Parameters with External ly Sourced IFCLK[37] \nParameter Description Min Max Unit\ntIFCLK IFCLK period 20.83 200 ns\ntSRD SLRD to clock setup time 12.7 – ns\ntRDH Clock to SLRD hold time 3.7 – ns\ntOEon SLOE turn on to FIFO data valid – 10.5 ns\ntOEoff SLOE turn off to FIFO data hold – 10.5 ns\ntXFLG Clock to FLAGS output propagation delay – 13.5 ns\ntXFD Clock to FIFO data output propagation delay – 15 ns\nNotes\n36. Dashed lines denote signals with programmable polarity.\n37. GPIF asynchronous RDYx signals have a minimum setup time of 50 ns when using the inte rnal 48-MHz IFCLK.\nDocument Number: 38-08032 Rev. AC Page 49 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nSlave FIFO Asynchronous Read\nFigure 20.  Slave FIFO Asynchronous Read Timing Diagram [38]\nSLRD\nFLAGStRDpwltRDpwh\nSLOEtXFLG\ntXFD\nDATA\ntOEon tOEoffN+1 N\nTable 22.  Slave FIFO Asynchronous Read Parameters[39] \nParameter Description Min Max Unit\ntRDpwl SLRD pulse width LOW 50 – ns\ntRDpwh SLRD pulse width HIGH 50 – ns\ntXFLG SLRD to FLAGS output propagation delay – 70 ns\ntXFD SLRD to FIFO data output propagation delay – 15 ns\ntOEon SLOE turn-on to FIFO data valid – 10.5 ns\ntOEoff SLOE turn-off to FIFO data hold – 10.5 ns\nNotes\n38. Dashed lines denote signals with programmable polarity.\n39. Slave FIFO asynchronous par ameter values use internal IFCLK setting at 48 MHz.\nDocument Number: 38-08032 Rev. AC Page 50 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nSlave FIFO Synchronous Write\nFigure 21.  Slave FIFO Synchronous Write Timing Diagram [40]\nZ Z\ntSFD tFDHDATAIFCLK\nSLWR\nFLAGStWRH\ntXFLGtIFCLK\ntSWR\nN\nTable 23.  Slave FIFO Synchronous  Write Parameters with Interna lly Sourced IFCLK[41] \nParameter Description Min Max Unit\ntIFCLK IFCLK period 20.83 – ns\ntSWR SLWR to clock setup time 10.4 – ns\ntWRH Clock to SLWR hold time 0 – ns\ntSFD FIFO data to clock setup time 9.2 – ns\ntFDH Clock to FIFO data hold time 0 – ns\ntXFLG Clock to FLAGS output propagation time – 9.5 ns\nTable 24.  Slave FIFO Synchronous  Write Parameters with Externa lly Sourced IFCLK[41] \nParameter Description Min Max Unit\ntIFCLK IFCLK Period 20.83 200 ns\ntSWR SLWR to clock setup time 12.1 – ns\ntWRH Clock to SLWR hold time 3.6 – ns\ntSFD FIFO data to clock setup time 3.2 – ns\ntFDH Clock to FIFO data hold time 4.5 – ns\ntXFLG Clock to FLAGS output propagation time – 13.5 ns\nNotes\n40. Dashed lines denote signals with programmable polarity.\n41. GPIF asynchronous RDYx signals have a minimum setup time of 50 ns when using the inte rnal 48-MHz IFCLK.\nDocument Number: 38-08032 Rev. AC Page 51 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nSlave FIFO Asynchronous Write\nFigure 22.  Slave FIFO Asynchr onous Write Timing Diagram [42]\nDATAtSFDtFDH\nFLAGStXFDSLWR/SLCS#tWRpwh\ntWRpwlSLWR\nTable 25.  Slave FIFO Asynchronous  Write Parameters with Intern ally Sourced IFCLK[43] \nParameter Description Min Max Unit\ntWRpwl SLWR pulse LOW 50 – ns\ntWRpwh SLWR pulse HIGH 70 – ns\ntSFD SLWR to FIFO DATA setup time 10 – ns\ntFDH FIFO DATA to SLWR hold time 10 – ns\ntXFD SLWR to FLAGS output propagation delay – 70 ns\nNotes\n42. Dashed lines denote signals with programmable polarity.\n43. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.\nDocument Number: 38-08032 Rev. AC Page 52 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nSlave FIFO Synchronou s Packet End Strobe\nFigure 23.  Slave FIFO Synchronou s Packet End Strobe Timing Dia gram [44]\nFLAGS\ntXFLGIFCLK\nPKTENDtSPEtPEH\nTable 26.  Slave FIFO Synchronous Packet End Strobe Parameters with Internally Sourced IFCLK[45]\nParameter Description Min Max Unit\ntIFCLK IFCLK period 20.83 – ns\ntSPE PKTEND to clock setup time 14.6 – ns\ntPEH Clock to PKTEND hold time 0 – ns\ntXFLG Clock to FLAGS output propagation delay – 9.5 ns\nTable 27.  Slave FIFO Synchronous Packet End Strobe Parameters with Externally Sourced IFCLK[45]\nParameter Description Min Max Unit\ntIFCLK IFCLK period 20.83 200 ns\ntSPE PKTEND to clock setup time 8.6 – ns\ntPEH Clock to PKTEND hold time 2.5 – ns\ntXFLG Clock to FLAGS output propagation delay – 13.5 ns\nNotes\n44. Dashed lines denote signals with programmable polarity.\n45. GPIF asynchronous RDYx signals have a minimum setup time of 50 ns when using the inte rnal 48-MHz IFCLK.\nDocument Number: 38-08032 Rev. AC Page 53 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nThere is no specific timing requ irement that should be met for\nasserting the PKTEND pin to a sserting SLWR. PKTEND can be\nasserted with the last data value clocked into the FIFOs orthereafter. The setup time t\nSPE and the hold time tPEH must be\nmet.\nAlthough there are no specific timing requ irements for PKTEND\nassertion, there is a specific corner-case condition that needs\nattention while using the PKTEND pin to commit a one byte or\nword packet. There is an additional timing requirement thatneeds to be met when the FIFO is configured to operate in auto\nmode and it is required to send two packets back to back: a ful l\npacket (full defined as the number of bytes in the FIFO meetingthe level set in AUTOINLEN register) committed automatically\nfollowed by a short one byte or word packet committed manually\nusing the PKTEND pin. In this scenario, the user must ensure toassert PKTEND, at least one clock cycle after the rising edge t hatcaused the last byte or word to b e clocked into the previous au to\ncommitted packet. Figure 24  shows this scenario. X is the value\nthe AUTOINLEN register is set to when the IN endpoint isconfigured to be in auto mode. \nFigure 24  shows a scenario where two packets are committed.\nThe first packet gets committed automatically when the numbero f  b y t e s  i n  t h e  F I F O  r e a c h e s  X  ( v a l u e  s e t  i n  A U T O I N L E N\nregister) and the second one byte/word short packet being\ncommitted manually using PKTEND. \nNote that there is at least one IFCLK cycle timing between the\nassertion of PKTEND and clocking of the last byte of the previo us\npacket (causing the packet to be committed automatically).\nFailing to adhere to this timing results in the FX2 failing to send\nthe one byte or word short packet.\nFigure 24.  Slave FIFO Synchronous  Write Sequence and Timing Di agram\n[46]\nIFCLK\nSLWR\nDATAtIFCLK\n>= tSWR >= tWRH\nX-2\nPKTENDX-3tFAH\ntSPE tPEHFIFOADR\ntSFDtSFD tSFD\nX-4tFDH tFDHtFDHtSFA\n1 XtSFDtSFD tSFD\nX-1tFDH tFDHtFDH\nAt least one IFCLK cycle\nNote\n46. Dashed lines denote signals with programmable polarity.\nDocument Number: 38-08032 Rev. AC Page 54 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nSlave FIFO Asynchronous Packet End Strobe\nSlave FIFO Output Enable\nSlave FIFO Addr ess to Flags/DataFigure 25.  Slave FIFO Asynchronous Packet End Strobe Timing Di agram[47]\nFLAGS\ntXFLGPKTEND tPEpwltPEpwh\nTable 28.  Slave FIFO Asynchrono us Packet End Strobe Parameters[48] \nParameter Description Min Max Unit\ntPEpwl PKTEND pulse width LOW 50 – ns\ntPWpwh PKTEND pulse width HIGH 50 – ns\ntXFLG PKTEND to FLAGS output propagation delay – 115 ns\nFigure 26.  Slave FIFO Outp ut Enable Timing Diagram[47]\nSLOE\nDATAtOEontOEoff\nTable 29.  Slave FIFO Output Enable Parameters\nParameter Description Min Max Unit\ntOEon SLOE assert to FIFO DATA output – 10.5 ns\ntOEoff SLOE deassert to FIFO DATA hold – 10.5 ns\nFigure 27.  Slave FIFO Address to Flags/Data Timing Diagram[47]\nFIFOADR [1.0]\nDATAtXFLG\ntXFDFLAGS\nNN + 1\nTable 30.  Slave FIFO Address  to Flags/Data Parameters\nParameter Description Min Max Unit\ntXFLG FIFOADR[1:0] to FLAGS output propagation delay – 10.7 ns\ntXFD FIFOADR[1:0] to FIFODATA output propagation delay – 14.3 ns\nNotes\n47. Dashed lines denote signals with programmable polarity.48. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.\nDocument Number: 38-08032 Rev. AC Page 55 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nSlave FIFO Synchronous Address\n \nSlave FIFO Asynchronous AddressFigure 28.  Slave FIFO Synchronous Address Timing Diagram[49]\nIFCLK\nSLCS/FIFOADR [1:0]\ntSFA tFAH\nTable 31.  Slave FIFO Synchronous Address Parameters[50] \nParameter Description Min Max Unit\ntIFCLK Interface clock period 20.83 200 ns\ntSFA FIFOADR[1:0] to clock setup time 25 – ns\ntFAH Clock to FIFOADR[1:0] hold time 10 – ns\nFigure 29.  Slave FIFO Asynchro nous Address Timing Diagram [49]\nSLRD/SLWR/PKTENDSLCS/FIFOADR [1:0]\ntSFAtFAH\nTable 32.  Slave FIFO Asynch ronous Address Parameters[51] \nParameter Description Min Max Unit\ntSFA FIFOADR[1:0] to SLRD/SLWR/PKTEND setup time 10 – ns\ntFAH RD/WR/PKTEND to FIFOADR[1:0] hold time 10 – ns\nNotes\n49. Dashed lines denote signals with programmable polarity. \n50. GPIF asynchronous RDYx signals have a minimum setup time of 50 ns when using the inte rnal 48-MHz IFCLK.\n51. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.\nDocument Number: 38-08032 Rev. AC Page 56 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nSequence Diagram\nSingle and Burst Synchronous Read Example\nFigure 30  shows the timing relationship of the SLAVE FIFO\nsignals during a synchronous FIFO read using IFCLK as thesynchronizing clock. The diagr am illustrates a single read\nfollowed by a burst read.\n■At t = 0, the FIFO address is stable and the signal SLCS is\nasserted (SLCS may be tied LOW in some applications). Note\nthat tSFA has a minimum of 25 ns. This means that when IFCLK\nis running at 48 MHz, the FIFO address setup time is more thanone IFCLK cycle.\n■At t = 1, SLOE is asserted. SLOE is an output enable only,whose sole function is to drive the data bus. The data that isdriven on the bus is the data t hat the internal FIFO pointer is\ncurrently pointing to. In this example it is the first data val ue in\nthe FIFO. Note : the data is prefetched and is driven on the bus\nwhen SLOE is asserted.\n■At t = 2, SLRD is asserted. SLRD must meet the setup time oft\nSRD (time from asserting the SLRD signal to the rising edge of\nthe IFCLK) and maintain a minimum hold time of tRDH (time\nfrom the IFCLK edge to the deassertion of the SLRD signal).\nIf the SLCS signal is used, it must be asserted before SLRD isasserted (The SLCS and SLRD signals must both be asserted\nto start a valid read condition).\n■The FIFO pointer is updated on the rising edge of the IFCLK,\nwhile SLRD is asserted. This starts the propagation of data\nfrom the newly addressed location to the data bus. After apropagation delay of t\nXFD (measured from the rising edge of\nIFCLK) the new data value is pre sent. N is the first data value\nread from the FIFO. To have data on the FIFO data bus, SLOEMUST also be asserted.\nThe same sequence of events are shown for a burst read and\nare marked with the time ind icators of T =  0 through 5. \nNote For the burst mode, the SLRD and SLOE are left asserted\nduring the entire duration of the read. In the burst read mode,\nwhen SLOE is asserted, data indexed by the FIFO pointer is on\nthe data bus. During the first read cycle, on the rising edge o f the\nclock, the FIFO pointer is updated and incremented to point to\naddress N+1. For each subsequent rising edge of IFCLK, while\nthe SLRD is asserted, the FIFO pointer is incremented and thenext data value is p laced on the data bus. Figure 30.  Slave FIFO Synchrono us Read Sequence and Timing Dia gram\n[52]\nFigure 31.  Slave FIFO Synchrono us Sequence of Events Diagram IFCLK\nSLRD\nFLAGS\nSLOEDATAtSRD tRDH\ntOEontXFDtXFLGtIFCLK\nN+1 Data Driven: N>= tSRD\ntOEontXFD\nN+2tXFDtXFD>= tRDH\ntOEoffN+4 N+3\ntOEofftSFA tFAH\nFIFOADR\nSLCSt=0\nN+1\nt=1t=2t=3\nt=4tFAH\nT=0tSFA\nT=1T=2 T=3\nT=4\nNN N+1 N+2 FIFO POINTER N+3\nFIFO DATA BUSN+4\nNot Driven Driven: NSLOE SLRD\nN+1 N+2 N+3 Not DrivenSLRD SLOEIFCLK IFCLK IFCLK IFCLK IFCLK\nN+4\nN+4IFCLK IFCLK IFCLK IFCLK\nSLRDN+1\nSLRDN+1\nN+1SLOE\nNot DrivenN+4\nN+4IFCLK\nSLOE\nNote\n52. Dashed lines denote signals with programmable polarity.\nDocument Number: 38-08032 Rev. AC Page 57 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nSingle and Burst Synchronous Write\nFigure 32  shows the timing relationship of the SLAVE FIFO\nsignals during a synchronous write using IFCLK as the\nsynchronizing clock. The diagram illustrates a single writefollowed by burst write of three bytes and committing all fourbytes as a short packet using the PKTEND pin.\n■At t = 0 the FIFO address is stable and the signal SLCS isasserted. (SLCS may be tied LOW in some applications) Notethat t\nSFA has a minimum of 25 ns. This means when IFCLK is\nrunning at 48 MHz, t he FIFO address setup time is more than\none IFCLK cycle.\n■At t = 1, the external master/peripheral must outputs the data\nvalue onto the data bus with a minimum set up time of tSFD\nbefore the rising edge of IFCLK.\n■At t = 2, SLWR is asserted. The SLWR must meet the setuptime of t\nSWR (time from asserting the SLWR signal to the rising\nedge of IFCLK) and maintain a minimum hold time of tWRH (time\nfrom the IFCLK edge to the deassertion of the SLWR signal).\nIf the SLCS signal is used, it must be asserted with SLWR or\nbefore SLWR is asserted (The SLCS and SLWR signals must\nboth be asserted to start a  valid write condition).\n■While the SLWR is asserted, data is written to the FIFO and on\nthe rising edge of the IFCLK, the FIFO pointer is incremented.The FIFO flag is also updated after a delay of t\nXFLG  from the\nrising edge of the clock.\nThe same sequence of events are also shown for a burst write\nand are marked with  the time indicators of T = 0 through 5. \nNote  For the burst mode, SLWR and SLCS are left asserted for\nthe entire duration of writing all the required data values. In  this\nburst write mode, after the SLW R is asserted, the data on theFIFO data bus is written to the FIFO on every rising edge of\nIFCLK. The FIFO pointer is updated on each rising edge of\nIFCLK. In Figure 32 , after the four bytes are written to the FIFO,\nSLWR is deasserted. The short 4 byte packet can be committedto the host by asserting the PKTEND signal. \nThere is no specific timing requ irement that should be met for\nasserting PKTEND signal with regards to asserting the SLWR\nsignal. PKTEND can be asserted with the last data value or\nthereafter. The only requirement is that the setup time t\nSPE and\nthe hold time tPEH must be met. In the scenario of Figure 32 , the\nnumber of data values committed includes the last value written\nto the FIFO. In this example, both the data value and thePKTEND signal are clocked on the same rising edge of IFCLK.\nPKTEND can also be asserted in subsequent clock cycles. The\nFIFOADDR lines should be held constant during the PKTEND\nassertion.\nAlthough there are no specific  timing requirement for the\nPKTEND assertion, there is a specific corner-case condition tha t\nneeds attention while using the PKTEND to commit a one\nbyte/word packet. Additional timing requirements exist when theFIFO is configured to operate in auto mode and it is desired to\nsend two packets: a full packet (‘full’ defined as the number o f\nbytes in the FIFO meeting the level set in the AUTOINLENregister) committed au tomatically followed by a short one byte or\nword packet committed manual ly using the PKTEND pin. \nIn this case, the external master must ensure to assert the\nPKTEND pin at least one clock cycle after the rising edge that\ncaused the last byte or word that needs to be clocked into theprevious auto committed packet (the packet with the number of\nbytes equal to what is set in the AUTOINLEN register). Refer to\nFigure 24 on page 53  for further details on this timing. Figure 32.  Slave FIFO Synchronous  Write Sequence and Timing Di agram\n[53]\nIFCLK\nSLWR\nFLAGS\nDATAtSWR tWRH\ntSFDtXFLGtIFCLK\nN>= tSWR>= tWRH\nN+3\nPKTENDN+2tXFLGtSFA tFAH\ntSPE tPEHFIFOADR\nSLCS\ntSFDtSFD tSFD\nN+1tFDH tFDHtFDH tFDHt=0\nt=1t=2 t=3tSFA tFAH\nT=1T=0\nT=2 T=5\nT=3 T=4\nNote\n53. Dashed lines denote signals with programmable polarity.\nDocument Number: 38-08032 Rev. AC Page 58 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nSequence Diagram of a Single and Burst Asynchronous Read\nFigure 33  shows the timing relationship of the SLAVE FIFO\nsignals during an asynchronous FIFO read. It shows a single\nread followed by a burst read.\n■At t = 0, the FIFO address is stable and the SLCS signal is\nasserted.\n■At t = 1, SLOE is asserted. This results in the data bus being\ndriven. The data that is driven on to the bus is the previousdata, the data that was in the FIFO from an earlier read cycle.  \n■At t = 2, SLRD is asserted. The SLRD must meet the minimum\nactive pulse of tRDpwl  and minimum de-active pulse width of\ntRDpwh . If SLCS is used, then SLCS must be asserted before\nSLRD is asserted (The SLCS and SLRD signals must both be\nasserted to start a valid read condition.)■The data that is driven, after  asserting SLRD, is the updated\ndata from the FIFO. This data is valid after a propagation dela y\nof tXFD from the activating edge of SLRD. In Figure 33 , data N\nis the first valid data read from the FIFO. For data to appear on\nthe data bus during the read c ycle (SLRD is asserted), SLOE\nmust be in an asserted state. SLRD and SLOE can also be tiedtogether.\nThe same sequence of events is also shown for a burst read\nmarked with T = 0 through 5. \nNote  In the burst read mode, during SLOE is asserted, the data\nbus is in a driven state and out puts the previous data. After S LRD\nis asserted, the data from the FIFO is driven on the data bus\n( S L O E  m u s t  a l s o  b e  a s s e r t e d )  a n d  t h e n  t h e  F I F O  p o i n t e r  i s\nincremented.Figure 33.  Slave FIFO Asynchronou s Read Sequence and Timing Di agram[54]\nFigure 34.  Slave FIFO Asynchronou s Read Sequence of Events Dia gramSLRD\nFLAGS\nSLOEDATAtRDpwh tRDpwl\ntOEontXFDtXFLG\nNData (X) tXFD\nN+1tXFD\ntOEoffN+3 N+2\ntOEofftXFLGtSFAtFAH\nFIFOADR\nSLCS\nDriventXFD\ntOEontRDpwhtRDpwl tRDpwh tRDpwl tRDpwh tRDpwltFAHtSFA\nNt=0\nT=0\nT=1 T=7T=2 T=3 T=4 T=5 T=6\nt=1t=2 t=3\nt=4\nNNSLOE SLRD\nFIFO POINTER N+3\nFIFO DATA BUS Not Driven Driven: X N  Not DrivenSLOE\nN\nN+2N+3SLRD\nNN+1SLRD\nN+1SLRD\nN+1N+2SLRD\nN+2SLRD\nN+2N+1SLOE\nNot DrivenSLOE\nNN+1\nN+1\nNote\n54. Dashed lines denote signals with programmable polarity.\nDocument Number: 38-08032 Rev. AC Page 59 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nSequence Diagram of a Single and Burst Asynchronous Write\nFigure 35  shows the timing relationship of the SLAVE FIFO write\nin an asynchronous mode. The diagram shows a single writefollowed by a burst write of 3 bytes and committing the 4byte\nshort packet using PKTEND.\n■At t = 0 the FIFO address is applied, ensuring that it meets th e\nsetup time of tSFA. If SLCS is used, it must also be asserted\n(SLCS may be tied LOW in some applications).\n■At t = 1 SL WR is asserted. SL WR must meet the minimum\nactive pulse of tWRpwl  and minimum de-active pulse width of\ntWRpwh . If the SLCS is used, it must be asserted with SLWR or\nbefore SLWR is asserted.\n■A t  t  =  2 ,  d a t a  m u s t  b e  p r e s e n t  o n  t h e  b u s  tSFD before the\ndeasserting edge of SLWR.\n■At t = 3, deasserting SLWR causes the data to be written from\nthe data bus to the FIFO and then increments the FIFO pointer.The FIFO flag is also updated after tXFLG  from the deasserting\nedge of SLWR.\nThe same sequence of events is shown for a burst write and is\nindicated by the timing ma rks of T = 0 through 5. \nNote  In the burst write mode, after SLWR is deasserted, the data\nis written to the FIFO and then the FIFO pointer is incrementedto the next byte in the FIFO. The FIFO pointer is post\nincremented.\nIn Figure 35 , after the four bytes are written to the FIFO and\nSLWR is deasserted, the short 4-byte packet can be committed\nto the host using PKTEND. The external device should bedesigned to not assert SLWR and the PKTEND signal at the\nsame time. It should be designed to assert the PKTEND after\nSLWR is deasserted and met the minimum deasserted pulsewidth. The FIFOADDR lines have to held constant during the\nPKTEND assertion. Figure 35.  Slave FIFO Asynchronous Write Sequence and Timing D iagram\n[55]\nPKTENDSLWR\nFLAGS\nDATAtWRpwh tWRpwl\ntXFLG\nNtSFD\nN+1tXFLGtSFA tFAH\nFIFOADR\nSLCStWRpwhtWRpwl tWRpwh tWRpwl tWRpwh tWRpwltFAH tSFA\ntFDH tSFD\nN+2tFDH tSFD\nN+3tFDHtSFD tFDH\ntPEpwhtPEpwlt=0\nt=2t =1 t=3T=0\nT=2T=1 T=3 T=6 T=9\nT=5 T=8T=4 T=7\nNote\n55. Dashed lines denote signals with programmable polarity.\nDocument Number: 38-08032 Rev. AC Page 60 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nOrdering Information\nOrdering Code DefinitionsTable 33.  Ordering Information\nOrdering Code Package Type RAM Size # Prog I/Os8051 Address \n/Data BusSerial Debug[56]\nIdeal for Battery Powered Applications\nCY7C68014A-128AXC 128 TQFP – Pb-free 16K 40 16-/8-bit Y\nCY7C68014A-100AXC 100 TQFP – Pb-free 16K 40 – Y\nCY7C68014A-56PVXC 56 SSOP – Pb-free 16K 24 – N\nCY7C68014A-56LTXC 56 QFN - Pb-free 16K 24 – N\nCY7C68016A-56LTXC 56 QFN - Pb-free 16K 26 – N\nCY7C68016A-56LTXCT 56 QFN - Pb-free 16K 26 – N\nIdeal for Non Battery P owered Applications\nCY7C68013A-128AXC 128 TQFP – Pb-free 16K 40 16-/8-bit Y\nCY7C68013A-128AXI 128 TQFP – Pb-free (Industrial) 16K 40 16-/8-bit Y\nCY7C68013A-100AXC 100 TQFP – Pb-free 16K 40 – Y\nCY7C68013A-100AXI 100 TQFP – Pb-free (Industrial) 16K 40 – Y\nCY7C68013A-56PVXC 56 SSOP – Pb-free 16K 24 – N\nCY7C68013A-56PVXCT 56 SSOP – Pb-free 16K 24 – N\nCY7C68013A-56PVXI 56 SSOP – Pb-free (Industrial) 16K 24 – N\nCY7C68013A-56BAXC 56 VFBGA – Pb-free 16K 24 – N\nCY7C68013A-56BAXCT 56 VFBGA – Pb-free 16K 24 – N\nCY7C68013A-56LTXC 56 QFN – Pb-free 16K 24 – N\nCY7C68013A-56LTXCT 56 QFN – Pb-free 16K 24 – N\nCY7C68013A-56LTXI 56 QFN – Pb-free (Industrial) 16K 24 – N\nCY7C68015A-56LTXC 56 QFN – Pb-free 16K 26 – N\nDevelopment Tool Kit \nCY3684 EZ-USB FX2LP development kit\nReference Design Kit\nCY4611B USB 2.0 to ATA/ATAPI referen ce design using EZ-USB FX2LP\nCY\nMarketing Code: 7 = Cypress Products7C68\nTechnology Code: C = CMOS\nCompany ID: CY = CypressXXXX\nFamily Code: 68 = USBPart Number- XXXXX\nPackage Type:\nLTX = QFN (Saw Type) Pb-free\nLFX = QFN (Punch Type) Pb-free(C, I)\nThermal Rating:\nC = CommercialI = Industrial(T)\nTape and Reel\nNote\n56. As UART is not available in the 56-pin package of CY7C68013A , serial port debugging using Keil Monitor is not possible.\nDocument Number: 38-08032 Rev. AC Page 61 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nPackage Diagrams\nThe FX2LP is availabl e in five packages:\n■56-pin SSOP\n■56-pin QFN\n■100-pin TQFP\n■128-pin TQFP\n■56-ball VFBGA\nFigure 36.  56-pin SSO P (300 Mils) Package Outline, 51-85062\n51-85062 *F\nDocument Number: 38-08032 Rev. AC Page 62 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nFigure 37.  56-pin QFN ((8 × 8 ×  1 mm) 4.5 × 5.2 E-Pad (Sawn)) Package Outline, 001-53450\nFigure 38.  100-pin TQ FP (14 × 20 × 1.4 mm)  Package Outline, 51 -85050001-53450 *E\nșș1ș2\nNOTE:\n3. JEDEC SPECIFICATION NO. RE F: MS-026.2. BODY LENGTH DIMENSION DOES NOT \nMOLD PROTRUSION/END FLASH SHALL1. ALL DIMENSIONS ARE IN MILLIMETERS.\nBODY SIZE INCLUDING MOLD MISMATCH.\nL1 1.00 REFLc\n0.45 0.60 0.750.20NOM. MIN.\nD1\nR2E1E\n0°0.08D2AA\n1A\n1.35 1.40SYMBOLMAX.\n7°0.201.451.60\n0.15\nș\nb 0.22 0.30 0.38\ne 0.65 TYPDIMENSIONS \n1R 0.08\nL2 0.25 BSC0.05\n0.20INCLUDE MOLD PROTRUSION/END FLASH.\n15.80 16.00 16.20\n13.90 14.00 14.10 NOT EXCEED 0.0098 in (0.25 mm) PER SIDE.\nBODY LENGTH DIMENSIONS ARE MAX PLASTIC 21.80 22.00 22.20\n19.90 20.00 20.10\nL30 . 2 00° ș1\n11° 13° ș2 12°\n51-85050 *G\nDocument Number: 38-08032 Rev. AC Page 63 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nFigure 39.  128-pin TQ FP (14 × 20 × 1.4 mm)  Package Outline, 51 -85101\n51-85101 *F\nDocument Number: 38-08032 Rev. AC Page 64 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nFigure 40.  56-ball VFB GA (5 × 5 × 1.0 mm) 0 .50 Pitch, 0.30 Bal l Package Outline, 001-03901\n001-03901 *F\nDocument Number: 38-08032 Rev. AC Page 65 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nPCB Layout Recommendations\nFollow these recommendations to ensure reliable \nhigh-performance operation:[57]\n■Four-layer, impedance-controlled boards are required to \nmaintain signal quality.\n■Specify impedance targets (ask your board vendor what they \ncan achieve).\n■To control impedance, maintain trace widths and trace spacing.\n■Minimize stubs to minimize reflected signals.\n■Connections between the USB connector shell and signal \nground must be near  the USB connector.■Bypass and flyback caps on VBUS, near connector, are \nrecommended.\n■DPLUS and DMINUS trace length s should be ke pt to within \n2 mm of each other in length, with preferr ed length of 20 to \n30 mm.\n■Maintain a solid ground plane under the DPLUS and DMINUS \ntraces. Do not allow the plane  to split under these traces.\n■Do not place vias on the DPL US or DMINUS trace routing.\n■Isolate the DPLUS and DMINUS t races from all other signal \ntraces by no less than 10 mm.\nNote\n57. Source for recommendations: EZ-USB FX2™PCB Design Recommendations , http://www.cypress.com  and High Speed USB Platform Design Guidelines , \nhttp://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf .\nDocument Number: 38-08032 Rev. AC Page 66 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nQuad Flat Package No Leads (QFN) Package Design Notes\nElectrical contact of the part t o the PCB is made by soldering the\nleads on the bottom surface of the package to the PCB.\nTherefore, special attention is required to the heat transfer a rea\nbelow the package to provide a good thermal bond to the circuitboard. Design a copper (Cu) fill in the PCB as a thermal pad\nunder the package. Heat is transferred from the FX2LP through\nthe device’s metal paddle on the bottom side of the package.Heat from here is conducted to t he PCB at the thermal pad. It i s\nthen conducted from the therma l pad to the PCB inner ground\nplane by a 5 × 5 array of via. A via is a plated-through hole in the\nPCB with a finished diameter of 13 mil. The QFN’s metal die\npaddle must be soldered to the PCB’s thermal pad. Solder mask\nis placed on the board top side over each via to resist solder flow\ninto the via. The mask on the top side also minimizes outgassin g\nduring the solder reflow process.For further information on this package design, refer to\napplication notes for Surface Mount Assembly of Amkor's\nMicroLeadFrame (MLF) Packages. You can find this on Amkor'swebsite http://www.amkor.com.  \nThis application note provides detailed information about board\nmounting guidelines, solderin g flow, rework process, etc.\nFigure 41  shows a cross-sectional area underneath the\npackage. The cross section is of only one via. The solder pastetemplate should be designed to allow at least 50% solder\ncoverage. The thickn ess of the solder pas te template should be\n5 mil. Use the No Clean type 3 solder paste for mounting the par t.\nNitrogen purge is reco mmended during reflow. \nFigure 42  is a plot of the solder mask pattern and Figure 43\ndisplays an X-Ray image of the assembly (darker areas indicate\nsolder).\nFigure 41.  Cross-section of the Area Underneath the QFN Packag e\nFigure 42.  Plot of the Solder Mask (White Area)\nFigure 43.  X-ray Image of the Assembly0.017” dia\nSolder Mask\nCu Fill Cu Fill \nPCB Material PCB Material0.013” dia\nVia hole for thermally connecting the\nQFN to the circuit board ground plane.This figure only shows the top three layers of the \ncircuit board: Top Solder, PCB Dielectric, and \nthe Ground Plane \n\nDocument Number: 38-08032 Rev. AC Page 67 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nAcronyms Document Conventions\nUnits of Measure Table 34.  Acronyms Used in this Document\nAcronym Description\nASIC application-specific integrated circuit\nATA advanced technology attachmentDID device identifierDSL digital service lineDSP digital signal processorECC error correction codeEEPROM electrically erasable programmable read only \nmemory\nEPP enhanced parallel portFIFO first in first outGPIF general programmable interfaceGPIO general purpose input outputI/O input outputLAN local area networkMPEG moving picture experts groupPCMCIA personal computer me mory card international \nassociation\nPID product identifierPLL phase locked loopQFN quad flat no leadsRAM random access memorySIE serial interface engineSOF start of frameSSOP super small outline packageTQFP thin quad flat packUSART universal serial asynchronous receiver/transmitterUSB universal serial busUTOPIA universal test and operations physical-layer \ninterface\nVFBGA very fine ball grid arrayVID vendor identifierTable 35.  Units of Measure\nSymbol Unit of Measure\nkHz kilohertz\nmA milliamperesMbps megabits per second\nMBPs megabytes per second\nMHz megahertzuA microamperes\nV volts\nDocument Number: 38-08032 Rev. AC Page 68 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nErrata\nThis section describes the errata for the EZ-USB® FX2LP™ CY7C68013A/14A/15A/16A Rev. B silicon. Details include errata trigger \nconditions, scope of impact, av ailable workaround, and silicon revision applicability. \nContact your local Cypress Sale s Representative if you have que stions.\nPart Numbers Affected\nCY7C68013A/14A/15A/16A  Qualification Status\nIn production\nCY7C68013A/14A/15A/16A Errata Summary\nThis table defines the errata for available CY7C68013A/14A/15A/ 16A family devices. An “X” indi cates that the errata pertain to  the \nselected device. \n1. Empty Flag Assertion\n■Problem Definition\nIn Slave FIFO Asynchronous Word Wide mode, if a single word dat a is transferred from the USB host to EP2, configured as OUT\nEndpoint (EP) in the first tran saction, then the Empty flag beh aves incorrectly. This does no t happen if the data size is more  than\none word in the first transaction.\n■Parameters Affected\nNA\n■Trigger Condition(S)\nIn Slave FIFO Asynchronous Wor d Wide Mode, after firmware boot and initialization, EP2 OUT end point empty flag indicates the\nstatus as ‘Empty’. When data is received in EP2, the status cha nges to ‘Not-Empty’. However, if data transferred to EP2 is a s ingle\nword, then asserting SLRD with FIFOADR pointing to any other en dpoint changes ‘Not-Empty’ sta tus to ‘Empty’ for EP2 even\nthough there is a word data (or it is untouched). This is notic ed only when the single word is sent as the first transaction a nd not if\nit follows a multi-word packet as the first transaction. \n■Scope of Impact\nExternal interface does not see data available in EP2 OUT endpo int and can end up waiti ng for data to be read.\n■Workaround\nOne of the following wo rkarounds can be used:\n• Send a pulse signal to  the SLWR pin, with FIFOADR pins pointin g to an endpoint other than EP2, a fter firmware initialization \nand before or after transferring  the data to EP2 from the host\n• Set the length of  the first data to EP2 t o be more than a word\n• Prioritize EP2 read from the Ma ster for multipl e OUT EPs and s ingle word write to EP2\n• Write to an IN EP, if any, from  the Master before reading from  other OUT EPs (other th an EP2) from the Master.\n■Fix Status\nThere is no silicon fix planned for this currently; use the wor karounds provided.Part Number Package Type Operating Range\nCY7C68013A All Commercial\nCY7C68014A All Commercial\nCY7C68015A All Commercial\nCY7C68016A All Commercial\nItems CY7C68013A/14A/15A/16A Silicon Revision Fix Status\n[1.]. Empty Flag Assertion X B No silicon fix planned currently. Use the workaround.\nDocument Number: 38-08032 Rev. AC Page 69 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\nDocument History Page\nDocument Title: CY7C68013A/CY7C68014A/CY7C68015A/CY7C68016A, \nEZ-USB® FX2LP™ USB Microcontroller High -Speed USB Peripheral Controlle r\nDocument Number: 38-08032\nRev. ECN No.Submission \nDateDescription of Change\n** 124316 03/17/2003 New data sheet (Advance Information).\n*A 128461 09/02/2003 Updated Document Title to read as “CY7C68013A /CY7C68015A, EZ-USB FX2LP™ USB \nMicrocontroller High-Speed USB Peripheral Controller”.\nChanged status from Advance Information to Final.Added CY7C68015A part related info rmation in all instances acro ss the document.\nReplaced I2C-compatible with I2C in all instances across the document.\nUpdated Logic Block Diagram  (Added ECC block and fixed errors).\nUpdated Functional Overview :\nUpdated 8051 Microprocessor :\nUpdated 8051 Clock Frequency :\nAdded Figure 1 .\nUpdated Reset and Wakeup :\nUpdated Reset Pin :\nUpdated description; added Figure 2 ; and also added Table 5 .\nUpdated Register Addresses :\nUpdated figure below the heading.Updated Endpoint RAM :\nUpdated Endpoint Configurations (Hi-Speed Mode) :\nUpdated Figure 5  (for clarity).\nAdded ECC Generation .\nUpdated I2C Controller :\nAdded “I2C Software Reset”.\nUpdated Compatible with Previous Generation EZ-USB FX2 :\nUpdated description; and also updated Table 9 .\nAdded CY7C68013A/14A and CY7C 68015A/16A Differences .\nUpdated Register Summary :\nUpdated Table 12 .\nUpdated Package Diagrams :\nspec 51-85144 – Changed revision from *B to *D.\nMinor grammatical edits across the document.\n*B 130335 10/09/2003 Changed status from Final to Preliminary.\n*C 131673 02/12/2004 Updated Functional Overview :\nUpdated Reset and Wakeup :\nUpdated Reset Pin :\nUpdated description; added Note 6 and referred the same note at  the end of sentence “If \nthe crystal input pin is driven by a clock signal the internal PLL stabilizes in 200 μs after VCC \nhas reached 3.0 Volts”.\nUpdated Endpoint RAM :\nUpdated Endpoint Configurations (Hi-Speed Mode) :\nUpdated description (Replaced col umn 9 with column 8 in last pa ragraph).\nUpdated ECC Generation :\nUpdated description.\nRemoved “ECC Features”.\nUpdated ECC Implementation :\nUpdated description.Updated Register Summary :\nUpdated Table 12 .\nDocument Number: 38-08032 Rev. AC Page 70 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n*C (cont.) 131673 02/12/2004 Updated DC Electrical Characteristics :\nUpdated Table 14 :\nAdded VIH_X, VIL_X parameters and their corresponding details.\nUpdated USB Transceiver :\nReplaced “certified”  with “compliant”.\nUpdated AC Electrical Characteristics :\nUpdated USB Transceiver :\nReplaced “certified”  with “compliant”.\nUpdated Data Memory Write[32]:\nUpdated Figure 14 .\nAdded Sequence Diagram .\nUpdated Ordering Information :\nUpdated Table 33 :\nUpdated part numbers.\n*D 230713 06/09/2004 Updated Ordering Information :\nUpdated Table 33 :\nUpdated part numbers (Changed Lead free MPNs as per spec change  in 28-00054). \n*E 242398 07/13/2004 Minor Change: \nPost to external web,\n*F 271169 10/07/2004 Updated Features :\nAdded “USB 2.0–USB-IF high speed c ertified (TID # 40440111)”.\nAdded Features (CY7C68013A/14A only) .\nAdded Features (CY7C68015A/16A only) .\nUpdated Logic Block Diagram  (Added USB 2.0 logo).\nUpdated Absolute Maximum Ratings :\nReplaced TBD with values f or “Power Dissipation”.\nUpdated DC Electrical Characteristics :\nUpdated Table 14 :\nUpdated minimum and maximum values of VCC parameter.\nReplaced TBD with values for VIH_X, VIL_X, ISUSP, ICC parameters. \nUpdated AC Electrical Characteristics :\nUpdated Slave FIFO Asynchronous Packet End Strobe :\nUpdated Table 28 :\nChanged maximum value of tXFLG parameter from 70 ns to 115 ns.\nUpdated Ordering Information :\nUpdated Table 33 :\nUpdated part numbers.\n*G  316313 02/04/2005 Updated Document Title to read as \n“CY7C68013A/CY7C68014A/CY7C68015A/CY7C68016A, EZ-USB FX2LP™ USB  Micro-\ncontroller High-Speed USB P eripheral Controller”.\nChanged status from Preliminary to Final.\nAdded CY7C68014A, CY7C68016A part related information in all in stances across the \ndocument.Updated DC Electrical Characteristics :\nUpdated Table 14 :\nAdded V\nCC Ramp Up parameter and its corresponding details.\nUpdated AC Electrical Characteristics :\nUpdated Slave FIFO Synchronou s Packet End Strobe :\nAdded description; and also added Figure 24 .\nUpdated Ordering Information :\nUpdated Table 33 :\nUpdated part numbers.Document History Page  (continued)\nDocument Title: CY7C68013A/CY7C68014A/CY7C68015A/CY7C68016A, \nEZ-USB® FX2LP™ USB Microcontroller High -Speed USB Peripheral Controlle r\nDocument Number: 38-08032\nRev. ECN No.Submission \nDateDescription of Change\nDocument Number: 38-08032 Rev. AC Page 71 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n*H  338901 04/18/2005 Updated Register Summary :\nUpdated Table 12 .\nUpdated AC Electrical Characteristics :\nUpdated Data Memory Read[30]:\nAdded description.Updated Data Memory Write[32]:\nAdded description.\nUpdated Slave FIFO Synchronous Read :\nUpdated Table 20 :\nReplaced TBD with “–” under “Mi n” column corresponding to tXFD parameter.\nUpdated Ordering Information :\nUpdated Table 33 :\nUpdated part numbers.\n*I  371097 06/09/2005 Updated AC Electrical Characteristics :\nAdded PORTC Strobe Feature Timings .\n*J 397239 09/19/2005 Added 56-pin V FBGA Package related informatio n in all instances a cross the document.\nUpdated Register Summary :\nUpdated Table 12 .\nUpdated DC Electrical Characteristics :\nUpdated Table 14 :\nUpdated minimum and maximum values of VCC parameter.\nUpdated Ordering Information :\nUpdated Table 33 :\nUpdated part numbers.Updated Package Diagrams :\nAdded spec 001-03901 *B.\n*K 420505 02/09/2006 Updated Pin Assignments :\nUpdated description (Replaced “fo ur package types” with “five p ackage types”).\nUpdated Absolute Maximum Ratings :\nAdded “Ambient Temperature with Power Supplied (Industrial)” an d its corresponding \ndetails.\nAdded Thermal Characteristics .\nUpdated AC Electrical Characteristics :\nUpdated Slave FIFO Asyn chronous Write :\nUpdated Figure 22  (Remove SLCS).\nUpdated Sequence Diagram :\nUpdated Single and Burst Synchronous Write :\nUpdated description.Updated Sequence Diagram of a Single and Burst Asynchronous Read :\nUpdated description.\nUpdated to new template.\n*L 2064406 02/04/2008 Updated Features :\nReplaced “TID # 40440111 ” with “TID # 40460272”.\nUpdated Functional Overview :\nUpdated CY7C68013A/14A and CY7C 68015A/16A Differences :\nUpdated Table 10  (Removed T0OUT and T1OUT in “CY7C68015A/CY7C68016A” column).\nUpdated AC Electrical Characteristics :\nUpdated Slave FIFO Synchronous Write :\nUpdated Table 23  (Updated minimum value of t\nSWR parameter). \nUpdated Package Diagrams :\nspec 51-85144 – Changed revision from *D to *G.Document History Page  (continued)\nDocument Title: CY7C68013A/CY7C68014A/CY7C68015A/CY7C68016A, \nEZ-USB® FX2LP™ USB Microcontroller High -Speed USB Peripheral Controlle r\nDocument Number: 38-08032\nRev. ECN No.Submission \nDateDescription of Change\nDocument Number: 38-08032 Rev. AC Page 72 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n*M 2710327 05/22/2009 Updated Operating Conditions :\nChanged value of FOSC (oscillator or cryst al frequency) from \n“24 MHz ± 100 ppm, Parallel Reso nant” to “24 MHz ± 10 ppm, Para llel Resonant”.\nUpdated Ordering Information :\nUpdated Table 33 :\nUpdated part numbers.\nUpdated Package Diagrams :\nAdded spec 51-85187 *C.\n*N 2727334 07/01/2009 Updated Package Diagrams :\nspec 51-85187 – Changed revision from *C to *D.Fixed Typo in Document History Page (Removed sentence on E-Pad size change from *F \nrevision).\n*O 2756202 08/26/2009 Updated Ordering Information :\nUpdated Table 33 :\nNo change in part numbers.Added a column “Serial Debug” and  added details under the colum n.\nAdded Note 56 and referred the same note in “Serial Debug”.\n*P 2785207 10/12/2009 Updated Ordering Information :\nUpdated Table 33 :\nNo change in part numbers.Updated details in “Package Typ e” column (Added information on Pb-free parts).\n*Q 2811890 11/20/2009 Updated Ordering Information :\nUpdated Table 33 :\nUpdated part numbers.\nUpdated details under “# Progra m I/Os” column for CY7C68016A-56 LTXC and \nCY7C68016A-56LTXCT MPNs.\n*R 2896281 03/19/2010 Updated Ordering Information :\nUpdated Table 33 :\nUpdated part numbers.\nUpdated Package Diagrams :\nspec 51-85062 – Changed revision from *C to *D.\nspec 51-85144 – Changed r evision from *G to *H.\nspec 51-85187 – Changed revision from *D to *E.spec 51-85050 – Changed revision from *B to *C.\nspec 51-85101 – Changed revision from *C to *D.\nUpdated to new template.\n*S 3035980 09/22/2010 Updated Operating Conditions :\nChanged value of F\nOSC (oscillator or cryst al frequency) from \n“24 MHz +  10 ppm, Parallel Resonant” to “24 MHz +  100 ppm, Parallel Resonant”.\nUpdated Ordering Information :\nUpdated Table 33 :\nNo change in part numbers.\nAdded Ordering Code Definitions .\nAdded Acronyms  and Units of Measure .\nUpdated to new template.Document History Page  (continued)\nDocument Title: CY7C68013A/CY7C68014A/CY7C68015A/CY7C68016A, \nEZ-USB® FX2LP™ USB Microcontroller High -Speed USB Peripheral Controlle r\nDocument Number: 38-08032\nRev. ECN No.Submission \nDateDescription of Change\nDocument Number: 38-08032 Rev. AC Page 73 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n*T 3161410 02/03/2011 Updated Package Diagrams :\nRemoved spec 51-85144 *H.Added spec 001-12921 *A.\nRemoved spec 51-85187 *E.\nAdded spec 001-53450 *B.spec 51-85050 – Changed revision from *C to *D.\nspec 51-85101 – Changed revision from *D to *E.\nCompleting S unset Review.\n*U 3195232 03/14/2011 Updated table numbering.\nUpdated Thermal Characteristics :\nUpdated Table 13  (Removed column “ \uf071Ca Case to Amb ient Temperature (°C/W)”).\nUpdated AC Electrical Characteristics :\nUpdated GPIF Synchronous Signals :\nUpdated Table 18  (Added a column “Typ” and added values in that column).\nUpdated Slave FIFO Synchronous Read :\nUpdated Table 20  (Added a column “Typ” and added values in that column).\nUpdated Package Diagrams :\nspec 001-12921 – Changed re vision from *A to *B.\nspec 001-03901 – Changed revision from *C to *D.\n*V 3512313 02/01/2012 Updated Ordering Information :\nUpdated Table 33 :\nUpdated part numbers.\nUpdated Package Diagrams :\nspec 51-85062 – Changed revision from *D to *E.Removed spec 001-12921 *B.\nspec 001-03901 – Changed revision from *D to *E.\nCompleting S unset Review.\n*W 3998554 07/19/2013 Added E rrata footnote (Note 5).\nUpdated Functional Overview :\nUpdated Interrupt System :\nUpdated FIFO/GPIF Interrupt (INT4) :\nAdded Note 5 and referred the sa me note in “Endpoint 2 empty fl ag” in Table 4 .\nUpdated Package Diagrams :\nspec 51-85062 – Changed revision from *E to *F.\nspec 001-53450 – Changed re vision from *B to *C.\nAdded Errata .\nUpdated to new template.\n*X 4617527 01/15/2015 Added More Information .\nUpdated Pin Assignments :\nUpdated CY7C68013A/15A Pin Descriptions :\nUpdated Table 11  (Added a column “Reset” and a dded details in that column).\nUpdated AC Electrical Characteristics :\nUpdated Data Memory Read\n[30]:\nAdded Note 30 and referred t he same note in heading.\nUpdated Figure 13 .\nUpdated Data Memory Write[32]:\nAdded Note 30 and referred t he same note in heading.\nUpdated Package Diagrams :\nspec 001-53450 – Changed revision from *C to *D.\nspec 51-85050 – Changed revision from *D to *E.spec 51-85101 – Changed revision from *E to *F.\nUpdated to new template.\nCompleting S unset Review.Document History Page  (continued)\nDocument Title: CY7C68013A/CY7C68014A/CY7C68015A/CY7C68016A, \nEZ-USB® FX2LP™ USB Microcontroller High -Speed USB Peripheral Controlle r\nDocument Number: 38-08032\nRev. ECN No.Submission \nDateDescription of Change\nDocument Number: 38-08032 Rev. AC Page 74 of 75CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n*Y 5317277 06/28/2016 Updat ed to new template.\n*Z 5713641 04/26/2017 Updated Package Diagrams :\nspec 51-85050 – Changed revision from *E to *G.\nUpdated to new template.\nAA 5930426 11/09/2017 Updated AC Electrical Characteristics :\nUpdated GPIF Synchronous Signals :\nUpdated Table 18 .\nUpdated Table 19 .\nAB 6403695 12/06/2018 Updated Features :\nAdded Note 1 and referred the not e at the end in “Integrated I2C controller; runs at 100 or \n400 kHz”.Updated Functional Overview :\nUpdated I2C Bus :\nAdded Note 3 and referred the note at the end in “FX2LP support s the I2C bus as a master \nonly at 100/400 kHz”.\nUpdated Thermal Characteristics :\nAdded “Maximum junction tempera ture” and its corresponding deta ils.\nUpdated Package Diagrams :\nspec 001-53450 – Changed revision from *D to *E.\nUpdated to new template.Completing S unset Review.\nAC 6637530 07/26/2019 Updat ed to new template.Document History Page  (continued)\nDocument Title: CY7C68013A/CY7C68014A/CY7C68015A/CY7C68016A, \nEZ-USB® FX2LP™ USB Microcontroller High -Speed USB Peripheral Controlle r\nDocument Number: 38-08032\nRev. ECN No.Submission \nDateDescription of Change\nDocument Number: 38-08032 Rev. A C Revised July 26, 2019 Page 75 of 75\nFX2LP is a trademark and EZ-USB is a registered trademark of Cy press Semiconductor Corporation. CY7C68013A/CY7C68014A\nCY7C68015A/CY7C68016A\n© Cypress Semiconductor Corporation, 2003–2019. This document i s the property of Cypress Semico nductor Corporation and its sub sidiaries (“Cypress”).  This doc ument, including any software o r\nfirmware included or referenced in this document (“Software”), is owned by Cypress under the intellectual property laws and tr eaties of the United States and other countries worldwide.  Cyp ress\nreserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any lice nse under its patents, copyrights, trademarks, or other intelle ctual property\nrights.  If the Software is not accompanied by a license agreem ent and you do not otherwise have a written agreement with Cypr ess governing the use of the Software, then Cypress hereby gran ts\nyou a personal, non-exclusive, nontransferable license (without  the right to sublicense) (1) under its copyright rights in the  Software (a) for Software provided in source code form, to mod ify and reproduce\nthe Software solely for use with Cypress hardware products, onl y internally within your organization, and (b) to distribute th e Software in binary code form externally to end users (either directly or\nindirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims o f Cypress’s patents that are infringed by the Software (as prov ided by\nCypress, unmodified) to make, use, distribute, and import the S oftware solely for use with Cypress hardware products.  Any oth er use, reproduction, modification, translation, or compilation  of the\nSoftware is prohibited.\nTO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WAR RANTY OF ANY KIND, EXPRESS OR IMP LIED, WITH REGARD TO THIS DOCU MENT OR ANY SOFTWARE\nOR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IM PLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULA R PURPOSE.  No computing\ndevice can be absolutely secure.  Therefore, despite security m easures implemented in Cypress ha rdware or software products, C ypress shall have no liability arising out of any security brea ch, such\nas unauthorized access to or use of a Cypress product.  CYPRESS  DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCT S, OR SYSTEMS CREATED USING\nCYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES , INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, “Security\nBreach”).  Cypress disclaims any liability relating to any Secu rity Breach, and you shall and hereby do release Cypress from a ny claim, damage, or other liability arising from any Security Breach.  In\naddition, the products described in these materials may contain  design defects or errors known as errata which may cause the p roduct to deviate from published specifications.  To the extent  permitted\nby applicable law, Cypress reserves the right to make changes t o this document without further notice. Cypress does not assume  any liability arising out of the application or use of any pro duct or\ncircuit described in this document.  Any information provided i n this document, including any sample design information or pro gramming code, is provided only for reference purposes.  It is the\nresponsibility of the user of this document to properly design,  program, and test the functionality and safety of any applicat ion made of this information and any resulting product.  “High- Risk Device”\nmeans any device or system whose failure could cause personal i njury, death, or property damage.  Examples of High-Risk Device s are weapons, nuclear installations, surgical implants, and ot her\nmedical devices.  “Critical Component” means any component of a  High-Risk Device whose failure t o perform can be reasonably ex pected to cause, directly or indirectly, the failure of the Hig h-Risk\nDevice, or to affect its safety or effectiveness.  Cypress is n ot liable, in whole or in part, and you shall and hereby do rel ease Cypress from any claim, dam age, or other liability arising  from any use of\na Cypress product as a Critical Component in a High-Risk Device .  You shall indemnify and hold Cypress, its directors, officer s, employees, agents, affiliates , distributors, and assigns har mless from\nand against all claims, costs, damages, and expenses, arising o ut of any claim, including claims for product liability, person al injury or death, or property damage arising from any use of a Cypress\nproduct as a Critical Component in a High-Risk Device.  Cypress  products are not intended or authorized for use as a Critical Component in any High-Risk Devi ce except to the limited extent that (i)\nCypress’s published data sheet for the product explicitly state s Cypress has qualified the product for use in a specific High- Risk Device, or (ii) Cypress has given you advance written auth orization to\nuse the product as a Critical Component in the specific High-Ri sk Device and you have signed a separate indemnification agreem ent.\nCypress, the Cypress logo, Spansion, the Spansion logo, and com binations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Tr aveo are trademarks or registered trademarks of Cypress in\nthe United States and other countries.  For a more complete lis t of Cypress trademarks, visit cypress.com.  Other names and br ands may be claimed as property of their respective owners.Sales, Solutions, an d Legal Information\nWorldwide Sales and Design Support\nCypress maintains a worldwide network of offices, solution cent ers, manufacturer’s representati ves, and distributors. To find the office \nclosest to you, visit us at Cypress Locations .\nProducts\nArm® Cortex® Microcontrollers cypress.com/arm\nAutomotive cypress.com/automotive\nClocks & Buffers cypress.com/clocks\nInterface cypress.com/interface\nInternet of Things cypress.com/iot\nMemory cypress.com/memory\nMicrocontrollers cypress.com/mcu\nPSoC cypress.com/psoc\nPower Management ICs cypress.com/pmic\nTouch Sensing cypress.com/touch\nUSB Controllers cypress.com/usb\nWireless Connectivity cypress.com/wirelessPSoC® Solutions\nPSoC 1 | PSoC 3 | PSoC 4  | PSoC 5LP | PSoC 6 MCU\nCypress Developer Community\nCommunity | Projects  | Video  | Blogs  | Training  | Components\nTechnical Support\ncypress.com/support\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Cypress Semiconductor:   \n\xa0 CY7C68013A-56PVXCT\xa0 CY7C68013A-56BAXCT\xa0 CY7C68013A-56LTXCT\xa0 CY7C68014A-56LTXC\xa0 CY7C68016A-\n56LTXCT\xa0 CY7C68016A-56LTXC\xa0 CY7C68013A-128AXI\xa0 CY7C68013A-56BAXC\xa0 CY7C68013A-100AXC\xa0\nCY7C68013A-100AXI\xa0 CY7C68013A-56PVXC\xa0 CY7C68014A-100AXC\xa0 CY7C68014A-56PVXC\xa0 CY7C68013A-128AXC\xa0\nCY7C68014A-128AXC\xa0 CY7C68013A-56LTXC\xa0 CY7C68015A-56LTXC\xa0 CY7C68013A-56PVXI\n"}]
!==============================================================================!
### Component Summary: CY7C68013A-128AXC

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 3.0V to 3.6V (VCC)
- **Current Ratings**: 
  - Supply current (ICC): Up to 85 mA in any mode
  - Suspend current: 300 µA (typical for non-battery powered applications)
- **Power Consumption**: 
  - 85 mA maximum in active mode
  - 300 µA in suspend mode
- **Operating Temperature Range**: 
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 105°C
- **Package Type**: 128-pin TQFP (Thin Quad Flat Package)
- **Special Features**: 
  - USB 2.0 Hi-Speed certified
  - Integrated USB transceiver and enhanced 8051 microprocessor
  - General Programmable Interface (GPIF) for flexible interfacing
  - Supports multiple USB endpoints (bulk, interrupt, isochronous)
  - 16 KB of on-chip RAM
  - Integrated I2C controller
- **Moisture Sensitive Level**: MSL 3 (according to JEDEC J-STD-020E)

#### Description:
The **CY7C68013A-128AXC** is a high-speed USB microcontroller from Cypress Semiconductor, part of the EZ-USB FX2LP family. It integrates a USB 2.0 transceiver, a smart Serial Interface Engine (SIE), and an enhanced 8051 microprocessor into a single chip. This microcontroller is designed for low-power applications, making it suitable for bus-powered devices.

#### Typical Applications:
The CY7C68013A-128AXC is commonly used in various applications, including:
- **Portable Video Recorders**: For capturing and transferring video data.
- **MPEG/TV Conversion**: Facilitating the conversion of video formats.
- **DSL Modems**: Enabling high-speed internet connectivity.
- **ATA Interfaces**: Connecting storage devices.
- **Memory Card Readers**: Reading data from various memory cards.
- **Legacy Conversion Devices**: Adapting older technology to modern interfaces.
- **Cameras and Scanners**: For image capture and processing.
- **Wireless LAN**: Supporting wireless networking capabilities.
- **MP3 Players**: For audio playback and data transfer.
- **Networking Equipment**: Enhancing data communication capabilities.

This microcontroller is particularly advantageous in applications requiring USB connectivity, low power consumption, and flexible interfacing options.