<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW5A-25A" pn="GW5A-LV25UG324C2/I1">gw5a25a-008</Device>
    <FileList>
        <File path="src/FIR.v" type="file.verilog" enable="0"/>
        <File path="src/I2C_Init_Dev.v" type="file.verilog" enable="1"/>
        <File path="src/WM8960_Init.v" type="file.verilog" enable="1"/>
        <File path="src/advanced_fir_filter/advanced_fir_filter.v" type="file.verilog" enable="1"/>
        <File path="src/async_fifo.v" type="file.verilog" enable="1"/>
        <File path="src/async_fifo_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/chorus.v" type="file.verilog" enable="0"/>
        <File path="src/chorus_ram/chorus_ram.v" type="file.verilog" enable="1"/>
        <File path="src/dpram.v" type="file.verilog" enable="1"/>
        <File path="src/echo.v" type="file.verilog" enable="1"/>
        <File path="src/equalizer/equalizer.v" type="file.verilog" enable="1"/>
        <File path="src/equalizer_ne/equalizer_ne.v" type="file.verilog" enable="1"/>
        <File path="src/equalizer_po/equalizer_po.v" type="file.verilog" enable="1"/>
        <File path="src/fft/fft.v" type="file.verilog" enable="1"/>
        <File path="src/fir_base.v" type="file.verilog" enable="1"/>
        <File path="src/fir_coef.v" type="file.verilog" enable="0"/>
        <File path="src/fir_inst.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_pll/gowin_pll.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_sdpb/gowin_sdpb.v" type="file.verilog" enable="1"/>
        <File path="src/i2c_bit_shift.v" type="file.verilog" enable="1"/>
        <File path="src/i2c_control.v" type="file.verilog" enable="1"/>
        <File path="src/i2s_rx.v" type="file.verilog" enable="1"/>
        <File path="src/i2s_tx.v" type="file.verilog" enable="1"/>
        <File path="src/interleaver.v" type="file.verilog" enable="1"/>
        <File path="src/my_eq.v" type="file.verilog" enable="1"/>
        <File path="src/my_fft.v" type="file.verilog" enable="1"/>
        <File path="src/reverb.v" type="file.verilog" enable="1"/>
        <File path="src/sd2fifo/sd2fifo.v" type="file.verilog" enable="1"/>
        <File path="src/sd_file_reader.v" type="file.verilog" enable="0"/>
        <File path="src/sd_reader.v" type="file.verilog" enable="1"/>
        <File path="src/sdcmd_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/uart_pc.v" type="file.verilog" enable="1"/>
        <File path="src/uart_rx.v" type="file.verilog" enable="1"/>
        <File path="src/uart_test.v" type="file.verilog" enable="1"/>
        <File path="src/uart_tx.v" type="file.verilog" enable="1"/>
        <File path="src/wav_read.v" type="file.verilog" enable="1"/>
        <File path="src/wm8960_init_table.v" type="file.verilog" enable="1"/>
        <File path="src/sound_test.cst" type="file.cst" enable="1"/>
        <File path="src/sound_test.rao" type="file.gao" enable="0"/>
    </FileList>
</Project>
