// Seed: 442667606
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output wire id_4,
    input wand id_5,
    input supply1 id_6,
    output supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    output uwire id_10
);
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    output tri   id_2,
    output wand  id_3,
    output tri0  id_4
    , id_6
);
  wire id_7;
  assign id_6[1'b0] = 1'b0;
  wire id_8;
  wire id_9;
  module_0(
      id_0, id_1, id_1, id_0, id_3, id_1, id_0, id_3, id_0, id_2, id_4
  );
  import id_10::id_11;
endmodule
