# 3_tap_FIR_Filter
ðŸ”§ 3-Tap FIR Filter: RTL to GDSII (Cadence ASIC Flow) This project implements a 3-tap FIR digital filter starting from Verilog RTL to GDSII layout, showcasing the complete front-end to back-end ASIC design flow using Cadence EDA tools.  
