<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreAHBLite</name><vendor>Actel</vendor><library>DirectCore</library><version>5.6.105</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\vhdl\core\coreahblite_addrdec.vhd</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="1"><name>rtl\vhdl\core\coreahblite_defaultslavesm.vhd</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="2"><name>rtl\vhdl\core\coreahblite_slavearbiter.vhd</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="3"><name>rtl\vhdl\core\coreahblite_masterstage.vhd</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="4"><name>rtl\vhdl\core\coreahblite_slavestage.vhd</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="5"><name>rtl\vhdl\core\coreahblite_matrix4x16.vhd</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="6"><name>rtl\vhdl\core\coreahblite_pkg.vhd</name><logicalName>COREAHBLITE_LIB</logicalName><fileType>VHDLSource</fileType></file></fileSet></fileSets><hwModel><views><view><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>