// Seed: 197769908
`timescale 1ps / 1ps
module module_0 (
    id_1
);
  input id_1;
  logic id_1;
  logic id_2;
  type_7(
      1'b0, id_1
  ); type_8(
      1, id_1
  );
  logic id_3, id_4;
endmodule
