/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_traffic_gen_v2_0_18
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_traffic_gen_v2_0_18 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_traffic_gen_v2_0_18
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axi_traffic_gen_v2_0_18 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_traffic_gen_v2_0_18/.cxl.verilog.axi_traffic_gen_v2_0_18.axi_traffic_gen_v2_0_18.lin64.cmf
