/*
 * AM33XX PRM instance offset macros
 *
 * Copyright (C) 2011-2012 Texas Instruments Incorporated - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_PRM81XX_H
#define __ARCH_ARM_MACH_OMAP2_PRM81XX_H

#include "prcm-common.h"
#include "prm.h"

#define TI81XX_PRM_BASE               0x48180000

#define TI81XX_PRM_REGADDR(module, reg)					\
	TI81XX_L4_SLOW_IO_ADDRESS(TI81XX_PRM_BASE + (module) + (reg))

/* PRM instances */
#define TI81XX_PRM_DEVICE_MOD			0x0000	/* 256B */
#define TI81XX_PRM_OCP_SOCKET_MOD		0x0200	/* 256B */
#define TI81XX_PRM_ACTIVE_MOD			0x0A00	/* 256B */
#define TI81XX_PRM_DEFAULT_MOD			0x0B00	/* 256B */
#define TI81XX_PRM_IVAHD0_MOD			0x0C00	/* 256B */
#define TI81XX_PRM_IVAHD1_MOD			0x0D00	/* 256B */
#define TI81XX_PRM_IVAHD2_MOD			0x0E00	/* 256B */
#define TI81XX_PRM_SGX_MOD			0x0F00	/* 256B */

/* PRM */

/* PRM.DEVICE_PRM register offsets */
#define TI81XX_PRM_RSTCTRL_OFFSET		0x00A0
#define TI81XX_PRM_RSTCTRL			TI81XX_PRM_REGADDR(TI81XX_PRM_DEVICE_MOD, 0x00A0)
#define TI81XX_PRM_RSTTIME_OFFSET		0x00A4
#define TI81XX_PRM_RSTTIME			TI81XX_PRM_REGADDR(TI81XX_PRM_DEVICE_MOD, 0x00A4)
#define TI81XX_PRM_RSTST_OFFSET			0x00A8
#define TI81XX_PRM_RSTST			TI81XX_PRM_REGADDR(TI81XX_PRM_DEVICE_MOD, 0x00A8)

/* PRM.OCP_SOCKET_PRM register offsets */
#define TI81XX_REVISION_PRM_OFFSET		0x0000
#define TI81XX_REVISION_PRM			TI81XX_PRM_REGADDR(TI81XX_PRM_OCP_SOCKET_MOD, 0x0000)
#define TI81XX_PRM_IRQSTATUS_MPU_OFFSET		0x0010
#define TI81XX_PRM_IRQSTATUS_MPU		TI81XX_PRM_REGADDR(TI81XX_PRM_OCP_SOCKET_MOD, 0x0010)
#define TI81XX_PRM_IRQENABLE_MPU_OFFSET		0x0018
#define TI81XX_PRM_IRQENABLE_MPU		TI81XX_PRM_REGADDR(TI81XX_PRM_OCP_SOCKET_MOD, 0x0018)
#define TI81XX_PRM_IRQSTATUS_SS_OFFSET		0x0020
#define TI81XX_PRM_IRQSTATUS_SS			TI81XX_PRM_REGADDR(TI81XX_PRM_OCP_SOCKET_MOD, 0x0020)
#define TI81XX_PRM_IRQENABLE_SS_OFFSET		0x0028
#define TI81XX_PRM_IRQENABLE_M3			TI81XX_PRM_REGADDR(TI81XX_PRM_OCP_SOCKET_MOD, 0x0028)
/* interrupts to other cores skipped for now */

/* PRM.ACTIVE_PRM register offsets */
#define TI81XX_PM_ACTIVE_PWRSTCTRL_OFFSET	0x0000
#define TI81XX_PM_ACTIVE_PWRSTCTRL		TI81XX_PRM_REGADDR(TI81XX_PRM_ACTIVE_MOD, 0x0000)
#define TI81XX_PM_ACTIVE_PWRSTST_OFFSET		0x0004
#define TI81XX_PM_ACTIVE_PWRSTST		TI81XX_PRM_REGADDR(TI81XX_PRM_ACTIVE_MOD, 0x0010)
#define TI81XX_RM_ACTIVE_RSTCTRL_OFFSET		0x0010
#define TI81XX_RM_ACTIVE_RSTCTRL		TI81XX_PRM_REGADDR(TI81XX_PRM_ACTIVE_MOD, 0x0010)
#define TI81XX_RM_ACTIVE_RSTST_OFFSET		0x0014
#define TI81XX_RM_ACTIVE_RSTST			TI81XX_PRM_REGADDR(TI81XX_PRM_ACTIVE_MOD, 0x0014)

/* PRM.DEFAULT_PRM register offsets */
#define TI81XX_PM_DEFAULT_PWRSTCTRL_OFFSET	0x0000
#define TI81XX_PM_DEFAULT_PWRSTCTRL		TI81XX_PRM_REGADDR(TI81XX_PRM_DEFAULT_MOD, 0x0000)
#define TI81XX_PM_DEFAULT_PWRSTST_OFFSET	0x0004
#define TI81XX_PM_DEFAULT_PWRSTST		TI81XX_PRM_REGADDR(TI81XX_PRM_DEFAULT_MOD, 0x0010)
#define TI81XX_RM_DEFAULT_RSTCTRL_OFFSET	0x0010
#define TI81XX_RM_DEFAULT_RSTCTRL		TI81XX_PRM_REGADDR(TI81XX_PRM_DEFAULT_MOD, 0x0010)
#define TI81XX_RM_DEFAULT_RSTST_OFFSET		0x0014
#define TI81XX_RM_DEFAULT_RSTST			TI81XX_PRM_REGADDR(TI81XX_PRM_DEFAULT_MOD, 0x0014)

/* PRM.IVAHD0_PRM register offsets */
#define TI81XX_PM_IVAHD0_PWRSTCTRL_OFFSET	0x0000
#define TI81XX_PM_IVAHD0_PWRSTCTRL		TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD0_MOD, 0x0000)
#define TI81XX_PM_IVAHD0_PWRSTST_OFFSET		0x0004
#define TI81XX_PM_IVAHD0_PWRSTST		TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD0_MOD, 0x0010)
#define TI81XX_RM_IVAHD0_RSTCTRL_OFFSET		0x0010
#define TI81XX_RM_IVAHD0_RSTCTRL		TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD0_MOD, 0x0010)
#define TI81XX_RM_IVAHD0_RSTST_OFFSET		0x0014
#define TI81XX_RM_IVAHD0_RSTST			TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD0_MOD, 0x0014)

/* PRM.IVAHD1_PRM register offsets */
#define TI81XX_PM_IVAHD1_PWRSTCTRL_OFFSET	0x0000
#define TI81XX_PM_IVAHD1_PWRSTCTRL		TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD1_MOD, 0x0000)
#define TI81XX_PM_IVAHD1_PWRSTST_OFFSET		0x0004
#define TI81XX_PM_IVAHD1_PWRSTST		TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD1_MOD, 0x0010)
#define TI81XX_RM_IVAHD1_RSTCTRL_OFFSET		0x0010
#define TI81XX_RM_IVAHD1_RSTCTRL		TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD1_MOD, 0x0010)
#define TI81XX_RM_IVAHD1_RSTST_OFFSET		0x0014
#define TI81XX_RM_IVAHD1_RSTST			TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD1_MOD, 0x0014)

/* PRM.IVAHD2_PRM register offsets */
#define TI81XX_PM_IVAHD2_PWRSTCTRL_OFFSET	0x0000
#define TI81XX_PM_IVAHD2_PWRSTCTRL		TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD2_MOD, 0x0000)
#define TI81XX_PM_IVAHD2_PWRSTST_OFFSET		0x0004
#define TI81XX_PM_IVAHD2_PWRSTST		TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD2_MOD, 0x0010)
#define TI81XX_RM_IVAHD2_RSTCTRL_OFFSET		0x0010
#define TI81XX_RM_IVAHD2_RSTCTRL		TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD2_MOD, 0x0010)
#define TI81XX_RM_IVAHD2_RSTST_OFFSET		0x0014
#define TI81XX_RM_IVAHD2_RSTST			TI81XX_PRM_REGADDR(TI81XX_PRM_IVAHD2_MOD, 0x0014)

/* PRM.SGX_PRM register offsets */
#define TI81XX_PM_SGX_PWRSTCTRL_OFFSET		0x0000
#define TI81XX_PM_SGX_PWRSTCTRL			TI81XX_PRM_REGADDR(TI81XX_PRM_SGX_MOD, 0x0000)
#define TI81XX_PM_SGX_PWRSTST_OFFSET		0x0004
#define TI81XX_PM_SGX_PWRSTST			TI81XX_PRM_REGADDR(TI81XX_PRM_SGX_MOD, 0x0010)
#define TI81XX_RM_SGX_RSTCTRL_OFFSET		0x0010
#define TI81XX_RM_SGX_RSTCTRL			TI81XX_PRM_REGADDR(TI81XX_PRM_SGX_MOD, 0x0010)
#define TI81XX_RM_SGX_RSTST_OFFSET		0x0014
#define TI81XX_RM_SGX_RSTST			TI81XX_PRM_REGADDR(TI81XX_PRM_SGX_MOD, 0x0014)

/* reuse the prm functions from am33xx? */
#endif
