# Panamax FPGA

A FABulous FPGA utilizing the Panamax padframe designed using open source EDA tools and the open source sky130 PDK.

## Features

- 64 I/Os
    * Pull-up / Pull-down
    * Open-drain
    * Slow / fast slew
- 1280 LCs (LUT4 + FF)
- 8 MAC
- 16 Register files (32x4 1w2r)
- 8 BRAM (dual-ported 1r1rw, 256x32)
- 2 x 12-bit split CDAC SAR ADC
- 2 x 8-bit RDAC