# Reading E:/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do FIFO_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/CE213_HDL/FIFO {E:/CE213_HDL/FIFO/FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:37 on Apr 14,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/CE213_HDL/FIFO" E:/CE213_HDL/FIFO/FIFO.v 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 14:45:37 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/CE213_HDL/FIFO {E:/CE213_HDL/FIFO/TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:37 on Apr 14,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/CE213_HDL/FIFO" E:/CE213_HDL/FIFO/TB.v 
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 14:45:37 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:45:38 on Apr 14,2025
# ** Error: (vsim-3170) Could not find 'testbench'.
#         Searched libraries:
#             E:/ModelSim/modelsim_ase/altera/verilog/altera
#             E:/ModelSim/modelsim_ase/altera/verilog/220model
#             E:/ModelSim/modelsim_ase/altera/verilog/sgate
#             E:/ModelSim/modelsim_ase/altera/verilog/altera_mf
#             E:/ModelSim/modelsim_ase/altera/verilog/altera_lnsim
#             E:/CE213_HDL/FIFO/simulation/modelsim/rtl_work
#             E:/CE213_HDL/FIFO/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FIFO_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 14:46:47 on Apr 14,2025, Elapsed time: 0:01:09
# Errors: 1, Warnings: 0
