

================================================================
== Vitis HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Thu Jan  9 17:51:33 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.177 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  1.200 us|  1.200 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |        7|        7|  0.210 us|  0.210 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 41


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 1
  Pipeline-0 : II = 8, D = 41, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 16.0>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28]   --->   Operation 42 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data = bitcast i64 %t_in_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 43 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 44 'bitselect' 'din_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%din_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 45 'partselect' 'din_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%din_sig = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 46 'trunc' 'din_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln479 = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:33]   --->   Operation 47 'trunc' 'trunc_ln479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln479" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:33]   --->   Operation 48 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%abst_in = bitcast i64 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:33]   --->   Operation 49 'bitcast' 'abst_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.63ns)   --->   "%icmp_ln36 = icmp_eq  i11 %din_exp, i11 2047" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:36]   --->   Operation 50 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %if.else5, void %if.then" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:36]   --->   Operation 51 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.63ns)   --->   "%icmp_ln45 = icmp_ult  i11 %din_exp, i11 968" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:45]   --->   Operation 52 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln36)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %lor.lhs.false, void %if.then12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:45]   --->   Operation 53 'br' 'br_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.63ns)   --->   "%icmp_ln46 = icmp_eq  i11 %din_exp, i11 968" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 54 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (3.21ns)   --->   "%icmp_ln46_1 = icmp_eq  i52 %din_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 55 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln46 = and i1 %icmp_ln46, i1 %icmp_ln46_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 56 'and' 'and_ln46' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %and_ln46, void %if.else13, void %if.then12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 57 'br' 'br_ln46' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %abst_in, i64 22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:51]   --->   Operation 58 'dcmp' 'tmp_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [4/4] (16.0ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 59 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 16.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (3.21ns)   --->   "%icmp_ln38 = icmp_ne  i52 %din_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38]   --->   Operation 60 'icmp' 'icmp_ln38' <Predicate = (icmp_ln36)> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 16.0>
ST_2 : Operation 61 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %abst_in, i64 22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:51]   --->   Operation 61 'dcmp' 'tmp_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.94ns)   --->   "%br_ln51 = br i1 %tmp_2, void %if.end38, void %if.then14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:51]   --->   Operation 62 'br' 'br_ln51' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46)> <Delay = 1.94>
ST_2 : Operation 63 [1/1] (1.63ns)   --->   "%icmp_ln54 = icmp_ult  i11 %din_exp, i11 1023" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:54]   --->   Operation 63 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln55 = or i64 %t, i64 9223372036854775808" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 64 'or' 'or_ln55' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i64 %or_ln55" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 65 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 66 [4/4] (16.0ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 66 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 16.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [3/4] (14.7ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 67 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 16.0>
ST_3 : Operation 68 [3/4] (14.7ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 68 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [4/4] (16.0ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 69 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 16.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/4] (14.7ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 70 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 14.7>
ST_4 : Operation 71 [2/4] (14.7ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 71 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [3/4] (14.7ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 72 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/4] (14.7ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 73 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 14.7>
ST_5 : Operation 74 [1/4] (14.7ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 74 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [2/4] (14.7ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 75 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [4/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 76 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 20.4>
ST_6 : Operation 77 [1/4] (14.7ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 77 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.48ns)   --->   "%x_3 = select i1 %icmp_ln54, i64 %x, i64 %x_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:54]   --->   Operation 78 'select' 'x_3' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %x_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:8->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 79 'bitcast' 'data_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:8->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 80 'bitselect' 'xs_sign' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:8->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 81 'partselect' 'xs_exp_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.63ns)   --->   "%icmp_ln9 = icmp_ult  i11 %xs_exp_1, i11 996" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 82 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.63ns)   --->   "%icmp_ln9_1 = icmp_ne  i11 %xs_exp_1, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 83 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln9_1)   --->   "%and_ln9 = and i1 %icmp_ln9, i1 %icmp_ln9_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 84 'and' 'and_ln9' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln9_1 = and i1 %and_ln9, i1 %xs_sign" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 85 'and' 'and_ln9_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln9 = br i1 %and_ln9_1, void %if.end.i, void %_ZN11exp_reduce_5expm1Ed.exit" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 86 'br' 'br_ln9' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.58>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln10_1)   --->   "%xor_ln10 = xor i1 %xs_sign, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 87 'xor' 'xor_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.63ns)   --->   "%icmp_ln10 = icmp_ult  i11 %xs_exp_1, i11 997" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 88 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln10_1)   --->   "%and_ln10 = and i1 %icmp_ln9_1, i1 %xor_ln10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 89 'and' 'and_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln10_1 = and i1 %and_ln10, i1 %icmp_ln10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 90 'and' 'and_ln10_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln10 = br i1 %and_ln10_1, void %if.end15.i, void %_ZN11exp_reduce_5expm1Ed.exit" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 91 'br' 'br_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 1.58>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln54, void %if.else28, void %if.then25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:63]   --->   Operation 92 'br' 'br_ln63' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_6 : Operation 93 [3/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 93 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 18.3>
ST_7 : Operation 94 [8/8] (18.3ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 94 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 18.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 95 [2/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 95 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 21.1>
ST_8 : Operation 96 [7/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 96 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 97 [1/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 97 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (1.94ns)   --->   "%br_ln50 = br void %if.end38" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:50]   --->   Operation 98 'br' 'br_ln50' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 1.94>

State 9 <SV = 8> <Delay = 21.1>
ST_9 : Operation 99 [6/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 99 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 21.1>
ST_10 : Operation 100 [5/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 100 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 21.1>
ST_11 : Operation 101 [4/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 101 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 21.1>
ST_12 : Operation 102 [3/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 102 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 21.1>
ST_13 : Operation 103 [2/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 103 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 20.9>
ST_14 : Operation 104 [1/8] (20.9ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 104 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 20.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 16.0>
ST_15 : Operation 105 [4/4] (16.0ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 105 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 16.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 14.7>
ST_16 : Operation 106 [3/4] (14.7ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 106 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 14.7>
ST_17 : Operation 107 [2/4] (14.7ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 107 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 16.3>
ST_18 : Operation 108 [1/4] (14.7ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 108 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln11 = br void %_ZN11exp_reduce_5expm1Ed.exit" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 109 'br' 'br_ln11' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 1.58>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%expx = phi i64 %sub_i, void %if.end15.i, i64 %x_3, void %if.then14, i64 %x_3, void %if.end.i"   --->   Operation 110 'phi' 'expx' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 16.0>
ST_20 : Operation 111 [4/4] (16.0ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 111 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 16.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 14.7>
ST_21 : Operation 112 [3/4] (14.7ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 112 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 14.7>
ST_22 : Operation 113 [2/4] (14.7ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 113 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 14.7>
ST_23 : Operation 114 [1/4] (14.7ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 114 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 20.0>
ST_24 : Operation 115 [14/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 115 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i64 %expx" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 116 'bitcast' 'bitcast_ln66' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 117 [1/1] (0.99ns)   --->   "%xor_ln66 = xor i64 %bitcast_ln66, i64 9223372036854775808" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 117 'xor' 'xor_ln66' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i64 %xor_ln66" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 118 'bitcast' 'bitcast_ln66_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 119 [14/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 119 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 19.0>
ST_25 : Operation 120 [13/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 120 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 121 [13/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 121 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 19.0>
ST_26 : Operation 122 [12/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 122 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 123 [12/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 123 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 19.0>
ST_27 : Operation 124 [11/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 124 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 125 [11/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 125 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 19.0>
ST_28 : Operation 126 [10/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 126 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 127 [10/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 127 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 19.0>
ST_29 : Operation 128 [9/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 128 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 129 [9/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 129 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 19.0>
ST_30 : Operation 130 [8/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 130 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 131 [8/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 131 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 19.0>
ST_31 : Operation 132 [7/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 132 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 133 [7/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 133 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 19.0>
ST_32 : Operation 134 [6/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 134 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 135 [6/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 135 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 19.0>
ST_33 : Operation 136 [5/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 136 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 137 [5/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 137 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 19.0>
ST_34 : Operation 138 [4/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 138 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 139 [4/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 139 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 19.0>
ST_35 : Operation 140 [3/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 140 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 141 [3/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 141 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 19.0>
ST_36 : Operation 142 [2/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 142 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 143 [2/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 143 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 21.0>
ST_37 : Operation 144 [1/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 144 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 145 [1/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 145 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 146 [1/1] (1.94ns)   --->   "%br_ln67 = br void %if.end38" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:67]   --->   Operation 146 'br' 'br_ln67' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 1.94>

State 38 <SV = 37> <Delay = 16.0>
ST_38 : Operation 147 [4/4] (16.0ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 147 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 16.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 14.7>
ST_39 : Operation 148 [3/4] (14.7ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 148 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 14.7>
ST_40 : Operation 149 [2/4] (14.7ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 149 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 150 [1/1] (1.48ns)   --->   "%select_ln38 = select i1 %icmp_ln38, i64 nan, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38]   --->   Operation 150 'select' 'select_ln38' <Predicate = (icmp_ln36)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 151 [1/1] (1.94ns)   --->   "%br_ln38 = br void %if.end38" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38]   --->   Operation 151 'br' 'br_ln38' <Predicate = (icmp_ln36)> <Delay = 1.94>

State 41 <SV = 40> <Delay = 18.1>
ST_41 : Operation 152 [1/4] (14.7ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 152 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 153 [1/1] (1.94ns)   --->   "%br_ln0 = br void %if.end38"   --->   Operation 153 'br' 'br_ln0' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 1.94>
ST_41 : Operation 154 [1/1] (0.00ns)   --->   "%resultf_3 = phi i64 %resultf, void %if.then12, i64 %resultf_1, void %if.then25, i64 %resultf_2, void %if.else28, i64 %select_ln38, void %if.then, i64 1, void %if.else13"   --->   Operation 154 'phi' 'resultf_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%bitcast_ln83 = bitcast i64 %resultf_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:83]   --->   Operation 155 'bitcast' 'bitcast_ln83' <Predicate = (din_sign)> <Delay = 0.00>
ST_41 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%xor_ln83 = xor i64 %bitcast_ln83, i64 9223372036854775808" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:83]   --->   Operation 156 'xor' 'xor_ln83' <Predicate = (din_sign)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%bitcast_ln83_1 = bitcast i64 %xor_ln83" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:83]   --->   Operation 157 'bitcast' 'bitcast_ln83_1' <Predicate = (din_sign)> <Delay = 0.00>
ST_41 : Operation 158 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln79 = select i1 %din_sign, i64 %bitcast_ln83_1, i64 %resultf_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:79]   --->   Operation 158 'select' 'select_ln79' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln85 = ret i64 %select_ln79" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 159 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read      (read          ) [ 000000000000000000000000000000000000000000]
data           (bitcast       ) [ 000000000000000000000000000000000000000000]
din_sign       (bitselect     ) [ 011111111111111111111111111111111111111111]
din_exp        (partselect    ) [ 001000000000000000000000000000000000000000]
din_sig        (trunc         ) [ 000000000000000000000000000000000000000000]
trunc_ln479    (trunc         ) [ 000000000000000000000000000000000000000000]
t              (bitconcatenate) [ 001000000000000000000000000000000000000000]
abst_in        (bitcast       ) [ 001111111000000000000000000000000000000000]
icmp_ln36      (icmp          ) [ 011111111111111111111111111111111111111111]
br_ln36        (br            ) [ 000000000000000000000000000000000000000000]
icmp_ln45      (icmp          ) [ 011111111111111111111111111111111111111111]
br_ln45        (br            ) [ 000000000000000000000000000000000000000000]
icmp_ln46      (icmp          ) [ 000000000000000000000000000000000000000000]
icmp_ln46_1    (icmp          ) [ 000000000000000000000000000000000000000000]
and_ln46       (and           ) [ 011111111111111111111111111111111111111111]
br_ln46        (br            ) [ 000000000000000000000000000000000000000000]
icmp_ln38      (icmp          ) [ 011111111111111111111111111111111111111110]
tmp_2          (dcmp          ) [ 011111111111111111111111111111111111111111]
br_ln51        (br            ) [ 011111111111111111111111111111111111111111]
icmp_ln54      (icmp          ) [ 011111111111111111111111111111111111111111]
or_ln55        (or            ) [ 000000000000000000000000000000000000000000]
bitcast_ln55   (bitcast       ) [ 000111000000000000000000000000000000000000]
add            (dadd          ) [ 000001111000000000000000000000000000000000]
x              (dsub          ) [ 000000100000000000000000000000000000000000]
x_1            (dadd          ) [ 000000000000000000000000000000000000000000]
x_3            (select        ) [ 011111111111111111110000000000000000000000]
data_1         (bitcast       ) [ 000000000000000000000000000000000000000000]
xs_sign        (bitselect     ) [ 000000000000000000000000000000000000000000]
xs_exp_1       (partselect    ) [ 000000000000000000000000000000000000000000]
icmp_ln9       (icmp          ) [ 000000000000000000000000000000000000000000]
icmp_ln9_1     (icmp          ) [ 000000000000000000000000000000000000000000]
and_ln9        (and           ) [ 000000000000000000000000000000000000000000]
and_ln9_1      (and           ) [ 011111111111111111100000000000000000000000]
br_ln9         (br            ) [ 011111111111111111110000000000000000000000]
xor_ln10       (xor           ) [ 000000000000000000000000000000000000000000]
icmp_ln10      (icmp          ) [ 000000000000000000000000000000000000000000]
and_ln10       (and           ) [ 000000000000000000000000000000000000000000]
and_ln10_1     (and           ) [ 011111111111111111100000000000000000000000]
br_ln10        (br            ) [ 011111111111111111110000000000000000000000]
br_ln63        (br            ) [ 000000000000000000000000000000000000000000]
resultf        (dmul          ) [ 011111111111111111111111111111111111111111]
br_ln50        (br            ) [ 011111111111111111111111111111111111111111]
tmp_4          (call          ) [ 011000011000000111100000000000000000000000]
sub_i          (dadd          ) [ 001100100000000000110000000000000000000000]
br_ln11        (br            ) [ 001100100000000000110000000000000000000000]
expx           (phi           ) [ 000111111000000000011111100000000000000000]
add2           (dadd          ) [ 011111111000000000000000111111111111110000]
bitcast_ln66   (bitcast       ) [ 000000000000000000000000000000000000000000]
xor_ln66       (xor           ) [ 000000000000000000000000000000000000000000]
bitcast_ln66_1 (bitcast       ) [ 011111111000000000000000011111111111110000]
div            (ddiv          ) [ 010000111000000000000000000000000000001111]
resultf_1      (ddiv          ) [ 011001111000000000000000000000000000011111]
br_ln67        (br            ) [ 011001111000000000000000000000000000011111]
select_ln38    (select        ) [ 011001001000000000000000000000000000010011]
br_ln38        (br            ) [ 011001001000000000000000000000000000010011]
resultf_2      (dsub          ) [ 000000000000000000000000000000000000000000]
br_ln0         (br            ) [ 000000000000000000000000000000000000000000]
resultf_3      (phi           ) [ 010000000000000000000000000000000000000001]
bitcast_ln83   (bitcast       ) [ 000000000000000000000000000000000000000000]
xor_ln83       (xor           ) [ 000000000000000000000000000000000000000000]
bitcast_ln83_1 (bitcast       ) [ 000000000000000000000000000000000000000000]
select_ln79    (select        ) [ 000000000000000000000000000000000000000000]
ret_ln85       (ret           ) [ 000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="t_in_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="60" class="1005" name="expx_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="1"/>
<pin id="62" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="expx (phireg) "/>
</bind>
</comp>

<comp id="63" class="1004" name="expx_phi_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="1"/>
<pin id="65" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="64" slack="13"/>
<pin id="67" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="68" dir="0" index="4" bw="64" slack="13"/>
<pin id="69" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="expx/19 "/>
</bind>
</comp>

<comp id="72" class="1005" name="resultf_3_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="39"/>
<pin id="74" dir="1" index="1" bw="64" slack="39"/>
</pin_list>
<bind>
<opset="resultf_3 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="resultf_3_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="33"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="64" slack="4"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="4" bw="64" slack="0"/>
<pin id="82" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="64" slack="1"/>
<pin id="84" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="8" bw="64" slack="39"/>
<pin id="86" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="resultf_3/41 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_exp_generic_double_s_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="1"/>
<pin id="92" dir="0" index="2" bw="58" slack="0"/>
<pin id="93" dir="0" index="3" bw="26" slack="0"/>
<pin id="94" dir="0" index="4" bw="42" slack="0"/>
<pin id="95" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="add/1 x/2 x_1/3 sub_i/15 add2/20 resultf_2/38 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="4"/>
<pin id="112" dir="0" index="1" bw="64" slack="1"/>
<pin id="113" dir="1" index="2" bw="64" slack="33"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="resultf/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="1"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/24 resultf_1/24 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="124" class="1005" name="reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div resultf_1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="din_sign_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="40"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="din_sign/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="din_exp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="0" index="3" bw="7" slack="0"/>
<pin id="147" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="din_sig_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln479_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln479/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="t_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="63" slack="0"/>
<pin id="164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="abst_in_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="abst_in/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln36_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln45_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln46_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln46_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="52" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="and_ln46_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln38_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="52" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="39"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln54_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="1"/>
<pin id="212" dir="0" index="1" bw="11" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="or_ln55_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bitcast_ln55_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="x_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="4"/>
<pin id="227" dir="0" index="1" bw="64" slack="1"/>
<pin id="228" dir="0" index="2" bw="64" slack="0"/>
<pin id="229" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_3/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="data_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="xs_sign_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="xs_exp_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="0" index="3" bw="7" slack="0"/>
<pin id="248" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_1/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln9_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="11" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln9_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="and_ln9_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="and_ln9_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9_1/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="xor_ln10_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln10_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="11" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="and_ln10_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="and_ln10_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10_1/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="bitcast_ln66_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="5"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66/24 "/>
</bind>
</comp>

<comp id="305" class="1004" name="xor_ln66_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/24 "/>
</bind>
</comp>

<comp id="311" class="1004" name="bitcast_ln66_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66_1/24 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln38_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="39"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="0" index="2" bw="64" slack="0"/>
<pin id="320" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/40 "/>
</bind>
</comp>

<comp id="323" class="1004" name="bitcast_ln83_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83/41 "/>
</bind>
</comp>

<comp id="327" class="1004" name="xor_ln83_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83/41 "/>
</bind>
</comp>

<comp id="333" class="1004" name="bitcast_ln83_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83_1/41 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln79_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="40"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="64" slack="0"/>
<pin id="341" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/41 "/>
</bind>
</comp>

<comp id="344" class="1005" name="din_sign_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="40"/>
<pin id="346" dir="1" index="1" bw="1" slack="40"/>
</pin_list>
<bind>
<opset="din_sign "/>
</bind>
</comp>

<comp id="349" class="1005" name="din_exp_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="1"/>
<pin id="351" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="din_exp "/>
</bind>
</comp>

<comp id="354" class="1005" name="t_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="359" class="1005" name="abst_in_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="abst_in "/>
</bind>
</comp>

<comp id="367" class="1005" name="icmp_ln36_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln45_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="375" class="1005" name="and_ln46_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln46 "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln38_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="39"/>
<pin id="381" dir="1" index="1" bw="1" slack="39"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="388" class="1005" name="icmp_ln54_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="393" class="1005" name="bitcast_ln55_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55 "/>
</bind>
</comp>

<comp id="398" class="1005" name="add_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="403" class="1005" name="x_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="1"/>
<pin id="405" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="408" class="1005" name="x_3_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="415" class="1005" name="and_ln9_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln9_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="and_ln10_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln10_1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="resultf_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="33"/>
<pin id="425" dir="1" index="1" bw="64" slack="33"/>
</pin_list>
<bind>
<opset="resultf "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_4_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="433" class="1005" name="sub_i_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="438" class="1005" name="add2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="bitcast_ln66_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln66_1 "/>
</bind>
</comp>

<comp id="448" class="1005" name="select_ln38_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="1"/>
<pin id="450" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="71"><net_src comp="63" pin="6"/><net_sink comp="60" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="72" pin="1"/><net_sink comp="76" pin=8"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="60" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="100" pin="2"/><net_sink comp="76" pin=4"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="114" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="133"><net_src comp="54" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="130" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="130" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="130" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="178"><net_src comp="142" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="142" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="142" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="152" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="186" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="152" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="230"><net_src comp="100" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="225" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="231" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="257"><net_src comp="243" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="243" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="253" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="235" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="235" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="243" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="259" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="277" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="283" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="60" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="326"><net_src comp="76" pin="10"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="76" pin="10"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="134" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="352"><net_src comp="142" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="357"><net_src comp="160" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="362"><net_src comp="168" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="370"><net_src comp="174" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="180" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="198" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="204" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="387"><net_src comp="119" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="210" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="396"><net_src comp="220" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="401"><net_src comp="100" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="406"><net_src comp="100" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="411"><net_src comp="225" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="63" pin=4"/></net>

<net id="418"><net_src comp="271" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="295" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="110" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="431"><net_src comp="89" pin="5"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="436"><net_src comp="100" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="441"><net_src comp="100" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="446"><net_src comp="311" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="451"><net_src comp="316" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="76" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: generic_tanh<double> : t_in | {1 }
	Port: generic_tanh<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {12 13 }
	Port: generic_tanh<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {11 12 }
	Port: generic_tanh<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {12 13 }
  - Chain level:
	State 1
		din_sign : 1
		din_exp : 1
		din_sig : 1
		trunc_ln479 : 1
		t : 2
		abst_in : 3
		icmp_ln36 : 2
		br_ln36 : 3
		icmp_ln45 : 2
		br_ln45 : 3
		icmp_ln46 : 2
		icmp_ln46_1 : 2
		and_ln46 : 3
		br_ln46 : 3
		tmp_2 : 4
		add : 4
		icmp_ln38 : 2
	State 2
		br_ln51 : 1
		x : 1
	State 3
	State 4
	State 5
	State 6
		x_3 : 1
		data_1 : 2
		xs_sign : 3
		xs_exp_1 : 3
		icmp_ln9 : 4
		icmp_ln9_1 : 4
		and_ln9 : 5
		and_ln9_1 : 5
		br_ln9 : 5
		xor_ln10 : 4
		icmp_ln10 : 4
		and_ln10 : 5
		and_ln10_1 : 5
		br_ln10 : 5
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		xor_ln66 : 1
		bitcast_ln66_1 : 1
		resultf_1 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		resultf_3 : 1
		bitcast_ln83 : 2
		xor_ln83 : 3
		bitcast_ln83_1 : 3
		select_ln79 : 4
		ret_ln85 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_exp_generic_double_s_fu_89 |    29   |  8.0593 |   487   |   2433  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_100           |    3    |    0    |   430   |   1130  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_110           |    11   |    0    |   275   |   558   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln36_fu_174        |    0    |    0    |    0    |    12   |
|          |        icmp_ln45_fu_180        |    0    |    0    |    0    |    12   |
|          |        icmp_ln46_fu_186        |    0    |    0    |    0    |    12   |
|          |       icmp_ln46_1_fu_192       |    0    |    0    |    0    |    59   |
|   icmp   |        icmp_ln38_fu_204        |    0    |    0    |    0    |    59   |
|          |        icmp_ln54_fu_210        |    0    |    0    |    0    |    12   |
|          |         icmp_ln9_fu_253        |    0    |    0    |    0    |    12   |
|          |        icmp_ln9_1_fu_259       |    0    |    0    |    0    |    12   |
|          |        icmp_ln10_fu_283        |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           x_3_fu_225           |    0    |    0    |    0    |    64   |
|  select  |       select_ln38_fu_316       |    0    |    0    |    0    |    64   |
|          |       select_ln79_fu_337       |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         xor_ln10_fu_277        |    0    |    0    |    0    |    2    |
|    xor   |         xor_ln66_fu_305        |    0    |    0    |    0    |    64   |
|          |         xor_ln83_fu_327        |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         and_ln46_fu_198        |    0    |    0    |    0    |    2    |
|          |         and_ln9_fu_265         |    0    |    0    |    0    |    2    |
|    and   |        and_ln9_1_fu_271        |    0    |    0    |    0    |    2    |
|          |         and_ln10_fu_289        |    0    |    0    |    0    |    2    |
|          |        and_ln10_1_fu_295       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |      t_in_read_read_fu_54      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_114           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   dcmp   |           grp_fu_119           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
| bitselect|         din_sign_fu_134        |    0    |    0    |    0    |    0    |
|          |         xs_sign_fu_235         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|         din_exp_fu_142         |    0    |    0    |    0    |    0    |
|          |         xs_exp_1_fu_243        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |         din_sig_fu_152         |    0    |    0    |    0    |    0    |
|          |       trunc_ln479_fu_156       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|            t_fu_160            |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|    or    |         or_ln55_fu_215         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    43   |  8.0593 |   1192  |   4655  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    abst_in_reg_359   |   64   |
|     add2_reg_438     |   64   |
|      add_reg_398     |   64   |
|  and_ln10_1_reg_419  |    1   |
|   and_ln46_reg_375   |    1   |
|   and_ln9_1_reg_415  |    1   |
| bitcast_ln55_reg_393 |   64   |
|bitcast_ln66_1_reg_443|   64   |
|    din_exp_reg_349   |   11   |
|   din_sign_reg_344   |    1   |
|      expx_reg_60     |   64   |
|   icmp_ln36_reg_367  |    1   |
|   icmp_ln38_reg_379  |    1   |
|   icmp_ln45_reg_371  |    1   |
|   icmp_ln54_reg_388  |    1   |
|        reg_124       |   64   |
|   resultf_3_reg_72   |   64   |
|    resultf_reg_423   |   64   |
|  select_ln38_reg_448 |   64   |
|     sub_i_reg_433    |   64   |
|       t_reg_354      |   64   |
|     tmp_2_reg_384    |    1   |
|     tmp_4_reg_428    |   64   |
|      x_3_reg_408     |   64   |
|       x_reg_403      |   64   |
+----------------------+--------+
|         Total        |   980  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_100 |  p0  |   7  |  64  |   448  ||    37   |
| grp_fu_100 |  p1  |   5  |  64  |   320  ||    14   |
| grp_fu_114 |  p0  |   3  |  64  |   192  ||    14   |
| grp_fu_119 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1088  ||  7.4257 ||    74   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   43   |    8   |  1192  |  4655  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   74   |
|  Register |    -   |    -   |   980  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   43   |   15   |  2172  |  4729  |
+-----------+--------+--------+--------+--------+
