#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Aug 16 15:57:38 2016
# Process ID: 7840
# Current directory: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5704 C:\Users\RazBB\Desktop\RP_FPGA\RP_out_mix\RP_out_mix.xpr
# Log file: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/vivado.log
# Journal file: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 800.801 ; gain = 177.160
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 16 15:59:39 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Tue Aug 16 15:59:39 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 16 16:18:38 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Tue Aug 16 16:18:38 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 16 16:29:59 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Tue Aug 16 16:29:59 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
set_property -dict [list CONFIG.Number_Of_Stages {6} CONFIG.Fixed_Or_Initial_Rate {128} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {128} CONFIG.Maximum_Rate {128} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1}] [get_ips cic]
set_property -dict [list CONFIG.Number_Of_Stages {6} CONFIG.Fixed_Or_Initial_Rate {128} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {128} CONFIG.Maximum_Rate {128} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {128}] [get_ips cic2]
reset_run synth_1
reset_run cic_synth_1
reset_run cic2_synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cic'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cic2'...
[Tue Aug 16 16:58:26 2016] Launched cic_synth_1, cic2_synth_1, synth_1...
Run output will be captured here:
cic_synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/cic_synth_1/runme.log
cic2_synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/cic2_synth_1/runme.log
synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Tue Aug 16 16:58:27 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {256} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {256} CONFIG.Maximum_Rate {256} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1}] [get_ips cic]
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {512} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {512} CONFIG.Maximum_Rate {512} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {512}] [get_ips cic2]
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {512} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {512} CONFIG.Maximum_Rate {512} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1}] [get_ips cic]
reset_run synth_1
reset_run cic_synth_1
reset_run cic2_synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cic'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cic2'...
[Tue Aug 16 17:28:20 2016] Launched cic_synth_1, cic2_synth_1, synth_1...
Run output will be captured here:
cic_synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/cic_synth_1/runme.log
cic2_synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/cic2_synth_1/runme.log
synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Tue Aug 16 17:28:20 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {1536} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {1536} CONFIG.Maximum_Rate {1536} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1}] [get_ips cic]
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {1536} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {1536} CONFIG.Maximum_Rate {1536} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1536}] [get_ips cic2]
reset_run synth_1
reset_run cic_synth_1
reset_run cic2_synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cic'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cic2'...
[Wed Aug 17 04:53:50 2016] Launched cic_synth_1, cic2_synth_1, synth_1...
Run output will be captured here:
cic_synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/cic_synth_1/runme.log
cic2_synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/cic2_synth_1/runme.log
synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Wed Aug 17 04:53:50 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
open_project C:/Users/RazBB/Desktop/Halp/Halp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1072.715 ; gain = 0.000
update_compile_order -fileset sources_1
remove_files C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/LP.v
file delete -force C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/LP.v
set_property -dict [list CONFIG.PINC1 {1000001100010}] [get_ips dds_PG_pw24]
generate_target Simulation [get_files C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/ip/dds_PG_pw24/dds_PG_pw24.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_PG_pw24'...
export_ip_user_files -of_objects [get_files C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/ip/dds_PG_pw24/dds_PG_pw24.xci] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TestBench1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RazBB/Desktop/Halp/Halp.sim/sim_1/behav'
"xvlog -m64 --relax -prj TestBench1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/Mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mixer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/LockIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockIn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/TestBench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RazBB/Desktop/Halp/Halp.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj TestBench1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/axi_utils_v2_0_2/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_2/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_2/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/dds_compiler_v6_0_12/hdl/dds_compiler_v6_0_vh_rfs.vhd" into library dds_compiler_v6_0_12
INFO: [VRFC 10-307] analyzing entity dither_wrap
INFO: [VRFC 10-307] analyzing entity pipe_add
INFO: [VRFC 10-307] analyzing entity lut_ram
INFO: [VRFC 10-307] analyzing entity lut5_ram
INFO: [VRFC 10-307] analyzing entity sin_cos
INFO: [VRFC 10-307] analyzing entity sin_cos_quad_rast
INFO: [VRFC 10-307] analyzing entity dsp48_wrap
INFO: [VRFC 10-307] analyzing entity accum
INFO: [VRFC 10-307] analyzing entity raster_accum
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12_eff_lut
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12_eff
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12_rdy
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12_core
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/dds_compiler_v6_0_12/hdl/dds_compiler_v6_0.vhd" into library dds_compiler_v6_0_12
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/ip/dds_PG_pw24/sim/dds_PG_pw24.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds_PG_pw24
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/ip/dds_LUT_pw24_ow24/sim/dds_LUT_pw24_ow24.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds_LUT_pw24_ow24
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/ip/dds_LUT_pw24_ow16/sim/dds_LUT_pw24_ow16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds_LUT_pw24_ow16
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1072.715 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RazBB/Desktop/Halp/Halp.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 721ccfff55dc4750b95001e1f4498385 --debug typical --relax --mt 2 -L xbip_utils_v3_0_6 -L axi_utils_v2_0_2 -L xbip_pipe_v3_0_2 -L xbip_bram18k_v3_0_2 -L mult_gen_v12_0_11 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_2 -L xbip_dsp48_multadd_v3_0_2 -L dds_compiler_v6_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench1_behav xil_defaultlib.TestBench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port m_axis_data_tdata [C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/LockIn.v:50]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port m_axis_data_tdata [C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/LockIn.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package xbip_utils_v3_0_6.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_12.dds_compiler_v6_0_12_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_12.pkg_dds_compiler_v6_0_12
Compiling package dds_compiler_v6_0_12.dds_compiler_v6_0_12_hdl_comps
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_2.global_util_pkg
Compiling package axi_utils_v2_0_2.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_12.pkg_betas
Compiling package dds_compiler_v6_0_12.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_rdy [\dds_compiler_v6_0_12_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_12.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_12.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_core [\dds_compiler_v6_0_12_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_viv [\dds_compiler_v6_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12 [\dds_compiler_v6_0_12(c_xdevicef...]
Compiling architecture dds_pg_pw24_arch of entity xil_defaultlib.dds_PG_pw24 [dds_pg_pw24_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_rdy [\dds_compiler_v6_0_12_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_12.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv [\xbip_dsp48_multadd_v3_0_2_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_eff [\dds_compiler_v6_0_12_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_core [\dds_compiler_v6_0_12_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_viv [\dds_compiler_v6_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12 [\dds_compiler_v6_0_12(c_xdevicef...]
Compiling architecture dds_lut_pw24_ow24_arch of entity xil_defaultlib.dds_LUT_pw24_ow24 [dds_lut_pw24_ow24_default]
Compiling architecture dds_lut_pw24_ow16_arch of entity xil_defaultlib.dds_LUT_pw24_ow16 [dds_lut_pw24_ow16_default]
Compiling module xil_defaultlib.LockIn
Compiling module xil_defaultlib.Mixer
Compiling module xil_defaultlib.TestBench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench1_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/RazBB/Desktop/Halp/Halp.sim/sim_1/behav/xsim.dir/TestBench1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 17 13:37:43 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1072.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RazBB/Desktop/Halp/Halp.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench1_behav -key {Behavioral:sim_1:Functional:TestBench1} -tclbatch {TestBench1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source TestBench1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
    0    x
 4194    0
 8388 4194
12582 8388
1677612582
2097016776
2516420970
2935825164
3355229358
3774633552
4194037746
4613441940
5032846134
5452250328
5871654522
6291058716
 156862910
 5762 1568
 9956 5762
14150 9956
1834414150
2253818344
2673222538
3092626732
3512030926
3931435120
4350839314
4770243508
5189647702
5609051896
6028456090
6447860284
 313664478
 7330 3136
11524 7330
1571811524
1991215718
2410619912
2830024106
3249428300
3668832494
4088236688
4507640882
4927045076
5346449270
5765853464
6185257658
  51061852
 4704  510
 8898 4704
13092 8898
1728613092
2148017286
2567421480
2986825674
3406229868
3825634062
4245038256
4664442450
5083846644
5503250838
5922655032
6342059226
 207863420
 6272 2078
10466 6272
1466010466
1885414660
2304818854
2724223048
3143627242
3563031436
3982435630
4401839824
4821244018
5240648212
5660052406
6079456600
6498860794
 364664988
 7840 3646
12034 7840
1622812034
2042216228
2461620422
2881024616
3300428810
3719833004
4139237198
4558641392
4978045586
5397449780
5816853974
6236258168
 102062362
 5214 1020
 9408 5214
13602 9408
1779613602
2199017796
2618421990
3037826184
3457230378
3876634572
4296038766
4715442960
5134847154
5554251348
5973655542
6393059736
 258863930
 6782 2588
10976 6782
1517010976
1936415170
2355819364
2775223558
3194627752
3614031946
4033436140
4452840334
4872244528
5291648722
5711052916
6130457110
6549861304
 415665498
 8350 4156
12544 8350
1673812544
2093216738
2512620932
2932025126
3351429320
3770833514
4190237708
4609641902
5029046096
5448450290
5867854484
6287258678
 153062872
 5724 1530
 9918 5724
14112 9918
1830614112
2250018306
2669422500
3088826694
3508230888
3927635082
4347039276
4766443470
5185847664
5605251858
6024656052
6444060246
 309864440
 7292 3098
11486 7292
1568011486
1987415680
2406819874
2826224068
3245628262
3665032456
4084436650
4503840844
4923245038
5342649232
5762053426
6181457620
  47261814
 4666  472
 8860 4666
13054 8860
1724813054
2144217248
2563621442
2983025636
3402429830
3821834024
4241238218
4660642412
5080046606
5499450800
5918854994
6338259188
 204063382
 6234 2040
10428 6234
1462210428
1881614622
2301018816
2720423010
3139827204
3559231398
3978635592
4398039786
4817443980
5236848174
5656252368
6075656562
6495060756
 360864950
 7802 3608
11996 7802
1619011996
2038416190
2457820384
2877224578
3296628772
3716032966
4135437160
4554841354
4974245548
5393649742
5813053936
6232458130
  98262324
 5176  982
 9370 5176
13564 9370
1775813564
2195217758
2614621952
3034026146
3453430340
3872834534
4292238728
4711642922
5131047116
5550451310
5969855504
6389259698
 255063892
 6744 2550
10938 6744
1513210938
1932615132
2352019326
2771423520
3190827714
3610231908
4029636102
4449040296
4868444490
5287848684
5707252878
6126657072
$finish called at time : 1 us : File "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/TestBench1.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1072.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.715 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TestBench1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RazBB/Desktop/Halp/Halp.sim/sim_1/behav'
"xvlog -m64 --relax -prj TestBench1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/Mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mixer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/LockIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockIn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/TestBench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RazBB/Desktop/Halp/Halp.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj TestBench1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/axi_utils_v2_0_2/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_2/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_2/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/dds_compiler_v6_0_12/hdl/dds_compiler_v6_0_vh_rfs.vhd" into library dds_compiler_v6_0_12
INFO: [VRFC 10-307] analyzing entity dither_wrap
INFO: [VRFC 10-307] analyzing entity pipe_add
INFO: [VRFC 10-307] analyzing entity lut_ram
INFO: [VRFC 10-307] analyzing entity lut5_ram
INFO: [VRFC 10-307] analyzing entity sin_cos
INFO: [VRFC 10-307] analyzing entity sin_cos_quad_rast
INFO: [VRFC 10-307] analyzing entity dsp48_wrap
INFO: [VRFC 10-307] analyzing entity accum
INFO: [VRFC 10-307] analyzing entity raster_accum
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12_eff_lut
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12_eff
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12_rdy
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12_core
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.ip_user_files/ipstatic/dds_compiler_v6_0_12/hdl/dds_compiler_v6_0.vhd" into library dds_compiler_v6_0_12
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_12
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/ip/dds_PG_pw24/sim/dds_PG_pw24.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds_PG_pw24
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/ip/dds_LUT_pw24_ow24/sim/dds_LUT_pw24_ow24.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds_LUT_pw24_ow24
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/ip/dds_LUT_pw24_ow16/sim/dds_LUT_pw24_ow16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds_LUT_pw24_ow16
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1089.660 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RazBB/Desktop/Halp/Halp.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 721ccfff55dc4750b95001e1f4498385 --debug typical --relax --mt 2 -L xbip_utils_v3_0_6 -L axi_utils_v2_0_2 -L xbip_pipe_v3_0_2 -L xbip_bram18k_v3_0_2 -L mult_gen_v12_0_11 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_2 -L xbip_dsp48_multadd_v3_0_2 -L dds_compiler_v6_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench1_behav xil_defaultlib.TestBench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port m_axis_data_tdata [C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/LockIn.v:50]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port m_axis_data_tdata [C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/LockIn.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package xbip_utils_v3_0_6.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_12.dds_compiler_v6_0_12_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_12.pkg_dds_compiler_v6_0_12
Compiling package dds_compiler_v6_0_12.dds_compiler_v6_0_12_hdl_comps
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_2.global_util_pkg
Compiling package axi_utils_v2_0_2.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_12.pkg_betas
Compiling package dds_compiler_v6_0_12.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_rdy [\dds_compiler_v6_0_12_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_12.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_12.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_core [\dds_compiler_v6_0_12_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_viv [\dds_compiler_v6_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12 [\dds_compiler_v6_0_12(c_xdevicef...]
Compiling architecture dds_pg_pw24_arch of entity xil_defaultlib.dds_PG_pw24 [dds_pg_pw24_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_rdy [\dds_compiler_v6_0_12_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_12.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv [\xbip_dsp48_multadd_v3_0_2_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_eff [\dds_compiler_v6_0_12_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_core [\dds_compiler_v6_0_12_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12_viv [\dds_compiler_v6_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_12.dds_compiler_v6_0_12 [\dds_compiler_v6_0_12(c_xdevicef...]
Compiling architecture dds_lut_pw24_ow24_arch of entity xil_defaultlib.dds_LUT_pw24_ow24 [dds_lut_pw24_ow24_default]
Compiling architecture dds_lut_pw24_ow16_arch of entity xil_defaultlib.dds_LUT_pw24_ow16 [dds_lut_pw24_ow16_default]
Compiling module xil_defaultlib.LockIn
Compiling module xil_defaultlib.Mixer
Compiling module xil_defaultlib.TestBench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench1_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/RazBB/Desktop/Halp/Halp.sim/sim_1/behav/xsim.dir/TestBench1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 17 13:39:17 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1089.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RazBB/Desktop/Halp/Halp.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench1_behav -key {Behavioral:sim_1:Functional:TestBench1} -tclbatch {TestBench1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source TestBench1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
    0       x
 4194       0
 8388    4194
12582    8388
16776   12582
20970   16776
25164   20970
29358   25164
33552   29358
37746   33552
41940   37746
46134   41940
50328   46134
54522   50328
58716   54522
62910   58716
 1568   62910
 5762    1568
 9956    5762
14150    9956
18344   14150
22538   18344
26732   22538
30926   26732
35120   30926
39314   35120
43508   39314
47702   43508
51896   47702
56090   51896
60284   56090
64478   60284
 3136   64478
 7330    3136
11524    7330
15718   11524
19912   15718
24106   19912
28300   24106
32494   28300
36688   32494
40882   36688
45076   40882
49270   45076
53464   49270
57658   53464
61852   57658
  510   61852
 4704     510
 8898    4704
13092    8898
17286   13092
21480   17286
25674   21480
29868   25674
34062   29868
38256   34062
42450   38256
46644   42450
50838   46644
55032   50838
59226   55032
63420   59226
 2078   63420
 6272    2078
10466    6272
14660   10466
18854   14660
23048   18854
27242   23048
31436   27242
35630   31436
39824   35630
44018   39824
48212   44018
52406   48212
56600   52406
60794   56600
64988   60794
 3646   64988
 7840    3646
12034    7840
16228   12034
20422   16228
24616   20422
28810   24616
33004   28810
37198   33004
41392   37198
45586   41392
49780   45586
53974   49780
58168   53974
62362   58168
 1020   62362
 5214    1020
 9408    5214
13602    9408
17796   13602
21990   17796
26184   21990
30378   26184
34572   30378
38766   34572
42960   38766
47154   42960
51348   47154
55542   51348
59736   55542
63930   59736
 2588   63930
 6782    2588
10976    6782
15170   10976
19364   15170
23558   19364
27752   23558
31946   27752
36140   31946
40334   36140
44528   40334
48722   44528
52916   48722
57110   52916
61304   57110
65498   61304
 4156   65498
 8350    4156
12544    8350
16738   12544
20932   16738
25126   20932
29320   25126
33514   29320
37708   33514
41902   37708
46096   41902
50290   46096
54484   50290
58678   54484
62872   58678
 1530   62872
 5724    1530
 9918    5724
14112    9918
18306   14112
22500   18306
26694   22500
30888   26694
35082   30888
39276   35082
43470   39276
47664   43470
51858   47664
56052   51858
60246   56052
64440   60246
 3098   64440
 7292    3098
11486    7292
15680   11486
19874   15680
24068   19874
28262   24068
32456   28262
36650   32456
40844   36650
45038   40844
49232   45038
53426   49232
57620   53426
61814   57620
  472   61814
 4666     472
 8860    4666
13054    8860
17248   13054
21442   17248
25636   21442
29830   25636
34024   29830
38218   34024
42412   38218
46606   42412
50800   46606
54994   50800
59188   54994
63382   59188
 2040   63382
 6234    2040
10428    6234
14622   10428
18816   14622
23010   18816
27204   23010
31398   27204
35592   31398
39786   35592
43980   39786
48174   43980
52368   48174
56562   52368
60756   56562
64950   60756
 3608   64950
 7802    3608
11996    7802
16190   11996
20384   16190
24578   20384
28772   24578
32966   28772
37160   32966
41354   37160
45548   41354
49742   45548
53936   49742
58130   53936
62324   58130
  982   62324
 5176     982
 9370    5176
13564    9370
17758   13564
21952   17758
26146   21952
30340   26146
34534   30340
38728   34534
42922   38728
47116   42922
51310   47116
55504   51310
59698   55504
63892   59698
 2550   63892
 6744    2550
10938    6744
15132   10938
19326   15132
23520   19326
27714   23520
31908   27714
36102   31908
40296   36102
44490   40296
48684   44490
52878   48684
57072   52878
61266   57072
$finish called at time : 1 us : File "C:/Users/RazBB/Desktop/Halp/Halp.srcs/sources_1/new/TestBench1.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 1089.660 ; gain = 0.000
current_project RP_out_mix
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Aug 17 13:41:14 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Wed Aug 17 13:41:14 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Aug 17 14:02:09 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Wed Aug 17 14:02:09 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 631 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/.Xil/Vivado-7840-DESKTOP-UNM7EP2/dcp/red_pitaya_top_early.xdc]
Finished Parsing XDC File [C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/.Xil/Vivado-7840-DESKTOP-UNM7EP2/dcp/red_pitaya_top_early.xdc]
Parsing XDC File [C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/.Xil/Vivado-7840-DESKTOP-UNM7EP2/dcp/red_pitaya_top.xdc]
Finished Parsing XDC File [C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/.Xil/Vivado-7840-DESKTOP-UNM7EP2/dcp/red_pitaya_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.160 ; gain = 10.031
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.160 ; gain = 10.031
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 40 instances

open_run: Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1462.766 ; gain = 373.105
open_report: Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 1470.094 ; gain = 7.328
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
startgroup
set_property is_route_fixed 1 [get_nets {vinp_i_IBUF[1] }]
set_property is_bel_fixed 1 [get_cells {vinp_i_IBUF[1]_inst i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST }]
set_property is_loc_fixed 1 [get_cells {vinp_i_IBUF[1]_inst i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST }]
endgroup
open_bd_design {C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <system> from BD file <C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1881.695 ; gain = 14.738
close_bd_design [get_bd_designs system]
close_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1885.938 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.008 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Aug 17 14:49:56 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Wed Aug 17 14:49:56 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
current_project Halp
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1888.008 ; gain = 0.000
close_project
open_bd_design {C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <system> from BD file <C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd>
copy_bd_objs /  [get_bd_intf_ports {Vaux8}]
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_intf_ports {Vaux8}]'
create_bd_port -dir O -from 4 -to 0 -type data Channel_Out
connect_bd_net [get_bd_ports Channel_Out] [get_bd_pins xadc/channel_out]
set_property location {781 932} [get_bd_ports Channel_Out]
set_property location {785 932} [get_bd_ports Channel_Out]
set_property location {785 942} [get_bd_ports Channel_Out]
save_bd_design
Wrote  : <C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd> 
close_bd_design [get_bd_designs system]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <system> from BD file <C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd>
Verilog Output written to : C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant .
Exporting to file C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/hdl/system.hwdef
[Wed Aug 17 15:13:27 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Wed Aug 17 15:13:27 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1891.031 ; gain = 3.023
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {1280} CONFIG.Minimum_Rate {1280} CONFIG.Maximum_Rate {1280} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1} CONFIG.Output_Data_Width {76}] [get_ips cic]
set_property -dict [list CONFIG.Fixed_Or_Initial_Rate {1280} CONFIG.Output_Data_Width {14} CONFIG.Minimum_Rate {1280} CONFIG.Maximum_Rate {1280} CONFIG.Input_Sample_Frequency {0.001} CONFIG.Clock_Frequency {200.0} CONFIG.SamplePeriod {1280}] [get_ips cic2]
set_property -dict [list CONFIG.Output_Data_Width {14}] [get_ips cic]
open_bd_design {C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <system> from BD file <C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd>
close_bd_design [get_bd_designs system]
reset_run synth_1
reset_run cic_synth_1
reset_run cic2_synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cic'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cic2'...
[Wed Aug 17 16:20:45 2016] Launched cic_synth_1, cic2_synth_1, synth_1...
Run output will be captured here:
cic_synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/cic_synth_1/runme.log
cic2_synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/cic2_synth_1/runme.log
synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Wed Aug 17 16:20:46 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Aug 17 16:30:43 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Wed Aug 17 16:30:43 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Aug 17 16:35:32 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Wed Aug 17 16:35:32 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Aug 17 16:36:42 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Wed Aug 17 16:36:42 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
open_bd_design {C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <system> from BD file <C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd>
delete_bd_objs [get_bd_nets xadc_channel_out] [get_bd_ports Channel_Out]
save_bd_design
Wrote  : <C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd> 
close_bd_design [get_bd_designs system]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <system> from BD file <C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd>
Verilog Output written to : C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant .
Exporting to file C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/bd/system/hdl/system.hwdef
[Thu Aug 18 00:06:09 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Thu Aug 18 00:06:09 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1920.168 ; gain = 27.906
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Aug 18 00:07:11 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Thu Aug 18 00:07:11 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Aug 18 11:26:50 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Thu Aug 18 11:26:51 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
set_property -dict [list CONFIG.Phase_offset {Programmable} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {2}] [get_ips dds_PG_pw24]
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name Sine_wave
set_property -dict [list CONFIG.DDS_Clock_Rate {125} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Noise_Shaping {Taylor_Series_Corrected} CONFIG.Output_Width {14} CONFIG.Phase_offset {Programmable} CONFIG.Output_Selection {Sine} CONFIG.Amplitude_Mode {Unit_Circle} CONFIG.Has_Phase_Out {false} CONFIG.PINC1 {1000001100010} CONFIG.POFF1 {0} CONFIG.Phase_Width {16} CONFIG.Output_Width {14} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {9} CONFIG.Output_Frequency1 {0}] [get_ips Sine_wave]
generate_target {instantiation_template} [get_files c:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.srcs/sources_1/ip/Sine_wave/Sine_wave.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Sine_wave'...
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Sine_wave'...
[Thu Aug 18 12:02:31 2016] Launched Sine_wave_synth_1, synth_1...
Run output will be captured here:
Sine_wave_synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/Sine_wave_synth_1/runme.log
synth_1: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Thu Aug 18 12:02:32 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Aug 18 12:09:37 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Thu Aug 18 12:09:37 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Aug 18 12:17:16 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Thu Aug 18 12:17:16 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Aug 18 12:26:26 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Thu Aug 18 12:26:26 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
set_property -dict [list CONFIG.Has_Phase_Out {false} CONFIG.M_DATA_Has_TUSER {Not_Required}] [get_ips Sine_wave]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Aug 18 13:17:34 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Thu Aug 18 13:17:34 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Aug 18 13:50:57 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Thu Aug 18 13:50:57 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Aug 18 13:52:39 2016] Launched synth_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/synth_1/runme.log
[Thu Aug 18 13:52:39 2016] Launched impl_1...
Run output will be captured here: C:/Users/RazBB/Desktop/RP_FPGA/RP_out_mix/RP_out_mix.runs/impl_1/runme.log
save_project_as RP_Both_IP C:/Users/RazBB/Desktop/RP_FPGA/RP_Both_IP -force
save_project_as: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1920.168 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 18 14:20:57 2016...
