<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2021, definitions for moredump4: morion2 (mona) platform
-->
<moredump4 xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com ../Moredump4.xsd">

  <target name="morion2" aka="mxl153" idat="d0000000" chipid="AC" firmware="90000000"
          comment="http://cognidox/cgi-perl/part-details?partnum=SC-509382-DD">
    <!-- Define the mmap range(s) -->
    <mmap startAddr="90000000" endAddr="907fffff" dev="/dev/mx_0_mmap"/>

    <!-- Nodes in cpu section(s) are only accessible by the enclosing CPU -->
    <cpu name="CortexR7" xml="cortexR7.xml">
      <instance t32API="20000" t32GDB="30000" dev="/dev/mx_0_wlan_gdb" subsys="WLAN" errorIfDisconnected="true"/>

      <extraXml name="GIC Distributor Interface" xml="periph_gic_registers.xml"/>
      <extraXml name="GIC CPU Interface" xml="periph_int_ifc_registers.xml"/>

      <memory startAddr="00000000" endAddr="0000ffff" name="ITCM" comment="64KB" />
      <memory startAddr="08000000" endAddr="0800ffff" name="DTCM" comment="64KB" />
      <memory startAddr="10000000" endAddr="1000ffff" name="RAMI" comment="64KB" />
      <memory startAddr="18000000" endAddr="1800ffff" name="RAMD" comment="64KB" />
      <memory startAddr="70000000" endAddr="7001dfff" name="RAMS" comment="120KB" />

      <subsystem name="PERW" xml="perw_registers.xml" comment=""/>
      <subsystem name="PERI" xml="peri_registers.xml" comment=""/>
    </cpu>

    <cpu name="CortexM3" xml="cortexM3.xml">
      <instance t32API="20001" t32GDB="30001" dev="/dev/mx_0_fxm_1_gdb" subsys="WLAN">
        <!-- "mapped" memory includes regions shared within WLAN (i.e, between the R7 and the M3) but not with the M7 (WPAN)-->
        <map name="RAMI" target="00000000" comment="RAMI remapped to 0x00000000" />
        <map name="RAMD" target="08000000" comment="RAMD remapped to 0x08000000" />
        <map name="RAMS" target="70000000" comment="RAMS shared with R7" />
      <subsystem name="PERW" xml="perw_registers.xml" comment=""/>
      <subsystem name="PERI" xml="peri_registers.xml" comment=""/>

      </instance>

      <extraXml name="Nested Vectored Interrupt Controller (M3)" xml="cortexM3_nvic.xml"/>
      <extraXml name="Debug (M3)" xml="cortexM3_dbg.xml"/>
      <extraXml name="System Control Space (M3)" xml="cortexM3_scs.xml"/>
      <extraXml name="Data Watchpoint and Trace Unit (M3)" xml="cortexM3_dwt.xml"/>
      <extraXml name="Flash Patch and Breakpoint Unit (M3)" xml="cortexM3_fpb.xml"/>
      <extraXml name="Instrumentation Trace Macrocell (M3)" xml="cortexM3_itm.xml"/>
      <extraXml name="Embedded Trace Macrocell (M3)" xml="cortexM3_etm.xml"/>
    </cpu>

    <cpu name="CortexM7" xml="cortexM7.xml">
      <!--
            The default chip ID address, defined in the target element, is not visible to the M7,
            so overriding 'idat' for the M7 to read the chip ID at the address of SYS_VERSION.
      -->
      <instance t32API="20002" t32GDB="30002" dev="/dev/mx_0_wpan_gdb" subsys="WPAN" idat="50000128">
        <!-- any required region mappings should go here (i.e. regions shared by some, but not all, cpu instances) -->
      </instance>

      <extraXml name="Nested Vectored Interrupt Controller (M7)" xml="cortexM7_nvic.xml"/>
      <extraXml name="System Control Space (M7)" xml="cortexM7_scs.xml"/>
      <extraXml name="Debug (M7)" xml="cortexM7_dbg.xml"/>
      <extraXml name="Data Watchpoint and Trace Unit (M7)" xml="cortexM7_dwt.xml"/>
      <extraXml name="Flash Patch and Breakpoint Unit (M7)" xml="cortexM7_fpb.xml"/>
      <extraXml name="Instrumentation Trace Macrocell (M7)" xml="cortexM7_itm.xml"/>
      <extraXml name="Memory Protection Unit (M7)" xml="cortexM7_mpu.xml"/>

      <memory startAddr="00000000" endAddr="00023fff" name="ITCM (WPAN)" comment="144KB" />
      <memory startAddr="00800000" endAddr="008fffff" name="DRAM remapped" comment="1MB" />
      <memory startAddr="20000000" endAddr="2000ffff" name="DTCM (WPAN)" comment="64KB" />

      <subsystem name="PERB" xml="perb_registers.xml" comment=""/>
    </cpu>

    <cpu name="CortexM0" xml="cortexM0.xml">
      <!-- This definition just defines the existence of the M0 so a moredump file can be loaded into the simulator -->
    </cpu>

    <!-- Regions defined outside a cpu node are global (accessible by all cpus at the same address(es)) -->

    <!-- Add subsystem elements for each shared mailbox -->
    <subsystem name="AP mailbox" xml="mb_ap2wl_registers.xml"/>
    <subsystem name="APM mailbox" xml="mb_apm2wlbt_registers.xml"/>
    <subsystem name="Cellular mailbox" xml="mb_cp2wl_registers.xml"/>
    <subsystem name="GNSS mailbox" xml="mb_gnss2wlbt_registers.xml"/>
    <subsystem name="A-BOX mailbox" xml="mb_wlbt2abox_registers.xml"/>
    <subsystem name="CHUB mailbox" xml="mb_wlbt2chub_registers.xml"/>

    <subsystem name="PERT" xml="pert_registers.xml" comment=""/>

    <memory startAddr="60000000" endAddr="60007fff" name="RAMRP" comment="32KB" />
    <memory startAddr="90000000" endAddr="907fffff" name="DRAM" comment="8MB" />
  </target>

  <rfchips zippy="53000000"> <!-- the start address of the zippy_bb_0 block -->
    <!--
       Override - if needed - the default offsets of zippy registers relative to the start address defined above.

       Currently, the register offsets that can be overridden are listed below along
       with the values that moredump will use by default if they are not overridden
       (values are always expressed as non-prefixed hexadecimals):
           addressControlRegOffset: defaults to 0
           readDataRegOffset: 4
           interruptEnableRegOffset: 34
           interruptStatusRegOffset: 38
           interruptClearRegOffset: 3c
           apbStatusRegOffset: 40
    -->
    <zippy
      addressControlRegOffset="10000"
      readDataRegOffset="1000c"
      interruptEnableRegOffset="38"
      interruptStatusRegOffset="3c"
      interruptClearRegOffset="40"
      apbStatusRegOffset="44"
    />
    <rfchip name="hopper" idat="0000" chipid="B2" interface="zippy">
      <version majorminor="01" xml="rf_chip_registers.xml" comment="S620 EVT0.1"/>
    </rfchip>
    <rfchip name="shiba" idat="0000" chipid="B5" interface="zippy">
      <version majorminor="00" xml="btwl_registers.xml" comment="S615 EVT0"/>
      <version majorminor="01" xml="btwl_registers.xml" comment="S615 EVT0.1"/>
    </rfchip>
  </rfchips>
</moredump4>
