onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/iu0/clk
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/iu0/rstn
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/iu0/holdn
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/irqi
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/irqo
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/dbgi
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/dbgo
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/muli
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/mulo
add wave -noupdate -format Literal -expand /testbench/cpu/l3/cpu__0/u0/p0/iu0/divi
add wave -noupdate -format Literal -expand /testbench/cpu/l3/cpu__0/u0/p0/iu0/divo
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/tbo
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/tbi
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/iu0/sclk
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/iu0/bpred
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/r
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/rin
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/wpr
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/wprin
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/dsur
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/dsuin
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/ir
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/irin
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/rp
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/iu0/rpin
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/rst
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/clk
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/holdn
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/divi
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/divo
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/state
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/nxtstate
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/z
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/d
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/dc
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/vd
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/vcd
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/v
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/c
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/psum
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/pc
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/addr
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/cnt
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/pqnq
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/pq
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/nq
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/result64
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/result
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/flags
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/neg
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/trg
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/tgl
add wave -noupdate -format Literal /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/waitcnt
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/trigready
add wave -noupdate -format Logic /testbench/cpu/l3/cpu__0/u0/p0/mgen/div0/drvproc
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {60286000 ps} 0}
configure wave -namecolwidth 150
configure wave -valuecolwidth 61
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {68761546 ps} {69300854 ps}
