// Seed: 1146967843
module module_0 ();
  assign id_1[1] = 1;
  assign module_2.type_12 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin : LABEL_0
    id_1 = id_2 - 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output uwire id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    output wire id_5,
    input supply0 id_6,
    input wire id_7
    , id_9
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
