# single_cycle_core
This is the design of a single cycle core in verilog with minimal operations inspired by @meridsu.
