
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.45

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency priority_ptr[0]$_SDFFE_PN1P_/CK ^
  -0.05 target latency grant[3]$_SDFF_PN0_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: priority_ptr[1]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.64    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.32    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.82    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ priority_ptr[1]$_SDFFE_PN1P_/CK (DFF_X2)
     4   14.58    0.02    0.09    0.15 ^ priority_ptr[1]$_SDFFE_PN1P_/QN (DFF_X2)
                                         _065_ (net)
                  0.02    0.00    0.15 ^ _143_/B (HA_X1)
     1    2.33    0.01    0.04    0.19 ^ _143_/CO (HA_X1)
                                         _066_ (net)
                  0.01    0.00    0.19 ^ _112_/A1 (AOI22_X1)
     1    1.89    0.01    0.01    0.20 v _112_/ZN (AOI22_X1)
                                         _036_ (net)
                  0.01    0.00    0.20 v _113_/B2 (AOI21_X1)
     1    1.23    0.01    0.03    0.23 ^ _113_/ZN (AOI21_X1)
                                         _000_ (net)
                  0.01    0.00    0.23 ^ grant[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.64    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.32    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.82    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ grant[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.01    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: priority_ptr[0]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[3]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.64    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.32    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.82    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ priority_ptr[0]$_SDFFE_PN1P_/CK (DFF_X2)
     6   18.47    0.03    0.11    0.17 v priority_ptr[0]$_SDFFE_PN1P_/QN (DFF_X2)
                                         _064_ (net)
                  0.03    0.00    0.17 v _143_/A (HA_X1)
     1    3.10    0.01    0.06    0.23 v _143_/S (HA_X1)
                                         _067_ (net)
                  0.01    0.00    0.23 v _092_/A (BUF_X4)
     5   11.49    0.01    0.03    0.26 v _092_/Z (BUF_X4)
                                         _016_ (net)
                  0.01    0.00    0.26 v _093_/S (MUX2_X1)
     1    1.24    0.01    0.04    0.30 v _093_/Z (MUX2_X1)
                                         _017_ (net)
                  0.01    0.00    0.30 v _095_/A (MUX2_X1)
     1    5.83    0.01    0.07    0.37 v _095_/Z (MUX2_X1)
                                         _019_ (net)
                  0.01    0.00    0.37 v _096_/A (BUF_X8)
    10   20.07    0.01    0.03    0.40 v _096_/Z (BUF_X8)
                                         _020_ (net)
                  0.01    0.00    0.40 v _101_/A3 (NOR3_X2)
     4    7.25    0.04    0.06    0.47 ^ _101_/ZN (NOR3_X2)
                                         _025_ (net)
                  0.04    0.00    0.47 ^ _122_/B1 (AOI22_X1)
     1    1.28    0.02    0.03    0.49 v _122_/ZN (AOI22_X1)
                                         _043_ (net)
                  0.02    0.00    0.49 v _123_/A2 (OR2_X1)
     1    1.53    0.01    0.05    0.55 v _123_/ZN (OR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.55 v _125_/B1 (AOI21_X1)
     1    1.64    0.02    0.03    0.57 ^ _125_/ZN (AOI21_X1)
                                         _003_ (net)
                  0.02    0.00    0.57 ^ grant[3]$_SDFF_PN0_/D (DFF_X1)
                                  0.57   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.64    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.32    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     3    3.27    0.01    0.03    1.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    1.05 ^ grant[3]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    1.05   clock reconvergence pessimism
                         -0.03    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: priority_ptr[0]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[3]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.64    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.32    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.82    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ priority_ptr[0]$_SDFFE_PN1P_/CK (DFF_X2)
     6   18.47    0.03    0.11    0.17 v priority_ptr[0]$_SDFFE_PN1P_/QN (DFF_X2)
                                         _064_ (net)
                  0.03    0.00    0.17 v _143_/A (HA_X1)
     1    3.10    0.01    0.06    0.23 v _143_/S (HA_X1)
                                         _067_ (net)
                  0.01    0.00    0.23 v _092_/A (BUF_X4)
     5   11.49    0.01    0.03    0.26 v _092_/Z (BUF_X4)
                                         _016_ (net)
                  0.01    0.00    0.26 v _093_/S (MUX2_X1)
     1    1.24    0.01    0.04    0.30 v _093_/Z (MUX2_X1)
                                         _017_ (net)
                  0.01    0.00    0.30 v _095_/A (MUX2_X1)
     1    5.83    0.01    0.07    0.37 v _095_/Z (MUX2_X1)
                                         _019_ (net)
                  0.01    0.00    0.37 v _096_/A (BUF_X8)
    10   20.07    0.01    0.03    0.40 v _096_/Z (BUF_X8)
                                         _020_ (net)
                  0.01    0.00    0.40 v _101_/A3 (NOR3_X2)
     4    7.25    0.04    0.06    0.47 ^ _101_/ZN (NOR3_X2)
                                         _025_ (net)
                  0.04    0.00    0.47 ^ _122_/B1 (AOI22_X1)
     1    1.28    0.02    0.03    0.49 v _122_/ZN (AOI22_X1)
                                         _043_ (net)
                  0.02    0.00    0.49 v _123_/A2 (OR2_X1)
     1    1.53    0.01    0.05    0.55 v _123_/ZN (OR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.55 v _125_/B1 (AOI21_X1)
     1    1.64    0.02    0.03    0.57 ^ _125_/ZN (AOI21_X1)
                                         _003_ (net)
                  0.02    0.00    0.57 ^ grant[3]$_SDFF_PN0_/D (DFF_X1)
                                  0.57   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.64    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.32    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     3    3.27    0.01    0.03    1.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    1.05 ^ grant[3]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    1.05   clock reconvergence pessimism
                         -0.03    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.15038399398326874

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7575

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
8.277910232543945

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7905

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: priority_ptr[0]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[3]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ priority_ptr[0]$_SDFFE_PN1P_/CK (DFF_X2)
   0.11    0.17 v priority_ptr[0]$_SDFFE_PN1P_/QN (DFF_X2)
   0.06    0.23 v _143_/S (HA_X1)
   0.03    0.26 v _092_/Z (BUF_X4)
   0.05    0.30 v _093_/Z (MUX2_X1)
   0.07    0.37 v _095_/Z (MUX2_X1)
   0.03    0.40 v _096_/Z (BUF_X8)
   0.07    0.47 ^ _101_/ZN (NOR3_X2)
   0.03    0.49 v _122_/ZN (AOI22_X1)
   0.05    0.55 v _123_/ZN (OR2_X1)
   0.03    0.57 ^ _125_/ZN (AOI21_X1)
   0.00    0.57 ^ grant[3]$_SDFF_PN0_/D (DFF_X1)
           0.57   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.05 ^ grant[3]$_SDFF_PN0_/CK (DFF_X1)
   0.00    1.05   clock reconvergence pessimism
  -0.03    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.57   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: priority_ptr[1]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ priority_ptr[1]$_SDFFE_PN1P_/CK (DFF_X2)
   0.09    0.15 ^ priority_ptr[1]$_SDFFE_PN1P_/QN (DFF_X2)
   0.04    0.19 ^ _143_/CO (HA_X1)
   0.01    0.20 v _112_/ZN (AOI22_X1)
   0.03    0.23 ^ _113_/ZN (AOI21_X1)
   0.00    0.23 ^ grant[0]$_SDFF_PN0_/D (DFF_X1)
           0.23   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ grant[0]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.01    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.16   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0542

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0560

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.5725

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.4477

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
78.200873

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.52e-05   4.53e-05   5.42e-07   1.41e-04  21.1%
Combinational          2.91e-04   1.85e-04   2.84e-06   4.78e-04  71.7%
Clock                  3.25e-05   1.50e-05   1.03e-07   4.76e-05   7.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.18e-04   2.45e-04   3.48e-06   6.67e-04 100.0%
                          62.7%      36.8%       0.5%
