
---------- Begin Simulation Statistics ----------
final_tick                                20163656500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220062                       # Simulator instruction rate (inst/s)
host_mem_usage                                4492096                       # Number of bytes of host memory used
host_op_rate                                   380955                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.65                       # Real time elapsed on the host
host_tick_rate                              302543867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14666451                       # Number of instructions simulated
sim_ops                                      25389514                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020164                       # Number of seconds simulated
sim_ticks                                 20163656500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               83                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              276                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             49                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              49                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    276                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4666451                       # Number of instructions committed
system.cpu0.committedOps                      9026053                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              8.641964                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2342901                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1151331                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        15468                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     654181                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          495                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       23532020                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.115714                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2213517                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          620                       # TLB misses on write requests
system.cpu0.numCycles                        40327301                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             197142      2.18%      2.18% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                7062251     78.24%     80.43% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   274      0.00%     80.43% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                  62031      0.69%     81.12% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 9545      0.11%     81.22% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.22% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.02%     81.25% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.25% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.25% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.25% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.25% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.25% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  9380      0.10%     81.35% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     81.35% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 31725      0.35%     81.70% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                   828      0.01%     81.71% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27266      0.30%     82.01% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                25213      0.28%     82.29% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     82.29% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     82.29% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                2458      0.03%     82.32% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     82.32% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     82.32% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     82.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd              187      0.00%     82.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     82.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     82.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             2640      0.03%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     82.35% # Class of committed instruction
system.cpu0.op_class_0::MemRead                915259     10.14%     92.49% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               591058      6.55%     99.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            53998      0.60%     99.64% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           32620      0.36%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9026053                       # Class of committed instruction
system.cpu0.tickCycles                       16795281                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   83                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               83                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     83                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              4.032731                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149801                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469157                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2738                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           98                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        7615730                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.247971                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4763675                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          280                       # TLB misses on write requests
system.cpu1.numCycles                        40327313                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32711583                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       138478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        277980                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       989297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3557                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1978659                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3557                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             115619                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        30342                       # Transaction distribution
system.membus.trans_dist::CleanEvict           108136                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23883                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23883                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        115619                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       417482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       417482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 417482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10870016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10870016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10870016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            139502                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  139502    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              139502                       # Request fanout histogram
system.membus.reqLayer4.occupancy           430239500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          748544000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1800682                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1800682                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1800682                       # number of overall hits
system.cpu0.icache.overall_hits::total        1800682                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       412676                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        412676                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       412676                       # number of overall misses
system.cpu0.icache.overall_misses::total       412676                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10232491000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10232491000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10232491000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10232491000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2213358                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2213358                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2213358                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2213358                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.186448                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.186448                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.186448                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.186448                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24795.459392                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24795.459392                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24795.459392                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24795.459392                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       412659                       # number of writebacks
system.cpu0.icache.writebacks::total           412659                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       412676                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       412676                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       412676                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       412676                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9819816000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9819816000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9819816000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9819816000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.186448                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.186448                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.186448                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.186448                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23795.461815                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23795.461815                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23795.461815                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23795.461815                       # average overall mshr miss latency
system.cpu0.icache.replacements                412659                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1800682                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1800682                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       412676                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       412676                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10232491000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10232491000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2213358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2213358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.186448                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.186448                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24795.459392                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24795.459392                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       412676                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       412676                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9819816000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9819816000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.186448                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.186448                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23795.461815                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23795.461815                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999278                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2213357                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           412675                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.363439                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999278                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18119539                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18119539                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1460343                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1460343                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1461234                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1461234                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       274341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        274341                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       275500                       # number of overall misses
system.cpu0.dcache.overall_misses::total       275500                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   8508214500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8508214500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   8508214500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8508214500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1734684                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1734684                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1736734                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1736734                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.158150                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.158150                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.158631                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.158631                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31013.280917                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31013.280917                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30882.811252                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30882.811252                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       108236                       # number of writebacks
system.cpu0.dcache.writebacks::total           108236                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        49698                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        49698                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        49698                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        49698                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       224643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       224643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       225679                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       225679                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   6597302000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6597302000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   6652410500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6652410500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.129501                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.129501                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.129944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.129944                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 29367.939353                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29367.939353                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 29477.312909                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29477.312909                       # average overall mshr miss latency
system.cpu0.dcache.replacements                225663                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       941568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         941568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       169438                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       169438                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   4978477000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4978477000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1111006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1111006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.152509                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.152509                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29382.293228                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29382.293228                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         5858                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5858                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       163580                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       163580                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   4644391500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4644391500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147236                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147236                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 28392.172026                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28392.172026                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       518775                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        518775                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       104903                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       104903                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3529737500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3529737500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       623678                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       623678                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.168201                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.168201                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33647.631622                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33647.631622                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        43840                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        43840                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        61063                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        61063                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1952910500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1952910500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.097908                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.097908                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31981.895747                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31981.895747                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          891                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          891                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1159                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1159                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.565366                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.565366                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     55108500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     55108500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 53193.532819                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 53193.532819                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999322                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1686913                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           225679                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.474834                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999322                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999958                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         14119551                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        14119551                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4692974                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4692974                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4692974                       # number of overall hits
system.cpu1.icache.overall_hits::total        4692974                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        70637                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         70637                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        70637                       # number of overall misses
system.cpu1.icache.overall_misses::total        70637                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1219847500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1219847500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1219847500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1219847500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4763611                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4763611                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4763611                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4763611                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014828                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014828                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014828                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014828                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17269.242748                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17269.242748                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17269.242748                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17269.242748                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        70621                       # number of writebacks
system.cpu1.icache.writebacks::total            70621                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        70637                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        70637                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        70637                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        70637                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1149210500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1149210500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1149210500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1149210500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014828                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014828                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014828                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014828                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16269.242748                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16269.242748                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16269.242748                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16269.242748                       # average overall mshr miss latency
system.cpu1.icache.replacements                 70621                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4692974                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4692974                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        70637                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        70637                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1219847500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1219847500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4763611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4763611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014828                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014828                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17269.242748                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17269.242748                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        70637                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        70637                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1149210500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1149210500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014828                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014828                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16269.242748                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16269.242748                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999261                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4763611                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            70637                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            67.437901                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999261                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999954                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38179525                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38179525                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810414                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810414                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810471                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810471                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290367                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290367                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290424                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290424                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4867654500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4867654500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4867654500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4867654500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100781                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100781                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100895                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100895                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138219                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138219                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138238                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138238                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 16763.800639                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16763.800639                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 16760.510495                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16760.510495                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       268027                       # number of writebacks
system.cpu1.dcache.writebacks::total           268027                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10054                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10054                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280313                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280313                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280370                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280370                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4179906000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4179906000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4180656500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4180656500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133433                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133433                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133453                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133453                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 14911.566713                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14911.566713                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 14911.211970                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14911.211970                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280354                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192678                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192678                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   4012839000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4012839000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462569                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462569                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14868.369082                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14868.369082                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268427                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268427                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3696411000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3696411000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13770.637827                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13770.637827                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617736                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617736                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20476                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20476                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    854815500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    854815500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032083                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032083                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 41747.191834                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41747.191834                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8590                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8590                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    483495000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    483495000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 40677.688036                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40677.688036                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       750500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       750500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 13166.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 13166.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999300                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090841                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280370                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.457435                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999300                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087530                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087530                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              343745                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              170844                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               67188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              268083                       # number of demand (read+write) hits
system.l2.demand_hits::total                   849860                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             343745                       # number of overall hits
system.l2.overall_hits::.cpu0.data             170844                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              67188                       # number of overall hits
system.l2.overall_hits::.cpu1.data             268083                       # number of overall hits
system.l2.overall_hits::total                  849860                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68931                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             54835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             12287                       # number of demand (read+write) misses
system.l2.demand_misses::total                 139502                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68931                       # number of overall misses
system.l2.overall_misses::.cpu0.data            54835                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3449                       # number of overall misses
system.l2.overall_misses::.cpu1.data            12287                       # number of overall misses
system.l2.overall_misses::total                139502                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5521144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   4476872500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    281304500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    929228500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11208549500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5521144000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   4476872500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    281304500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    929228500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11208549500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          412676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          225679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           70637                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               989362                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         412676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         225679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          70637                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              989362                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.167034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.242978                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.048827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.043824                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.141002                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.167034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.242978                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.048827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.043824                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.141002                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80096.676387                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81642.609647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81561.177153                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 75626.963457                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80346.873163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80096.676387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81642.609647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81561.177153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 75626.963457                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80346.873163                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               30342                       # number of writebacks
system.l2.writebacks::total                     30342                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        68931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        54835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        12287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            139502                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        68931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        54835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        12287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           139502                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4831834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3928522500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    246814500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    806358500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9813529500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4831834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3928522500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    246814500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    806358500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9813529500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.167034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.242978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.048827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.043824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.141002                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.167034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.242978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.048827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.043824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141002                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70096.676387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71642.609647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71561.177153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 65626.963457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70346.873163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70096.676387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71642.609647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71561.177153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 65626.963457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70346.873163                       # average overall mshr miss latency
system.l2.replacements                         139593                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       376263                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           376263                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       376263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       376263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       483280                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           483280                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       483280                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       483280                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2442                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2442                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            42336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6761                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49097                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          18758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           5125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23883                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1398173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    392358000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1790531500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        61094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             72980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.307035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.431180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.327254                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 74537.450688                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 76557.658537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74970.962609                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        18758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         5125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1210593500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    341108000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1551701500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.307035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.431180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.327254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 64537.450688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 66557.658537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64970.962609                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        343745                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         67188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             410933                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            72380                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5521144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    281304500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5802448500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       412676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        70637                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         483313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.167034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.048827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.149758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80096.676387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81561.177153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80166.461730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        68931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4831834000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    246814500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5078648500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.167034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.048827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.149758                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70096.676387                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71561.177153                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70166.461730                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       128508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       261322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            389830                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        36077                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           43239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   3078699000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    536870500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3615569500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       164585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        433069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.219200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.026676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099843                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85336.890540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 74960.974588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83618.249728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        36077                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        43239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2717929000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    465250500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3183179500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.219200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.026676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099843                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75336.890540                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 64960.974588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73618.249728                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.542268                       # Cycle average of tags in use
system.l2.tags.total_refs                     1976217                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    140617                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.053898                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      82.484625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      116.358521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      191.587530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       82.501532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      549.610061                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.080551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.113631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.187097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.080568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.536729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998576                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          310                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15969889                       # Number of tag accesses
system.l2.tags.data_accesses                 15969889                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       4411584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3509440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        220736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        786368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8928128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4411584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       220736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4632320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1941888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1941888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          68931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          54835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          12287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              139502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        30342                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              30342                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        218788889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        174047797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10947221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         38999276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             442783183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    218788889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10947221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        229736110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       96306342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96306342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       96306342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       218788889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       174047797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10947221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        38999276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            539089525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     68931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     49804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     10285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000860330250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              297978                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24839                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      139502                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      30342                       # Number of write requests accepted
system.mem_ctrls.readBursts                    139502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30342                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7033                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3903                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1419                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1665408000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  662345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4149201750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12572.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31322.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    81997                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21778                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                139502                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30342                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  120432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.532907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.626003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.110583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28538     51.80%     51.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14662     26.61%     78.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5030      9.13%     87.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2318      4.21%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1070      1.94%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          589      1.07%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          451      0.82%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          384      0.70%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2052      3.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55094                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.531543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.247537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.193430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1148     71.71%     71.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          185     11.56%     83.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           75      4.68%     87.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           48      3.00%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           34      2.12%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           33      2.06%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           24      1.50%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           18      1.12%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            8      0.50%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            9      0.56%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            7      0.44%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            5      0.31%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.12%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.12%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.494691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.471772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.890297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1208     75.45%     75.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      1.69%     77.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              335     20.92%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      1.81%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8478016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  450112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1690112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8928128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1941888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       420.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    442.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20163498000                       # Total gap between requests
system.mem_ctrls.avgGap                     118717.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4411584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3187456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       220736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       658240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1690112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 218788888.810915827751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 158079265.038064897060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10947220.807892655954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 32644872.719389960170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83819717.916737973690                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        68931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        54835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        12287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        30342                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2004800500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1718261750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    105366500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    320773000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 496381882250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29084.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31335.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30549.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     26106.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16359563.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            182883960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             97193745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           450569700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           66701160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1591302960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8345652150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        714926880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11449230555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        567.815195                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1771512250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    673140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17719004250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            210544320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            111887985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495258960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           71148600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1591302960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8373219060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        691712640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11545074525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.568498                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1724890750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    673140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17765625750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            916381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       406605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       483280                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          239005                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            72980                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           72980                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        483313                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       433069                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1238010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       677021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       211895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2968020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52821376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     21370560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9040512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     35097408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              118329856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          139593                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1941888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1128955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003151                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056043                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1125398     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3557      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1128955                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1848872500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420719170                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         106004402                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         338821891                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         619299425                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20163656500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
