digraph depgraph {
n0 [label="695:ISUB"];
n1 [label="693:ISHL"];
n1 -> n0;
n2 [label="705:ISHR"];
n3 [label="699:DMA_LOAD"];
n3 -> n2;
n4 [label="704:ISUB"];
n4 -> n2;
n5 [label="660:ISUB"];
n6 [label="658:ISHL"];
n6 -> n5;
n7 [label="706:IAND"];
n0 -> n7;
n2 -> n7;
n8 [label="670:ISHR"];
n9 [label="664:DMA_LOAD"];
n9 -> n8;
n10 [label="669:ISUB"];
n10 -> n8;
n11 [label="718:DMA_STORE"];
n12 [label="717:ISHL"];
n12 -> n11;
n3 -> n12;
n13 [label="672:IOR"];
n14 [label="654:ISHL"];
n14 -> n13;
n15 [label="671:IAND"];
n15 -> n13;
n16 [label="707:IOR"];
n17 [label="689:ISHL"];
n17 -> n16;
n7 -> n16;
n5 -> n15;
n8 -> n15;
n18 [label="647:ISUB"];
n19 [label="633:IFEQ"];
n18 -> n19 [constraint=false,color=blue,label="1"];
n18 -> n1 [constraint=false,color=blue,label="1"];
n20 [label="640:IFLT(sce)"];
n18 -> n20 [constraint=false,color=blue,label="1"];
n18 -> n12 [constraint=false,color=blue,label="1"];
n18 -> n4 [constraint=false,color=blue,label="1"];
n21 [label="723:ISUB"];
n18 -> n21 [constraint=false,color=blue,label="1"];
n18 -> n18 [constraint=false,color=blue,label="1"];
n18 -> n17 [constraint=false,color=blue,label="1"];
n22 [label="679:IADD"];
n22 -> n22 [constraint=false,color=blue,label="1"];
n22 -> n9 [constraint=false,color=blue,label="1"];
n16 -> n17 [constraint=false,color=blue,label="1"];
n16 -> n14 [constraint=false,color=blue,label="1"];
n13 -> n14 [constraint=false,color=blue,label="1"];
n21 -> n14 [constraint=false,color=blue,label="1"];
n21 -> n20 [constraint=false,color=blue,label="1"];
n21 -> n21 [constraint=false,color=blue,label="1"];
n21 -> n6 [constraint=false,color=blue,label="1"];
n21 -> n10 [constraint=false,color=blue,label="1"];
n21 -> n18 [constraint=false,color=blue,label="1"];
}