Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Jan 24 16:03:18 2023
| Host         : vishal1005 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file matrixmul_control_sets_placed.rpt
| Design       : matrixmul
| Device       : xczu7ev
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              29 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------------+--------------------+------------------+----------------+--------------+
|    Clock Signal   |                 Enable Signal                |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+----------------------------------------------+--------------------+------------------+----------------+--------------+
|  ap_clk_IBUF_BUFG | ap_CS_fsm_pp0_stage1                         | ap_NS_fsm12_out    |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG |                                              |                    |                3 |              3 |         1.00 |
|  ap_clk_IBUF_BUFG |                                              | ap_rst_IBUF_inst/O |                2 |              4 |         2.00 |
|  ap_clk_IBUF_BUFG | flow_control_loop_pipe_U/E[0]                |                    |                2 |              8 |         4.00 |
|  ap_clk_IBUF_BUFG | ap_CS_fsm_reg_n_0_[0]                        |                    |                5 |             10 |         2.00 |
|  ap_clk_IBUF_BUFG | flow_control_loop_pipe_U/ap_CS_fsm_reg[0][0] |                    |                3 |             11 |         3.67 |
+-------------------+----------------------------------------------+--------------------+------------------+----------------+--------------+


