EESchema Schematic File Version 2
LIBS:adapteva_kicad
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:porcupine-cache
EELAYER 25 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 1 11
Title "Parallella Breakout Daughtercard, Ver. 2"
Date "17 feb 2015"
Rev "A"
Comp "Adapteva, Inc., 1666 Massachusetts Ave., Lexington, MA, 02420"
Comment1 "Porcupine Top Level"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 13900 2500 0    60   ~ 0
Parallella Back Side\n(Connector Side)\n
Text Notes 15200 1800 0    50   ~ 0
NORTH
Text Notes 15200 3100 0    50   ~ 0
SOUTH
Text Notes 13400 1800 0    50   ~ 0
GPIO
Text Notes 13350 3100 0    50   ~ 0
POWER
Text Notes 13750 3050 0    50   ~ 0
1
Text Notes 13750 3150 0    50   ~ 0
2
Text Notes 13750 1750 0    50   ~ 0
1
Text Notes 13750 1850 0    50   ~ 0
2
Text Notes 15600 1750 0    50   ~ 0
1
Text Notes 15600 1850 0    50   ~ 0
2
Text Notes 15600 3050 0    50   ~ 0
1
Text Notes 15600 3150 0    50   ~ 0
2
Text Notes 13100 1750 0    50   ~ 0
59
Text Notes 13100 1850 0    50   ~ 0
60
Text Notes 13100 3050 0    50   ~ 0
59
Text Notes 13100 3150 0    50   ~ 0
60
Text Notes 14950 1750 0    50   ~ 0
59
Text Notes 14950 1850 0    50   ~ 0
60
Text Notes 14950 3050 0    50   ~ 0
59
Text Notes 14950 3150 0    50   ~ 0
60
Text Notes 15750 1750 0    50   ~ 0
O
Text Notes 13000 1750 0    50   ~ 0
O
Text Notes 13000 3150 0    50   ~ 0
O
Text Notes 15750 3150 0    50   ~ 0
O
Text Notes 15550 2100 0    50   ~ 0
SDCARD
Text Notes 12850 2900 1    50   ~ 0
ETHERNET
Text Notes 12850 1950 1    50   ~ 0
DC
Text Notes 14000 4600 0    60   ~ 0
Daughtercard\nTop Side\n(Connectors on Back)
Text Notes 15200 3850 0    50   ~ 0
NORTH
Text Notes 15200 5150 0    50   ~ 0
SOUTH
Text Notes 13400 3850 0    50   ~ 0
GPIO
Text Notes 13350 5150 0    50   ~ 0
POWER
Text Notes 13750 5100 0    50   ~ 0
1
Text Notes 13750 5200 0    50   ~ 0
2
Text Notes 13750 3800 0    50   ~ 0
1
Text Notes 13750 3900 0    50   ~ 0
2
Text Notes 15600 3800 0    50   ~ 0
1
Text Notes 15600 3900 0    50   ~ 0
2
Text Notes 15600 5100 0    50   ~ 0
1
Text Notes 15600 5200 0    50   ~ 0
2
Text Notes 13100 3800 0    50   ~ 0
59
Text Notes 13100 3900 0    50   ~ 0
60
Text Notes 13100 5100 0    50   ~ 0
59
Text Notes 13100 5200 0    50   ~ 0
60
Text Notes 14950 3800 0    50   ~ 0
59
Text Notes 14950 3900 0    50   ~ 0
60
Text Notes 14950 5100 0    50   ~ 0
59
Text Notes 14950 5200 0    50   ~ 0
60
Text Notes 15750 3800 0    50   ~ 0
O
Text Notes 13000 3800 0    50   ~ 0
O
Text Notes 13000 5200 0    50   ~ 0
O
Text Notes 15750 5200 0    50   ~ 0
O
Text Notes 14150 1600 0    60   ~ 0
3.40"
Text Notes 16000 2600 1    60   ~ 0
2.15"
Text Notes 11300 1200 0    100  ~ 0
"Porcupine" Breakout Daughtercard for\nAdapteva Parallella-I.\n  Ver. 2: Added Camera Connector
$Sheet
S 4150 1000 1900 2200
U 538682E8
F0 "POWER" 100
F1 "paracard-power.sch" 60
F2 "I2C_SDA" B R 6050 1150 60 
F3 "I2C_SCL" B R 6050 1250 60 
F4 "PROG_IO" B R 6050 1450 60 
F5 "UART_RX" I R 6050 1850 60 
F6 "UART_TX" O R 6050 1950 60 
F7 "USER_LED" O R 6050 1550 60 
F8 "RESET_N" B R 6050 2150 60 
F9 "VADC_P" I R 6050 2350 60 
F10 "JTAG_TDI" I L 4150 2750 60 
F11 "JTAG_TDO" O L 4150 2850 60 
F12 "DSP_FLAG" O R 6050 1650 60 
F13 "TURBO_MODE" O R 6050 2850 60 
F14 "SPDIF" O R 6050 2650 60 
F15 "JTAG_BOOT_EN" I L 4150 2650 60 
F16 "VADC_N" I R 6050 2450 60 
F17 "JTAG_TMS" I L 4150 2950 60 
F18 "JTAG_TCK" I L 4150 3050 60 
F19 "1P0V" I L 4150 1750 60 
F20 "VDD_DSP" I L 4150 1850 60 
F21 "1P35V" I L 4150 1950 60 
F22 "1P8V" I L 4150 2050 60 
F23 "VDD_ADJ" I L 4150 2150 60 
F24 "VDD_GPIO" I L 4150 2250 60 
F25 "2P5V" I L 4150 2350 60 
F26 "3P3V" I L 4150 2450 60 
F27 "SYS_5P0V" O L 4150 1150 60 
F28 "REG_EN[1..4]" I L 4150 1650 60 
F29 "DSP_YID[0..3]" I L 4150 1350 60 
F30 "DSP_XID[0..3]" I L 4150 1450 60 
F31 "SPARE" B R 6050 2950 60 
$EndSheet
$Sheet
S 4150 4200 1900 900 
U 53860B1E
F0 "GPIO" 100
F1 "paracard-gpio.sch" 60
F2 "VGPIO" O L 4150 4400 60 
F3 "GPIO_N[0..23]" B R 6050 4400 60 
F4 "GPIO_P[0..23]" B R 6050 4500 60 
F5 "GPIO[0..47]" B R 6050 4800 60 
$EndSheet
$Sheet
S 4150 5800 1900 1500
U 5386858E
F0 "NORTH" 100
F1 "paracard-elink.sch" 60
F2 "VDDIO" O L 4150 5900 60 
F3 "RXI_FRAME_N" I L 4150 6400 60 
F4 "RXI_FRAME_P" I L 4150 6300 60 
F5 "RXO_WR_WAIT_N" O L 4150 6800 60 
F6 "RXO_WR_WAIT_P" O L 4150 6700 60 
F7 "TXI_WR_WAIT_N" I R 6050 6800 60 
F8 "TXI_WR_WAIT_P" I R 6050 6700 60 
F9 "TXI_RD_WAIT_N" I R 6050 6600 60 
F10 "TXI_RD_WAIT_P" I R 6050 6500 60 
F11 "RXI_LCLK_N" I L 4150 6200 60 
F12 "RXI_LCLK_P" I L 4150 6100 60 
F13 "RXO_RD_WAIT_N" O L 4150 6600 60 
F14 "RXO_RD_WAIT_P" O L 4150 6500 60 
F15 "TXO_FRAME_N" O R 6050 6400 60 
F16 "TXO_FRAME_P" O R 6050 6300 60 
F17 "TXO_LCLK_N" O R 6050 6200 60 
F18 "TXO_LCLK_P" O R 6050 6100 60 
F19 "RXI_DATA_N[0..7]" I L 4150 7100 60 
F20 "RXI_DATA_P[0..7]" I L 4150 7000 60 
F21 "TXO_DATA_P[0..7]" O R 6050 7000 60 
F22 "TXO_DATA_N[0..7]" O R 6050 7100 60 
$EndSheet
$Sheet
S 4100 8350 1900 1500
U 538F26B7
F0 "SOUTH" 100
F1 "paracard-elink.sch" 60
F2 "VDDIO" O L 4100 8450 60 
F3 "RXI_FRAME_N" I L 4100 8950 60 
F4 "RXI_FRAME_P" I L 4100 8850 60 
F5 "RXO_WR_WAIT_N" O L 4100 9350 60 
F6 "RXO_WR_WAIT_P" O L 4100 9250 60 
F7 "TXI_WR_WAIT_N" I R 6000 9350 60 
F8 "TXI_WR_WAIT_P" I R 6000 9250 60 
F9 "TXI_RD_WAIT_N" I R 6000 9150 60 
F10 "TXI_RD_WAIT_P" I R 6000 9050 60 
F11 "RXI_LCLK_N" I L 4100 8750 60 
F12 "RXI_LCLK_P" I L 4100 8650 60 
F13 "RXO_RD_WAIT_N" O L 4100 9150 60 
F14 "RXO_RD_WAIT_P" O L 4100 9050 60 
F15 "TXO_FRAME_N" O R 6000 8950 60 
F16 "TXO_FRAME_P" O R 6000 8850 60 
F17 "TXO_LCLK_N" O R 6000 8750 60 
F18 "TXO_LCLK_P" O R 6000 8650 60 
F19 "RXI_DATA_N[0..7]" I L 4100 9650 60 
F20 "RXI_DATA_P[0..7]" I L 4100 9550 60 
F21 "TXO_DATA_P[0..7]" O R 6000 9550 60 
F22 "TXO_DATA_N[0..7]" O R 6000 9650 60 
$EndSheet
$Sheet
S 1950 3350 1250 600 
U 5387F901
F0 "MountingHoles" 100
F1 "paracard-mtg.sch" 60
F2 "SYS_5P0V" O R 3200 3550 60 
$EndSheet
Text Notes 12700 3600 0    60   ~ 0
POWER PAD
$Sheet
S 7250 1000 1700 2200
U 538C9643
F0 "P_POWER" 100
F1 "porcu-power.sch" 50
F2 "I2C_SDA" B L 7250 1150 60 
F3 "REG_EN[1..4]" O R 8950 1650 60 
F4 "DSP_YID[0..3]" O R 8950 1350 60 
F5 "DSP_XID[0..3]" O R 8950 1450 60 
F6 "UART_RX" O L 7250 1850 60 
F7 "UART_TX" I L 7250 1950 60 
F8 "USER_LED" I L 7250 1550 60 
F9 "RESET_N" B L 7250 2150 60 
F10 "VADC_P" O L 7250 2350 60 
F11 "JTAG_TDI" O R 8950 2750 60 
F12 "JTAG_TDO" I R 8950 2850 60 
F13 "1P0V" O R 8950 1750 60 
F14 "VDD_DSP" O R 8950 1850 60 
F15 "1P35V" O R 8950 1950 60 
F16 "1P8V" O R 8950 2050 60 
F17 "VDD_ADJ" O R 8950 2150 60 
F18 "VDD_GPIO" O R 8950 2250 60 
F19 "2P5V" O R 8950 2350 60 
F20 "3P3V" O R 8950 2450 60 
F21 "SYS_5P0V" I R 8950 1150 60 
F22 "I2C_SCL" B L 7250 1250 60 
F23 "PROG_IO" B L 7250 1450 60 
F24 "DSP_FLAG" I L 7250 1650 60 
F25 "TURBO_MODE" I L 7250 2850 60 
F26 "SPDIF" I L 7250 2650 60 
F27 "JTAG_BOOT_EN" O R 8950 2650 60 
F28 "VADC_N" O L 7250 2450 60 
F29 "JTAG_TMS" O R 8950 2950 60 
F30 "JTAG_TCK" O R 8950 3050 60 
F31 "MH_SYSPWR" I L 7250 3050 60 
F32 "SPARE" B L 7250 2950 60 
$EndSheet
$Sheet
S 7250 5800 1950 1500
U 538C99D9
F0 "P_ELINK_N" 100
F1 "porcu-elink.sch" 50
F2 "RXI_FRAME_N" O R 9200 6400 60 
F3 "RXI_FRAME_P" O R 9200 6300 60 
F4 "RXO_WR_WAIT_N" I R 9200 6800 60 
F5 "RXO_WR_WAIT_P" I R 9200 6700 60 
F6 "TXI_WR_WAIT_N" O L 7250 6800 60 
F7 "TXI_WR_WAIT_P" O L 7250 6700 60 
F8 "TXI_RD_WAIT_N" O L 7250 6600 60 
F9 "TXI_RD_WAIT_P" O L 7250 6500 60 
F10 "RXI_LCLK_N" O R 9200 6200 60 
F11 "RXI_LCLK_P" O R 9200 6100 60 
F12 "RXO_RD_WAIT_N" I R 9200 6600 60 
F13 "RXO_RD_WAIT_P" I R 9200 6500 60 
F14 "TXO_FRAME_N" I L 7250 6400 60 
F15 "TXO_FRAME_P" I L 7250 6300 60 
F16 "TXO_LCLK_N" I L 7250 6200 60 
F17 "TXO_LCLK_P" I L 7250 6100 60 
F18 "RXI_DATA_N[0..7]" O R 9200 7100 60 
F19 "RXI_DATA_P[0..7]" O R 9200 7000 60 
F20 "TXO_DATA_P[0..7]" I L 7250 7000 60 
F21 "TXO_DATA_N[0..7]" I L 7250 7100 60 
$EndSheet
Wire Notes Line
	15850 3200 12950 3200
Wire Notes Line
	12950 3200 12950 1650
Wire Notes Line
	12950 1650 15850 1650
Wire Notes Line
	15850 1650 15850 3200
Wire Notes Line
	15850 5250 12950 5250
Wire Notes Line
	12950 5250 12950 3700
Wire Notes Line
	12950 3700 15850 3700
Wire Notes Line
	15850 3700 15850 5250
Wire Notes Line
	13250 1700 13250 1800
Wire Notes Line
	13250 1800 13300 1850
Wire Notes Line
	13300 1850 13650 1850
Wire Notes Line
	13650 1850 13700 1800
Wire Notes Line
	13700 1800 13700 1700
Wire Notes Line
	13700 1700 13250 1700
Wire Notes Line
	15100 1700 15100 1800
Wire Notes Line
	15100 1800 15150 1850
Wire Notes Line
	15150 1850 15500 1850
Wire Notes Line
	15500 1850 15550 1800
Wire Notes Line
	15550 1800 15550 1700
Wire Notes Line
	15550 1700 15100 1700
Wire Notes Line
	13250 3000 13250 3100
Wire Notes Line
	13250 3100 13300 3150
Wire Notes Line
	13300 3150 13650 3150
Wire Notes Line
	13650 3150 13700 3100
Wire Notes Line
	13700 3100 13700 3000
Wire Notes Line
	13700 3000 13250 3000
Wire Notes Line
	15100 3000 15100 3100
Wire Notes Line
	15100 3100 15150 3150
Wire Notes Line
	15150 3150 15500 3150
Wire Notes Line
	15500 3150 15550 3100
Wire Notes Line
	15550 3100 15550 3000
Wire Notes Line
	15550 3000 15100 3000
Wire Notes Line
	15850 1900 15500 1900
Wire Notes Line
	15500 1900 15500 2200
Wire Notes Line
	15500 2200 15850 2200
Wire Notes Line
	12950 3000 12900 3000
Wire Notes Line
	12900 3000 12900 2450
Wire Notes Line
	12900 2450 12950 2450
Wire Notes Line
	12950 1800 12900 1800
Wire Notes Line
	12900 1800 12900 2000
Wire Notes Line
	12900 2000 12950 2000
Wire Notes Line
	13250 3750 13250 3850
Wire Notes Line
	13250 3850 13300 3900
Wire Notes Line
	13300 3900 13650 3900
Wire Notes Line
	13650 3900 13700 3850
Wire Notes Line
	13700 3850 13700 3750
Wire Notes Line
	13700 3750 13250 3750
Wire Notes Line
	15100 3750 15100 3850
Wire Notes Line
	15100 3850 15150 3900
Wire Notes Line
	15150 3900 15500 3900
Wire Notes Line
	15500 3900 15550 3850
Wire Notes Line
	15550 3850 15550 3750
Wire Notes Line
	15550 3750 15100 3750
Wire Notes Line
	13250 5050 13250 5150
Wire Notes Line
	13250 5150 13300 5200
Wire Notes Line
	13300 5200 13650 5200
Wire Notes Line
	13650 5200 13700 5150
Wire Notes Line
	13700 5150 13700 5050
Wire Notes Line
	13700 5050 13250 5050
Wire Notes Line
	15100 5050 15100 5150
Wire Notes Line
	15100 5150 15150 5200
Wire Notes Line
	15150 5200 15500 5200
Wire Notes Line
	15500 5200 15550 5150
Wire Notes Line
	15550 5150 15550 5050
Wire Notes Line
	15550 5050 15100 5050
Wire Notes Line
	12950 1600 12950 1500
Wire Notes Line
	15850 1600 15850 1500
Wire Notes Line
	12950 1550 14100 1550
Wire Notes Line
	14450 1550 15850 1550
Wire Notes Line
	15900 1650 16000 1650
Wire Notes Line
	15900 3200 16000 3200
Wire Notes Line
	15950 3200 15950 2650
Wire Notes Line
	15950 2300 15950 1650
Wire Notes Line
	12800 3600 12900 3700
Wire Notes Line
	12900 3700 12900 3650
Wire Notes Line
	12900 3700 12850 3700
Wire Wire Line
	7250 3700 6900 3700
Wire Wire Line
	6900 3700 6900 4650
Wire Wire Line
	6900 3850 3900 3850
Wire Wire Line
	3900 3850 3900 4400
Wire Wire Line
	3900 4400 4150 4400
Wire Bus Line
	6050 4400 6800 4400
Wire Bus Line
	6800 3900 6800 4850
Wire Bus Line
	6800 4850 7250 4850
Text Label 6150 4400 0    50   ~ 0
GPIO_N[0..23]
Wire Bus Line
	6050 4500 6700 4500
Wire Bus Line
	6700 4000 6700 4950
Wire Bus Line
	6700 4950 7250 4950
Text Label 6150 4500 0    50   ~ 0
GPIO_P[0..23]
Wire Wire Line
	6050 6100 7250 6100
Wire Wire Line
	6050 6200 7250 6200
Wire Wire Line
	6050 6300 7250 6300
Wire Wire Line
	6050 6400 7250 6400
Wire Wire Line
	6050 6500 7250 6500
Wire Wire Line
	6050 6600 7250 6600
Wire Wire Line
	6050 6700 7250 6700
Wire Wire Line
	6050 6800 7250 6800
Wire Wire Line
	4150 6100 4000 6100
Wire Wire Line
	4000 6100 4000 5600
Wire Wire Line
	4000 5600 9350 5600
Wire Wire Line
	9350 5600 9350 6100
Wire Wire Line
	9350 6100 9200 6100
Wire Wire Line
	4150 6200 3950 6200
Wire Wire Line
	3950 6200 3950 5550
Wire Wire Line
	3950 5550 9400 5550
Wire Wire Line
	9400 5550 9400 6200
Wire Wire Line
	9400 6200 9200 6200
Wire Wire Line
	9200 6300 9450 6300
Wire Wire Line
	9450 6300 9450 5500
Wire Wire Line
	9450 5500 3900 5500
Wire Wire Line
	3900 5500 3900 6300
Wire Wire Line
	3900 6300 4150 6300
Wire Wire Line
	4150 6400 3850 6400
Wire Wire Line
	3850 6400 3850 5450
Wire Wire Line
	3850 5450 9500 5450
Wire Wire Line
	9500 5450 9500 6400
Wire Wire Line
	9500 6400 9200 6400
Wire Wire Line
	4150 6500 3800 6500
Wire Wire Line
	3800 6500 3800 5400
Wire Wire Line
	3800 5400 9550 5400
Wire Wire Line
	9550 5400 9550 6500
Wire Wire Line
	9550 6500 9200 6500
Wire Wire Line
	9200 6600 9600 6600
Wire Wire Line
	9600 6600 9600 5350
Wire Wire Line
	9600 5350 3750 5350
Wire Wire Line
	3750 5350 3750 6600
Wire Wire Line
	3750 6600 4150 6600
Wire Wire Line
	4150 6700 3700 6700
Wire Wire Line
	3700 6700 3700 5300
Wire Wire Line
	3700 5300 9650 5300
Wire Wire Line
	9650 5300 9650 6700
Wire Wire Line
	9650 6700 9200 6700
Wire Wire Line
	9200 6800 9700 6800
Wire Wire Line
	9700 6800 9700 5250
Wire Wire Line
	9700 5250 3650 5250
Wire Wire Line
	3650 5250 3650 6800
Wire Wire Line
	3650 6800 4150 6800
Wire Bus Line
	6050 7000 7250 7000
Wire Bus Line
	6050 7100 7250 7100
Wire Bus Line
	4150 7100 4000 7100
Wire Bus Line
	4000 7100 4000 7450
Wire Bus Line
	4000 7450 9350 7450
Wire Bus Line
	9350 7450 9350 7100
Wire Bus Line
	9350 7100 9200 7100
Wire Bus Line
	9200 7000 9400 7000
Wire Bus Line
	9400 7000 9400 7550
Wire Bus Line
	9400 7550 3950 7550
Wire Bus Line
	3950 7550 3950 7000
Wire Bus Line
	3950 7000 4150 7000
Text Label 6200 7000 0    60   ~ 0
TXO_NO_DATA_P[0..7]
Text Label 6200 7100 0    60   ~ 0
TXO_NO_DATA_N[0..7]
Text Label 6200 7450 0    60   ~ 0
RXI_NO_DATA_N[0..7]
Text Label 6200 7550 0    60   ~ 0
RXI_NO_DATA_P[0..7]
$Sheet
S 7200 8350 1950 1500
U 538F26CD
F0 "P_ELINK_S" 100
F1 "porcu-elink.sch" 50
F2 "RXI_FRAME_N" O R 9150 8950 60 
F3 "RXI_FRAME_P" O R 9150 8850 60 
F4 "RXO_WR_WAIT_N" I R 9150 9350 60 
F5 "RXO_WR_WAIT_P" I R 9150 9250 60 
F6 "TXI_WR_WAIT_N" O L 7200 9350 60 
F7 "TXI_WR_WAIT_P" O L 7200 9250 60 
F8 "TXI_RD_WAIT_N" O L 7200 9150 60 
F9 "TXI_RD_WAIT_P" O L 7200 9050 60 
F10 "RXI_LCLK_N" O R 9150 8750 60 
F11 "RXI_LCLK_P" O R 9150 8650 60 
F12 "RXO_RD_WAIT_N" I R 9150 9150 60 
F13 "RXO_RD_WAIT_P" I R 9150 9050 60 
F14 "TXO_FRAME_N" I L 7200 8950 60 
F15 "TXO_FRAME_P" I L 7200 8850 60 
F16 "TXO_LCLK_N" I L 7200 8750 60 
F17 "TXO_LCLK_P" I L 7200 8650 60 
F18 "RXI_DATA_N[0..7]" O R 9150 9650 60 
F19 "RXI_DATA_P[0..7]" O R 9150 9550 60 
F20 "TXO_DATA_P[0..7]" I L 7200 9550 60 
F21 "TXO_DATA_N[0..7]" I L 7200 9650 60 
$EndSheet
Wire Wire Line
	6000 8650 7200 8650
Wire Wire Line
	6000 8750 7200 8750
Wire Wire Line
	6000 8850 7200 8850
Wire Wire Line
	6000 8950 7200 8950
Wire Wire Line
	6000 9050 7200 9050
Wire Wire Line
	6000 9150 7200 9150
Wire Wire Line
	6000 9250 7200 9250
Wire Wire Line
	6000 9350 7200 9350
Wire Wire Line
	4100 8650 3950 8650
Wire Wire Line
	3950 8650 3950 8150
Wire Wire Line
	3950 8150 9300 8150
Wire Wire Line
	9300 8150 9300 8650
Wire Wire Line
	9300 8650 9150 8650
Wire Wire Line
	4100 8750 3900 8750
Wire Wire Line
	3900 8750 3900 8100
Wire Wire Line
	3900 8100 9350 8100
Wire Wire Line
	9350 8100 9350 8750
Wire Wire Line
	9350 8750 9150 8750
Wire Wire Line
	9150 8850 9400 8850
Wire Wire Line
	9400 8850 9400 8050
Wire Wire Line
	9400 8050 3850 8050
Wire Wire Line
	3850 8050 3850 8850
Wire Wire Line
	3850 8850 4100 8850
Wire Wire Line
	4100 8950 3800 8950
Wire Wire Line
	3800 8950 3800 8000
Wire Wire Line
	3800 8000 9450 8000
Wire Wire Line
	9450 8000 9450 8950
Wire Wire Line
	9450 8950 9150 8950
Wire Wire Line
	4100 9050 3750 9050
Wire Wire Line
	3750 9050 3750 7950
Wire Wire Line
	3750 7950 9500 7950
Wire Wire Line
	9500 7950 9500 9050
Wire Wire Line
	9500 9050 9150 9050
Wire Wire Line
	9150 9150 9550 9150
Wire Wire Line
	9550 9150 9550 7900
Wire Wire Line
	9550 7900 3700 7900
Wire Wire Line
	3700 7900 3700 9150
Wire Wire Line
	3700 9150 4100 9150
Wire Wire Line
	4100 9250 3650 9250
Wire Wire Line
	3650 9250 3650 7850
Wire Wire Line
	3650 7850 9600 7850
Wire Wire Line
	9600 7850 9600 9250
Wire Wire Line
	9600 9250 9150 9250
Wire Wire Line
	9150 9350 9650 9350
Wire Wire Line
	9650 9350 9650 7800
Wire Wire Line
	9650 7800 3600 7800
Wire Wire Line
	3600 7800 3600 9350
Wire Wire Line
	3600 9350 4100 9350
Wire Bus Line
	6000 9550 7200 9550
Wire Bus Line
	6000 9650 7200 9650
Wire Bus Line
	4100 9650 3950 9650
Wire Bus Line
	3950 9650 3950 10000
Wire Bus Line
	3950 10000 9300 10000
Wire Bus Line
	9300 10000 9300 9650
Wire Bus Line
	9300 9650 9150 9650
Wire Bus Line
	9150 9550 9350 9550
Wire Bus Line
	9350 9550 9350 10100
Wire Bus Line
	9350 10100 3900 10100
Wire Bus Line
	3900 10100 3900 9550
Wire Bus Line
	3900 9550 4100 9550
Text Label 6150 9550 0    60   ~ 0
TXO_SO_DATA_P[0..7]
Text Label 6150 9650 0    60   ~ 0
TXO_SO_DATA_N[0..7]
Text Label 6150 10000 0    60   ~ 0
RXI_SO_DATA_N[0..7]
Text Label 6150 10100 0    60   ~ 0
RXI_SO_DATA_P[0..7]
Text Notes 3100 6650 1    100  Italic 0
PARALLELLA CONNECTORS
Text Notes 10450 6150 1    100  Italic 0
BREAKOUT CONNECTORS
Wire Wire Line
	4150 1150 3450 1150
Wire Wire Line
	4150 1750 3450 1750
Wire Wire Line
	4150 1850 3450 1850
Wire Wire Line
	4150 1950 3450 1950
Wire Wire Line
	4150 2050 3450 2050
Wire Wire Line
	4150 2150 3450 2150
Wire Wire Line
	4150 2250 3450 2250
Wire Wire Line
	4150 2350 3450 2350
Wire Wire Line
	4150 2450 3450 2450
Wire Wire Line
	4150 2650 3450 2650
Wire Wire Line
	4150 2750 3450 2750
Wire Wire Line
	4150 2850 3450 2850
Wire Wire Line
	4150 2950 3450 2950
Wire Wire Line
	4150 3050 3450 3050
Wire Bus Line
	4150 1350 3450 1350
Wire Bus Line
	4150 1450 3450 1450
Wire Bus Line
	4150 1650 3450 1650
Text Label 3550 1150 0    50   ~ 0
SYS_5P0V
Text Label 3550 1350 0    50   ~ 0
DSP_YID[0..3]
Text Label 3550 1450 0    50   ~ 0
DSP_XID[0..3]
Text Label 3550 1650 0    50   ~ 0
REG_EN[1..4]
Text Label 3550 1750 0    50   ~ 0
1P0V
Text Label 3550 1850 0    50   ~ 0
VDD_DSP
Text Label 3550 1950 0    50   ~ 0
1P35V
Text Label 3550 2050 0    50   ~ 0
1P8V
Text Label 3550 2150 0    50   ~ 0
VDD_ADJ
Text Label 3550 2250 0    50   ~ 0
VDD_GPIO
Text Label 3550 2350 0    50   ~ 0
2P5V
Text Label 3550 2450 0    50   ~ 0
3P3V
Text Label 3550 2650 0    50   ~ 0
JTAG_BOOT_EN
Text Label 3550 2750 0    50   ~ 0
JTAG_TDI
Text Label 3550 2850 0    50   ~ 0
JTAG_TDO
Text Label 3550 2950 0    50   ~ 0
JTAG_TMS
Text Label 3550 3050 0    50   ~ 0
JTAG_CLK
Wire Wire Line
	9650 1150 8950 1150
Wire Wire Line
	9650 1750 8950 1750
Wire Wire Line
	9650 1850 8950 1850
Wire Wire Line
	9650 1950 8950 1950
Wire Wire Line
	9650 2050 8950 2050
Wire Wire Line
	9650 2150 8950 2150
Wire Wire Line
	9650 2250 8950 2250
Wire Wire Line
	9650 2350 8950 2350
Wire Wire Line
	9650 2450 8950 2450
Wire Wire Line
	9650 2650 8950 2650
Wire Wire Line
	9650 2750 8950 2750
Wire Wire Line
	9650 2850 8950 2850
Wire Wire Line
	9650 2950 8950 2950
Wire Wire Line
	9650 3050 8950 3050
Wire Bus Line
	9650 1350 8950 1350
Wire Bus Line
	9650 1450 8950 1450
Wire Bus Line
	9650 1650 8950 1650
Text Label 9050 1150 0    50   ~ 0
SYS_5P0V
Text Label 9050 1350 0    50   ~ 0
DSP_YID[0..3]
Text Label 9050 1450 0    50   ~ 0
DSP_XID[0..3]
Text Label 9050 1650 0    50   ~ 0
REG_EN[1..4]
Text Label 9050 1750 0    50   ~ 0
1P0V
Text Label 9050 1850 0    50   ~ 0
VDD_DSP
Text Label 9050 1950 0    50   ~ 0
1P35V
Text Label 9050 2050 0    50   ~ 0
1P8V
Text Label 9050 2150 0    50   ~ 0
VDD_ADJ
Text Label 9050 2250 0    50   ~ 0
VDD_GPIO
Text Label 9050 2350 0    50   ~ 0
2P5V
Text Label 9050 2450 0    50   ~ 0
3P3V
Text Label 9050 2650 0    50   ~ 0
JTAG_BOOT_EN
Text Label 9050 2750 0    50   ~ 0
JTAG_TDI
Text Label 9050 2850 0    50   ~ 0
JTAG_TDO
Text Label 9050 2950 0    50   ~ 0
JTAG_TMS
Text Label 9050 3050 0    50   ~ 0
JTAG_CLK
Wire Wire Line
	6050 1150 7250 1150
Wire Wire Line
	7250 1250 6050 1250
Wire Wire Line
	7250 1450 6050 1450
Wire Wire Line
	6050 1550 7250 1550
Wire Wire Line
	7250 1650 6050 1650
Wire Wire Line
	6050 1850 7250 1850
Wire Wire Line
	7250 1950 6050 1950
Wire Wire Line
	6050 2150 7250 2150
Wire Wire Line
	7250 2350 6050 2350
Wire Wire Line
	6050 2450 7250 2450
Wire Wire Line
	7250 2650 6050 2650
Wire Wire Line
	6050 2850 7250 2850
Wire Wire Line
	3200 3550 6900 3550
Wire Wire Line
	6900 3050 7250 3050
Wire Wire Line
	6900 3550 6900 3050
Wire Notes Line
	6600 800  6600 1100
Wire Notes Line
	6600 3900 6600 4300
Wire Notes Line
	6600 4550 6600 5200
Wire Notes Line
	6600 5650 6600 6050
Wire Notes Line
	6600 8200 6600 8600
Wire Notes Line
	6600 9700 6600 9850
Wire Notes Line
	6600 10150 6600 10350
Wire Notes Line
	6600 3600 6600 3800
Wire Notes Line
	6600 7300 6600 7150
Wire Notes Line
	6600 7600 6600 7750
Wire Wire Line
	9650 4650 8950 4650
Text Label 9050 4650 0    50   ~ 0
3P3V
Text Notes 11150 7950 0    80   ~ 0
This work is licensed under Creative Commons Attribution-Share Alike 3.0\nUnprotected License.  To view a copy of this license, visit \nhttp://creativecommons.org/licenses/by-sa/3.0/ or send a letter to \nCreative Commons, 171 Second Street, Suite 300, San Francisco, California,\n94105, USA.\n\nThis schematic is *NOT SUPPORTED* and DOES NOT constitute a reference design.\nOnly *community* support is allowed via resources at forums.parallella.org.\nTHERE IS NO WARRANTY FOR THIS DESIGN, TO THE EXTENT PERMITTED\nBY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE\nCOPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN *AS IS*\nWITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING,\nBUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND\nFITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY\nOF PERFORMANCE OF THE DESIGN IS WITH YOU. SHOULD THE DESIGN PROVE\nDEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING,\nREPAIR OR CORRECTION.
Wire Wire Line
	6050 2950 7250 2950
Wire Notes Line
	6600 3500 6600 3000
Text Label 4450 3850 0    80   ~ 0
VGPIO
$Sheet
S 7250 3500 1700 650 
U 538C90E5
F0 "P_GPIO" 100
F1 "porcu-gpio.sch" 50
F2 "VDD_GPIO" I L 7250 3700 60 
F3 "GPIO_N[0..23]" B L 7250 3900 60 
F4 "GPIO_P[0..23]" B L 7250 4000 60 
F5 "3P3V" I R 8950 3700 60 
$EndSheet
Connection ~ 6900 3850
Wire Bus Line
	6700 4000 7250 4000
Wire Bus Line
	6800 3900 7250 3900
Wire Wire Line
	9650 3700 8950 3700
Text Label 9050 3700 0    50   ~ 0
3P3V
$Sheet
S 7250 4450 1700 650 
U 54E32DF9
F0 "P_CAM" 100
F1 "porcu-cam.sch" 50
F2 "V3P3" I R 8950 4650 60 
F3 "VGPIO" I L 7250 4650 60 
F4 "GPIO_N[0..23]" B L 7250 4850 60 
F5 "GPIO_P[0..23]" B L 7250 4950 60 
$EndSheet
Wire Wire Line
	6900 4650 7250 4650
Connection ~ 6800 4400
Connection ~ 6700 4500
$EndSCHEMATC
