Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,2367
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0001267130282940343
power__switching__total,0.000022745780370314606
power__leakage__total,0.000001530081362943747
power__total,0.00015098888252396137
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2559848516725344
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2559848516725344
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11832482550901784
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.981894815469271
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.118325
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2563678786268628
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2563678786268628
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6228019942714711
timing__setup__ws__corner:nom_slow_1p08V_125C,9.905660572171216
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.622802
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.849260
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2560833839687566
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2560833839687566
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30385869680463373
timing__setup__ws__corner:nom_typ_1p20V_25C,10.5861207241008
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.303859
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2559848516725344
clock__skew__worst_setup,0.2559848516725344
timing__hold__ws,0.11832482550901784
timing__setup__ws,9.905660572171216
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118325
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.849260
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,338
design__instance__area__stdcell,5109.35
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.176541
design__instance__utilization__stdcell,0.176541
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,7
design__instance__area__class:inverter,38.1024
design__instance__count__class:sequential_cell,33
design__instance__area__class:sequential_cell,1634.77
design__instance__count__class:multi_input_combinational_cell,184
design__instance__area__class:multi_input_combinational_cell,1694.65
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,97
design__instance__area__class:timing_repair_buffer,1484.18
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,6329.92
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,212.285
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,77
global_route__vias,1879
global_route__wirelength,9872
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,350
route__net__special,2
route__drc_errors__iter:0,38
route__wirelength__iter:0,6373
route__drc_errors__iter:1,13
route__wirelength__iter:1,6324
route__drc_errors__iter:2,8
route__wirelength__iter:2,6329
route__drc_errors__iter:3,0
route__wirelength__iter:3,6328
route__drc_errors,0
route__wirelength,6328
route__vias,1686
route__vias__singlecut,1686
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,207.455
design__instance__count__class:fill_cell,2029
design__instance__area__class:fill_cell,23832.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,10
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,10
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,10
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,10
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19988
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000124427
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000110739
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000215043
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000110739
design_powergrid__voltage__worst,0.000110739
design_powergrid__voltage__worst__net:VPWR,1.19988
design_powergrid__drop__worst,0.000124427
design_powergrid__drop__worst__net:VPWR,0.000124427
design_powergrid__voltage__worst__net:VGND,0.000110739
design_powergrid__drop__worst__net:VGND,0.000110739
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00002379999999999999913476329826966804148469236679375171661376953125
ir__drop__worst,0.00012400000000000000540019418071580048490432091057300567626953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
