\doxysection{GTZC\+\_\+\+TZSC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structGTZC__TZSC__TypeDef}{}\label{structGTZC__TZSC__TypeDef}\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}


Global Security Controller.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZSC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a3fbace6e037136ce066518ee2fade33d}{RESERVED1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a55862d648a0def7a39e6428e48db4ba0}{SECCFGR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZSC__TypeDef_afa70d795ffe61b2e115a24867fe1412f}{RESERVED2}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a6cf1d42ee9a2f5b3e05232d130f834ec}{PRIVCFGR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a1a0d3806c1ee551e3bc536e2fc690bda}{RESERVED3}} \mbox{[}67\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZSC__TypeDef_ac2a7cac1eb0fa8484cfdc6d011e54fbf}{MPCWM1\+\_\+\+UPWMR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a2a370652920aff65aaef0666e363e35d}{MPCWM1\+\_\+\+UPWWMR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a5155382fa7dea4d5012bf07ad4cb4558}{MPCWM2\+\_\+\+UPWMR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZSC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a0821cb33936bff498c0c640391579846}{MPCWM3\+\_\+\+UPWMR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Global Security Controller. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00485}{485}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structGTZC__TZSC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structGTZC__TZSC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

TZSC control register, Address offset\+: 0x00 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00486}{486}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZSC__TypeDef_ac2a7cac1eb0fa8484cfdc6d011e54fbf}\label{structGTZC__TZSC__TypeDef_ac2a7cac1eb0fa8484cfdc6d011e54fbf} 
\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}!MPCWM1\_UPWMR@{MPCWM1\_UPWMR}}
\index{MPCWM1\_UPWMR@{MPCWM1\_UPWMR}!GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MPCWM1\_UPWMR}{MPCWM1\_UPWMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPCWM1\+\_\+\+UPWMR}

TZSC Unprivileged Water Mark 1 register, Address offset\+: 0x130 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00492}{492}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZSC__TypeDef_a2a370652920aff65aaef0666e363e35d}\label{structGTZC__TZSC__TypeDef_a2a370652920aff65aaef0666e363e35d} 
\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}!MPCWM1\_UPWWMR@{MPCWM1\_UPWWMR}}
\index{MPCWM1\_UPWWMR@{MPCWM1\_UPWWMR}!GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MPCWM1\_UPWWMR}{MPCWM1\_UPWWMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPCWM1\+\_\+\+UPWWMR}

TZSC Unprivileged Writable Water Mark 1 register, Address offset\+: 0x134 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00493}{493}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZSC__TypeDef_a5155382fa7dea4d5012bf07ad4cb4558}\label{structGTZC__TZSC__TypeDef_a5155382fa7dea4d5012bf07ad4cb4558} 
\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}!MPCWM2\_UPWMR@{MPCWM2\_UPWMR}}
\index{MPCWM2\_UPWMR@{MPCWM2\_UPWMR}!GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MPCWM2\_UPWMR}{MPCWM2\_UPWMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPCWM2\+\_\+\+UPWMR}

TZSC Unprivileged Water Mark 2 register, Address offset\+: 0x138 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00494}{494}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZSC__TypeDef_a0821cb33936bff498c0c640391579846}\label{structGTZC__TZSC__TypeDef_a0821cb33936bff498c0c640391579846} 
\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}!MPCWM3\_UPWMR@{MPCWM3\_UPWMR}}
\index{MPCWM3\_UPWMR@{MPCWM3\_UPWMR}!GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MPCWM3\_UPWMR}{MPCWM3\_UPWMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPCWM3\+\_\+\+UPWMR}

TZSC Unprivileged Water Mark 2 register, Address offset\+: 0x140 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00496}{496}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZSC__TypeDef_a6cf1d42ee9a2f5b3e05232d130f834ec}\label{structGTZC__TZSC__TypeDef_a6cf1d42ee9a2f5b3e05232d130f834ec} 
\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}!PRIVCFGR1@{PRIVCFGR1}}
\index{PRIVCFGR1@{PRIVCFGR1}!GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PRIVCFGR1}{PRIVCFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PRIVCFGR1}

TZSC privilege configuration register 1, Address offset\+: 0x20 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00490}{490}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZSC__TypeDef_a3fbace6e037136ce066518ee2fade33d}\label{structGTZC__TZSC__TypeDef_a3fbace6e037136ce066518ee2fade33d} 
\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}3\mbox{]}}

Reserved1, Address offset\+: 0x04-\/0x0C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00487}{487}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZSC__TypeDef_afa70d795ffe61b2e115a24867fe1412f}\label{structGTZC__TZSC__TypeDef_afa70d795ffe61b2e115a24867fe1412f} 
\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2\mbox{[}3\mbox{]}}

Reserved2, Address offset\+: 0x14-\/0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00489}{489}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZSC__TypeDef_a1a0d3806c1ee551e3bc536e2fc690bda}\label{structGTZC__TZSC__TypeDef_a1a0d3806c1ee551e3bc536e2fc690bda} 
\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3\mbox{[}67\mbox{]}}

Reserved3, Address offset\+: 0x24-\/0x12C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00491}{491}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZSC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}\label{structGTZC__TZSC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16} 
\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}

Reserved4, Address offset\+: 0x13C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00495}{495}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structGTZC__TZSC__TypeDef_a55862d648a0def7a39e6428e48db4ba0}\label{structGTZC__TZSC__TypeDef_a55862d648a0def7a39e6428e48db4ba0} 
\index{GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}!SECCFGR1@{SECCFGR1}}
\index{SECCFGR1@{SECCFGR1}!GTZC\_TZSC\_TypeDef@{GTZC\_TZSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SECCFGR1}{SECCFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SECCFGR1}

TZSC secure configuration register 1, Address offset\+: 0x10 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00488}{488}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
