Analysis & Elaboration report for HighPass_FIR
Fri Jun 20 23:41:20 2025
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
  6. Source assignments for de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
  7. Source assignments for de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
  8. Source assignments for de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated
  9. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0
 10. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 11. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll
 12. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core
 13. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal
 14. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 15. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 16. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 17. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 18. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 19. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 20. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 21. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal
 22. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
 23. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal
 24. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram
 25. Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: fir_filter:fir_inst
 27. Parameter Settings for User Entity Instance: uart_tx:uart_inst
 28. altpll Parameter Settings by Entity Instance
 29. scfifo Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. Analysis & Elaboration Settings
 32. Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram"
 33. Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal"
 34. Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 35. Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal"
 36. Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core"
 37. Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0"
 38. Port Connectivity Checks: "de10_lite_adc:adc_inst"
 39. Analysis & Elaboration Messages
 40. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Jun 20 23:41:20 2025       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; HighPass_FIR                                ;
; Top-level Entity Name              ; HighPass_FIR                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+--------------------+
; N/A    ; Qsys         ; 21.1    ; N/A          ; N/A          ; |HighPass_FIR|de10_lite_adc:adc_inst ; de10_lite_adc.qsys ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0 ;
+----------------+------------+---------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                      ;
+----------------+------------+---------------------------------------------------------------------------+
; tsclk          ; 5          ; Signed Integer                                                            ;
; numch          ; 0          ; Signed Integer                                                            ;
; board          ; DE10-Lite  ; String                                                                    ;
; board_rev      ; Autodetect ; String                                                                    ;
; max10pllmultby ; 1          ; Signed Integer                                                            ;
; max10plldivby  ; 5          ; Signed Integer                                                            ;
+----------------+------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                 ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------+
; T_SCLK                ; 5          ; Signed Integer                                                                                       ;
; NUM_CH                ; 0          ; Signed Integer                                                                                       ;
; BOARD                 ; DE10-Lite  ; String                                                                                               ;
; BOARD_REV             ; Autodetect ; String                                                                                               ;
; MAX10_PLL_MULTIPLY_BY ; 5          ; Signed Integer                                                                                       ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                                                       ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll ;
+-------------------------------+---------------------------------+----------------------------------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                                                   ;
+-------------------------------+---------------------------------+----------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                                                ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MAX10_ADC_PLL ; Untyped                                                                                ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                                                ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                                                ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                                                ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                                                ;
; INCLK0_INPUT_FREQUENCY        ; 10000                           ; Signed Integer                                                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                                                ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                                                ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                                                ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                                                ;
; LOCK_LOW                      ; 1                               ; Untyped                                                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                                                ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                                                ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                                                ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                                                ;
; BANDWIDTH                     ; 0                               ; Untyped                                                                                ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                                                ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                                                ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                                                ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                                                ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                                                ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                                                ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                                                ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                                                ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                                                ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                                                ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                                                ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                                                                                ;
; CLK0_MULTIPLY_BY              ; 5                               ; Signed Integer                                                                         ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                                                ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                                                ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                                                ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                                                ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                                                ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                                                ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                                                ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                                                ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                                                                                ;
; CLK0_DIVIDE_BY                ; 10                              ; Signed Integer                                                                         ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                                                ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                                                ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                                                ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                                                ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                                                ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                                                ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                                                ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                                                ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                                                ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                                                ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                                                ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                                                ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                                                ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                                                ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                                                ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                                                ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                                                ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                                                ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                                                ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                                                ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                                                ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                                                ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                                                ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                                                ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                                                                                ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                                                ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                                                ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                                                ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                                                ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                                                ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                                                ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                                                ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                                                ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                                                ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                                                ;
; VCO_MIN                       ; 0                               ; Untyped                                                                                ;
; VCO_MAX                       ; 0                               ; Untyped                                                                                ;
; VCO_CENTER                    ; 0                               ; Untyped                                                                                ;
; PFD_MIN                       ; 0                               ; Untyped                                                                                ;
; PFD_MAX                       ; 0                               ; Untyped                                                                                ;
; M_INITIAL                     ; 0                               ; Untyped                                                                                ;
; M                             ; 0                               ; Untyped                                                                                ;
; N                             ; 1                               ; Untyped                                                                                ;
; M2                            ; 1                               ; Untyped                                                                                ;
; N2                            ; 1                               ; Untyped                                                                                ;
; SS                            ; 1                               ; Untyped                                                                                ;
; C0_HIGH                       ; 0                               ; Untyped                                                                                ;
; C1_HIGH                       ; 0                               ; Untyped                                                                                ;
; C2_HIGH                       ; 0                               ; Untyped                                                                                ;
; C3_HIGH                       ; 0                               ; Untyped                                                                                ;
; C4_HIGH                       ; 0                               ; Untyped                                                                                ;
; C5_HIGH                       ; 0                               ; Untyped                                                                                ;
; C6_HIGH                       ; 0                               ; Untyped                                                                                ;
; C7_HIGH                       ; 0                               ; Untyped                                                                                ;
; C8_HIGH                       ; 0                               ; Untyped                                                                                ;
; C9_HIGH                       ; 0                               ; Untyped                                                                                ;
; C0_LOW                        ; 0                               ; Untyped                                                                                ;
; C1_LOW                        ; 0                               ; Untyped                                                                                ;
; C2_LOW                        ; 0                               ; Untyped                                                                                ;
; C3_LOW                        ; 0                               ; Untyped                                                                                ;
; C4_LOW                        ; 0                               ; Untyped                                                                                ;
; C5_LOW                        ; 0                               ; Untyped                                                                                ;
; C6_LOW                        ; 0                               ; Untyped                                                                                ;
; C7_LOW                        ; 0                               ; Untyped                                                                                ;
; C8_LOW                        ; 0                               ; Untyped                                                                                ;
; C9_LOW                        ; 0                               ; Untyped                                                                                ;
; C0_INITIAL                    ; 0                               ; Untyped                                                                                ;
; C1_INITIAL                    ; 0                               ; Untyped                                                                                ;
; C2_INITIAL                    ; 0                               ; Untyped                                                                                ;
; C3_INITIAL                    ; 0                               ; Untyped                                                                                ;
; C4_INITIAL                    ; 0                               ; Untyped                                                                                ;
; C5_INITIAL                    ; 0                               ; Untyped                                                                                ;
; C6_INITIAL                    ; 0                               ; Untyped                                                                                ;
; C7_INITIAL                    ; 0                               ; Untyped                                                                                ;
; C8_INITIAL                    ; 0                               ; Untyped                                                                                ;
; C9_INITIAL                    ; 0                               ; Untyped                                                                                ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; C0_PH                         ; 0                               ; Untyped                                                                                ;
; C1_PH                         ; 0                               ; Untyped                                                                                ;
; C2_PH                         ; 0                               ; Untyped                                                                                ;
; C3_PH                         ; 0                               ; Untyped                                                                                ;
; C4_PH                         ; 0                               ; Untyped                                                                                ;
; C5_PH                         ; 0                               ; Untyped                                                                                ;
; C6_PH                         ; 0                               ; Untyped                                                                                ;
; C7_PH                         ; 0                               ; Untyped                                                                                ;
; C8_PH                         ; 0                               ; Untyped                                                                                ;
; C9_PH                         ; 0                               ; Untyped                                                                                ;
; L0_HIGH                       ; 1                               ; Untyped                                                                                ;
; L1_HIGH                       ; 1                               ; Untyped                                                                                ;
; G0_HIGH                       ; 1                               ; Untyped                                                                                ;
; G1_HIGH                       ; 1                               ; Untyped                                                                                ;
; G2_HIGH                       ; 1                               ; Untyped                                                                                ;
; G3_HIGH                       ; 1                               ; Untyped                                                                                ;
; E0_HIGH                       ; 1                               ; Untyped                                                                                ;
; E1_HIGH                       ; 1                               ; Untyped                                                                                ;
; E2_HIGH                       ; 1                               ; Untyped                                                                                ;
; E3_HIGH                       ; 1                               ; Untyped                                                                                ;
; L0_LOW                        ; 1                               ; Untyped                                                                                ;
; L1_LOW                        ; 1                               ; Untyped                                                                                ;
; G0_LOW                        ; 1                               ; Untyped                                                                                ;
; G1_LOW                        ; 1                               ; Untyped                                                                                ;
; G2_LOW                        ; 1                               ; Untyped                                                                                ;
; G3_LOW                        ; 1                               ; Untyped                                                                                ;
; E0_LOW                        ; 1                               ; Untyped                                                                                ;
; E1_LOW                        ; 1                               ; Untyped                                                                                ;
; E2_LOW                        ; 1                               ; Untyped                                                                                ;
; E3_LOW                        ; 1                               ; Untyped                                                                                ;
; L0_INITIAL                    ; 1                               ; Untyped                                                                                ;
; L1_INITIAL                    ; 1                               ; Untyped                                                                                ;
; G0_INITIAL                    ; 1                               ; Untyped                                                                                ;
; G1_INITIAL                    ; 1                               ; Untyped                                                                                ;
; G2_INITIAL                    ; 1                               ; Untyped                                                                                ;
; G3_INITIAL                    ; 1                               ; Untyped                                                                                ;
; E0_INITIAL                    ; 1                               ; Untyped                                                                                ;
; E1_INITIAL                    ; 1                               ; Untyped                                                                                ;
; E2_INITIAL                    ; 1                               ; Untyped                                                                                ;
; E3_INITIAL                    ; 1                               ; Untyped                                                                                ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                                                ;
; L0_PH                         ; 0                               ; Untyped                                                                                ;
; L1_PH                         ; 0                               ; Untyped                                                                                ;
; G0_PH                         ; 0                               ; Untyped                                                                                ;
; G1_PH                         ; 0                               ; Untyped                                                                                ;
; G2_PH                         ; 0                               ; Untyped                                                                                ;
; G3_PH                         ; 0                               ; Untyped                                                                                ;
; E0_PH                         ; 0                               ; Untyped                                                                                ;
; E1_PH                         ; 0                               ; Untyped                                                                                ;
; E2_PH                         ; 0                               ; Untyped                                                                                ;
; E3_PH                         ; 0                               ; Untyped                                                                                ;
; M_PH                          ; 0                               ; Untyped                                                                                ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                                                ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                                                ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                                                ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                                                ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                                                ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                                                ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                                                ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                                                ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                                                ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                                                ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                                                ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                                                ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                                                ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                                                ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                                                ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                                                ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                                                ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                                                ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                                                ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                                                ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                                                ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                                                ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                                                ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                                                ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                                                ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                                                ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                                                ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                                                ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                                                ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                                                ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                                                ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                                                ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                                                ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                                                ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                                                ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                                                ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                                                ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                                                ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                                                ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                                                ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                                                ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                                                ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                                                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                                                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                                                ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                                                ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                                                ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                                                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                                                ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                                                ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                                                ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                                                ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                                                ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                                                ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                                                ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                                                ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                                                ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                                                ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                                                ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                                                ;
; CBXI_PARAMETER                ; MAX10_ADC_PLL_altpll            ; Untyped                                                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                                                ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                                                ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                                                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                                                         ;
+-------------------------------+---------------------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                      ;
; num_ch                      ; 1     ; Signed Integer                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                        ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                              ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                              ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                              ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                              ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                              ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                      ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                              ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                              ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                              ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                                                                              ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                              ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                              ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                      ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                      ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                      ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                      ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                      ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                      ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                      ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                      ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                      ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                      ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                      ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                      ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                      ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                      ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                      ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                      ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                      ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                       ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                  ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                        ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                        ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                                      ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                                                         ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                                                                         ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; CSD_LENGTH       ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; CSD_SLOT_0       ; 00001 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_1       ; 00010 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_2       ; 00011 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_3       ; 00100 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_4       ; 00101 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_5       ; 00110 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_6       ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_7       ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_8       ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_9       ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_10      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_11      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_12      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_13      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_14      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_15      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_16      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_17      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_18      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_19      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_20      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_21      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_22      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_23      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_24      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_25      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_26      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_27      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_28      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_29      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_30      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_31      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_32      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_33      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_34      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_35      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_36      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_37      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_38      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_39      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_40      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_41      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_42      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_43      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_44      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_45      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_46      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_47      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_48      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_49      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_50      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_51      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_52      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_53      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_54      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_55      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_56      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_57      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_58      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_59      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_60      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_61      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_62      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_63      ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_0_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_1_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_2_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_3_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_4_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_5_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_6_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_7_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_8_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_9_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_10_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_11_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_12_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_13_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_14_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_15_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_16_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_17_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_18_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_19_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_20_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_21_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_22_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_23_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_24_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_25_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_26_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_27_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_28_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_29_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_30_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_31_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_32_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_33_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_34_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_35_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_36_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_37_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_38_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_39_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_40_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_41_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_42_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_43_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_44_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_45_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_46_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_47_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_48_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_49_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_50_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_51_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_52_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_53_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_54_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_55_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_56_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_57_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_58_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_59_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_60_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_61_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_62_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
; CSD_SLOT_63_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CSD_LENGTH     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; CSD_ASIZE      ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; CSD_SLOT_0     ; 00001 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_1     ; 00010 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_2     ; 00011 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_3     ; 00100 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_4     ; 00101 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_5     ; 00110 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_6     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_7     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_8     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_9     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_10    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_11    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_12    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_13    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_14    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_15    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_16    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_17    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_18    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_19    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_20    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_21    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_22    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_23    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_24    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_25    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_26    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_27    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_28    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_29    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_30    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_31    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_32    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_33    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_34    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_35    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_36    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_37    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_38    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_39    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_40    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_41    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_42    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_43    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_44    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_45    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_46    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_47    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_48    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_49    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_50    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_51    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_52    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_53    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_54    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_55    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_56    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_57    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_58    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_59    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_60    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_61    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_62    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
; CSD_SLOT_63    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                               ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE  ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; RSP_DATA_WIDTH ; 12    ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_v5s1      ; Untyped                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_filter:fir_inst ;
+-------------------+-------+--------------------------------------+
; Parameter Name    ; Value ; Type                                 ;
+-------------------+-------+--------------------------------------+
; NUM_TAPS          ; 101   ; Signed Integer                       ;
; COEFFICIENT_WIDTH ; 16    ; Signed Integer                       ;
; INPUT_WIDTH       ; 12    ; Signed Integer                       ;
; OUTPUT_WIDTH      ; 12    ; Signed Integer                       ;
; ACCUMULATOR_WIDTH ; 35    ; Signed Integer                       ;
+-------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:uart_inst ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                     ;
; baud_rate      ; 1000000  ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                       ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                           ;
; Entity Instance               ; de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                                                               ;
; Entity Instance            ; de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; HighPass_FIR       ; HighPass_FIR       ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                                                                                   ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                              ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmd_ready_2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; cmd_valid_2   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; cmd_channel_2 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; cmd_sop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; cmd_eop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                  ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                  ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core" ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                                          ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; sample_store_csr_address[5..4]    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; sample_store_csr_writedata[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; sample_store_csr_writedata[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; sample_store_csr_readdata[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; sequencer_csr_address             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; sequencer_csr_read                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; sequencer_csr_writedata[31..1]    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; sequencer_csr_writedata[0]        ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; sequencer_csr_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0" ;
+----------+--------+----------+---------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                 ;
+----------+--------+----------+---------------------------------------------------------+
; ADC_SCLK ; Output ; Info     ; Explicitly unconnected                                  ;
; ADC_CS_N ; Output ; Info     ; Explicitly unconnected                                  ;
; ADC_DOUT ; Input  ; Info     ; Stuck at GND                                            ;
; ADC_DIN  ; Output ; Info     ; Explicitly unconnected                                  ;
+----------+--------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10_lite_adc:adc_inst"                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; CH1  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CH2  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CH3  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CH4  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CH5  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CH6  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CH7  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri Jun 20 23:41:09 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HighPass_FIR -c HighPass_FIR --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/de10_lite_adc.v
    Info (12023): Found entity 1: de10_lite_adc File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/de10_lite_adc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_sample_store.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v
    Info (12023): Found entity 1: DE10_Lite_ADC_Core_modular_adc_0 File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_adc/synthesis/submodules/de10_lite_adc_adc_mega_0.v
    Info (12023): Found entity 1: de10_lite_adc_adc_mega_0 File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/de10_lite_adc_adc_mega_0.v Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file HighPass_FIR.vhd
    Info (12022): Found design unit 1: HighPass_FIR-rtl File: /mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd Line: 20
    Info (12023): Found entity 1: HighPass_FIR File: /mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tx_packet_gen.vhd
    Info (12022): Found design unit 1: tx_packet_gen-rtl File: /mount/hanz/Data/PKT/project/HighPass_FIR/tx_packet_gen.vhd Line: 18
    Info (12023): Found entity 1: tx_packet_gen File: /mount/hanz/Data/PKT/project/HighPass_FIR/tx_packet_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fir_filter.vhd
    Info (12022): Found design unit 1: fir_filter-rtl File: /mount/hanz/Data/PKT/project/HighPass_FIR/fir_filter.vhd Line: 32
    Info (12023): Found entity 1: fir_filter File: /mount/hanz/Data/PKT/project/HighPass_FIR/fir_filter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx.vhd
    Info (12022): Found design unit 1: uart_tx-rtl File: /mount/hanz/Data/PKT/project/HighPass_FIR/uart_tx.vhd Line: 25
    Info (12023): Found entity 1: uart_tx File: /mount/hanz/Data/PKT/project/HighPass_FIR/uart_tx.vhd Line: 5
Warning (12019): Can't analyze file -- file HighPass_FIR_tb.vhd is missing
Info (12127): Elaborating entity "HighPass_FIR" for the top level hierarchy
Info (12128): Elaborating entity "de10_lite_adc" for hierarchy "de10_lite_adc:adc_inst" File: /mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd Line: 127
Info (12128): Elaborating entity "de10_lite_adc_adc_mega_0" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/de10_lite_adc.v Line: 41
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/de10_lite_adc_adc_mega_0.v Line: 58
Info (12128): Elaborating entity "altpll" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12130): Elaborated megafunction instantiation "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12133): Instantiated megafunction "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" with the following parameter: File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MAX10_ADC_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/MAX10_ADC_PLL_altpll.v
    Info (12023): Found entity 1: MAX10_ADC_PLL_altpll File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/MAX10_ADC_PLL_altpll.v Line: 30
Info (12128): Elaborating entity "MAX10_ADC_PLL_altpll" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated" File: /mount/hanz/Data/PKT/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DE10_Lite_ADC_Core_modular_adc_0" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 179
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 118
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object "sync_ctrl_state_nxt" assigned a value but never read File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 83
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12130): Elaborated megafunction instantiation "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12133): Instantiated megafunction "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 957
Info (12128): Elaborating entity "scfifo" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12130): Elaborated megafunction instantiation "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12133): Instantiated megafunction "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: /mount/hanz/Data/PKT/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_control.v Line: 165
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 186
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 204
Info (12128): Elaborating entity "altera_modular_adc_sequencer" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 269
Info (12128): Elaborating entity "altera_modular_adc_sequencer_csr" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 227
Info (12128): Elaborating entity "altera_modular_adc_sequencer_ctrl" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 317
Info (12128): Elaborating entity "altera_modular_adc_sample_store" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 288
Info (12128): Elaborating entity "altera_modular_adc_sample_store_ram" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_sample_store.v Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12130): Elaborated megafunction instantiation "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12133): Instantiated megafunction "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" with the following parameter: File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf
    Info (12023): Found entity 1: altsyncram_v5s1 File: /mount/hanz/Data/PKT/project/HighPass_FIR/db/altsyncram_v5s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v5s1" for hierarchy "de10_lite_adc:adc_inst|de10_lite_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated" File: /mount/hanz/Data/PKT/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir_filter" for hierarchy "fir_filter:fir_inst" File: /mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd Line: 134
Info (12128): Elaborating entity "tx_packet_gen" for hierarchy "tx_packet_gen:packet_inst" File: /mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd Line: 145
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_inst" File: /mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd Line: 158
Warning (12030): Port "clk" on the entity instantiation of "adc_pll" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic. File: /mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 786 megabytes
    Info: Processing ended: Fri Jun 20 23:41:20 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:38


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in /mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.map.smsg.


