.rtl_screen -top_module {ov5640_hdmi} -include_path {<E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj>} -design_files {<E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/ov5640_hdmi.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/ov5640_dri/cmos_capture_data.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/ov5640_dri/i2c_dri.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/ov5640_dri/i2c_ov5640_rgb565_cfg.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/ov5640_dri/ov5640_dri.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/hdmi_top/asyn_rst_syn.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/hdmi_top/dvi_encoder.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/hdmi_top/dvi_transmitter_top.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/hdmi_top/hdmi_top.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/hdmi_top/serializer_10_to_1.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/hdmi_top/video_driver.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/ddr3_ctrl_top/aq_axi_master.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/ddr3_ctrl_top/ctrl_fifo.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/ddr3_ctrl_top/ddr3_ctrl_top.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/rtl/ddr3_ctrl_top/ddr3_rw_ctrl.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_4_rd_fifo.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_7_rd_fifo.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/rd_fifo/rd_fifo.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/wr_fifo/rtl/ipml_fifo_ctrl_v1_4_wr_fifo.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_7_wr_fifo.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/wr_fifo/wr_fifo.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ipsxb_rst_sync_v1_1.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_0.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_3.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_3.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/pll/ipsxb_ddrphy_pll_v1_0.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/ddr3_ip.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/ddr3_ip/ddr3_ip_ddrphy_top.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/ipcore/pll_clk/pll_clk.v|work>}