module and_gate(a,b,c);
input a,b;
output c;

assign c=a|b;

endmodule



module test;
reg a,b;
wire c;

and_gate object(a,b,c);

initial begin

$display("a\t b\t c");
$monitor("%b\t %b\t %b",a,b,c);

a=0;
b=0;
#10 a=0; b=0;
#10 a=0; b=1;
#10 a=1; b=0;
#10 a=1; b=1;

end
endmodule