;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #206, 60
	ADD 0, 0
	JMN 1, @2
	SLT 1, <2
	MOV -7, <-20
	SUB 421, 1
	CMP 12, @1
	SUB 421, 1
	DAT #-50, <27
	SUB 1, <0
	SUB @6, 12
	ADD 130, 9
	SUB @127, 106
	SUB @6, 12
	SPL 0, <-2
	SLT 1, <2
	SUB 421, 1
	JMN 0, <-2
	JMN 0, <-2
	ADD #206, 60
	JMN 0, <-2
	SLT 1, <2
	ADD #206, 60
	DAT #70, <900
	DAT #70, <900
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SUB @121, @106
	SPL 0, <-2
	SPL 0, <-2
	SUB @127, 106
	CMP -207, <-120
	SPL 0, <-2
	ADD 421, 1
	ADD 0, 0
	ADD 421, 1
	ADD 0, 0
	CMP -207, <-120
	ADD 0, 0
	MOV -7, <-20
	SUB #72, @200
	ADD #0, 0
	DAT #-50, <27
