
Program_v06.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020c8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002250  08002250  00012250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002280  08002280  00012280  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002284  08002284  00012284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000003c  20000000  08002288  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002003c  2**0
                  CONTENTS
  7 .bss          000000ac  2000003c  2000003c  0002003c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000e8  200000e8  0002003c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00009fca  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001a93  00000000  00000000  0002a036  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000d78  00000000  00000000  0002bad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000c70  00000000  00000000  0002c848  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000453a  00000000  00000000  0002d4b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000042b8  00000000  00000000  000319f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00035caa  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003a04  00000000  00000000  00035d28  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003972c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000003c 	.word	0x2000003c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002238 	.word	0x08002238

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000040 	.word	0x20000040
 80001c4:	08002238 	.word	0x08002238

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800028c:	b480      	push	{r7}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000296:	2300      	movs	r3, #0
 8000298:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800029a:	2300      	movs	r3, #0
 800029c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	685b      	ldr	r3, [r3, #4]
 80002a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80002aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002ae:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	791b      	ldrb	r3, [r3, #4]
 80002b4:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80002b6:	683b      	ldr	r3, [r7, #0]
 80002b8:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002ba:	4313      	orrs	r3, r2
 80002bc:	68fa      	ldr	r2, [r7, #12]
 80002be:	4313      	orrs	r3, r2
 80002c0:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	68fa      	ldr	r2, [r7, #12]
 80002c6:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	689b      	ldr	r3, [r3, #8]
 80002cc:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80002ce:	68fa      	ldr	r2, [r7, #12]
 80002d0:	4b18      	ldr	r3, [pc, #96]	; (8000334 <ADC_Init+0xa8>)
 80002d2:	4013      	ands	r3, r2
 80002d4:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002d6:	683b      	ldr	r3, [r7, #0]
 80002d8:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80002da:	683b      	ldr	r3, [r7, #0]
 80002dc:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002de:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80002e4:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80002e6:	683b      	ldr	r3, [r7, #0]
 80002e8:	795b      	ldrb	r3, [r3, #5]
 80002ea:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002ec:	4313      	orrs	r3, r2
 80002ee:	68fa      	ldr	r2, [r7, #12]
 80002f0:	4313      	orrs	r3, r2
 80002f2:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	68fa      	ldr	r2, [r7, #12]
 80002f8:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000306:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	7d1b      	ldrb	r3, [r3, #20]
 800030c:	3b01      	subs	r3, #1
 800030e:	b2da      	uxtb	r2, r3
 8000310:	7afb      	ldrb	r3, [r7, #11]
 8000312:	4313      	orrs	r3, r2
 8000314:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000316:	7afb      	ldrb	r3, [r7, #11]
 8000318:	051b      	lsls	r3, r3, #20
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	4313      	orrs	r3, r2
 800031e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	68fa      	ldr	r2, [r7, #12]
 8000324:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000326:	bf00      	nop
 8000328:	3714      	adds	r7, #20
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	c0fff7fd 	.word	0xc0fff7fd

08000338 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000338:	b480      	push	{r7}
 800033a:	b085      	sub	sp, #20
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000340:	2300      	movs	r3, #0
 8000342:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000344:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <ADC_CommonInit+0x48>)
 8000346:	685b      	ldr	r3, [r3, #4]
 8000348:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 800034a:	68fa      	ldr	r2, [r7, #12]
 800034c:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <ADC_CommonInit+0x4c>)
 800034e:	4013      	ands	r3, r2
 8000350:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800035a:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000360:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000366:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000368:	68fa      	ldr	r2, [r7, #12]
 800036a:	4313      	orrs	r3, r2
 800036c:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 800036e:	4a04      	ldr	r2, [pc, #16]	; (8000380 <ADC_CommonInit+0x48>)
 8000370:	68fb      	ldr	r3, [r7, #12]
 8000372:	6053      	str	r3, [r2, #4]
}
 8000374:	bf00      	nop
 8000376:	3714      	adds	r7, #20
 8000378:	46bd      	mov	sp, r7
 800037a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037e:	4770      	bx	lr
 8000380:	40012300 	.word	0x40012300
 8000384:	fffc30e0 	.word	0xfffc30e0

08000388 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
 8000390:	460b      	mov	r3, r1
 8000392:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000394:	78fb      	ldrb	r3, [r7, #3]
 8000396:	2b00      	cmp	r3, #0
 8000398:	d006      	beq.n	80003a8 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	689b      	ldr	r3, [r3, #8]
 800039e:	f043 0201 	orr.w	r2, r3, #1
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80003a6:	e005      	b.n	80003b4 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	689b      	ldr	r3, [r3, #8]
 80003ac:	f023 0201 	bic.w	r2, r3, #1
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	609a      	str	r2, [r3, #8]
}
 80003b4:	bf00      	nop
 80003b6:	370c      	adds	r7, #12
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr

080003c0 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80003c0:	b480      	push	{r7}
 80003c2:	b085      	sub	sp, #20
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	4608      	mov	r0, r1
 80003ca:	4611      	mov	r1, r2
 80003cc:	461a      	mov	r2, r3
 80003ce:	4603      	mov	r3, r0
 80003d0:	70fb      	strb	r3, [r7, #3]
 80003d2:	460b      	mov	r3, r1
 80003d4:	70bb      	strb	r3, [r7, #2]
 80003d6:	4613      	mov	r3, r2
 80003d8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80003da:	2300      	movs	r3, #0
 80003dc:	60fb      	str	r3, [r7, #12]
 80003de:	2300      	movs	r3, #0
 80003e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80003e2:	78fb      	ldrb	r3, [r7, #3]
 80003e4:	2b09      	cmp	r3, #9
 80003e6:	d923      	bls.n	8000430 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	68db      	ldr	r3, [r3, #12]
 80003ec:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80003ee:	78fb      	ldrb	r3, [r7, #3]
 80003f0:	f1a3 020a 	sub.w	r2, r3, #10
 80003f4:	4613      	mov	r3, r2
 80003f6:	005b      	lsls	r3, r3, #1
 80003f8:	4413      	add	r3, r2
 80003fa:	2207      	movs	r2, #7
 80003fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000400:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000402:	68bb      	ldr	r3, [r7, #8]
 8000404:	43db      	mvns	r3, r3
 8000406:	68fa      	ldr	r2, [r7, #12]
 8000408:	4013      	ands	r3, r2
 800040a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800040c:	7879      	ldrb	r1, [r7, #1]
 800040e:	78fb      	ldrb	r3, [r7, #3]
 8000410:	f1a3 020a 	sub.w	r2, r3, #10
 8000414:	4613      	mov	r3, r2
 8000416:	005b      	lsls	r3, r3, #1
 8000418:	4413      	add	r3, r2
 800041a:	fa01 f303 	lsl.w	r3, r1, r3
 800041e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000420:	68fa      	ldr	r2, [r7, #12]
 8000422:	68bb      	ldr	r3, [r7, #8]
 8000424:	4313      	orrs	r3, r2
 8000426:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	68fa      	ldr	r2, [r7, #12]
 800042c:	60da      	str	r2, [r3, #12]
 800042e:	e01e      	b.n	800046e <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	691b      	ldr	r3, [r3, #16]
 8000434:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000436:	78fa      	ldrb	r2, [r7, #3]
 8000438:	4613      	mov	r3, r2
 800043a:	005b      	lsls	r3, r3, #1
 800043c:	4413      	add	r3, r2
 800043e:	2207      	movs	r2, #7
 8000440:	fa02 f303 	lsl.w	r3, r2, r3
 8000444:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000446:	68bb      	ldr	r3, [r7, #8]
 8000448:	43db      	mvns	r3, r3
 800044a:	68fa      	ldr	r2, [r7, #12]
 800044c:	4013      	ands	r3, r2
 800044e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000450:	7879      	ldrb	r1, [r7, #1]
 8000452:	78fa      	ldrb	r2, [r7, #3]
 8000454:	4613      	mov	r3, r2
 8000456:	005b      	lsls	r3, r3, #1
 8000458:	4413      	add	r3, r2
 800045a:	fa01 f303 	lsl.w	r3, r1, r3
 800045e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000460:	68fa      	ldr	r2, [r7, #12]
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	4313      	orrs	r3, r2
 8000466:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	68fa      	ldr	r2, [r7, #12]
 800046c:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800046e:	78bb      	ldrb	r3, [r7, #2]
 8000470:	2b06      	cmp	r3, #6
 8000472:	d821      	bhi.n	80004b8 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000478:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 800047a:	78bb      	ldrb	r3, [r7, #2]
 800047c:	1e5a      	subs	r2, r3, #1
 800047e:	4613      	mov	r3, r2
 8000480:	009b      	lsls	r3, r3, #2
 8000482:	4413      	add	r3, r2
 8000484:	221f      	movs	r2, #31
 8000486:	fa02 f303 	lsl.w	r3, r2, r3
 800048a:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	43db      	mvns	r3, r3
 8000490:	68fa      	ldr	r2, [r7, #12]
 8000492:	4013      	ands	r3, r2
 8000494:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000496:	78f9      	ldrb	r1, [r7, #3]
 8000498:	78bb      	ldrb	r3, [r7, #2]
 800049a:	1e5a      	subs	r2, r3, #1
 800049c:	4613      	mov	r3, r2
 800049e:	009b      	lsls	r3, r3, #2
 80004a0:	4413      	add	r3, r2
 80004a2:	fa01 f303 	lsl.w	r3, r1, r3
 80004a6:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80004a8:	68fa      	ldr	r2, [r7, #12]
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	4313      	orrs	r3, r2
 80004ae:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	68fa      	ldr	r2, [r7, #12]
 80004b4:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80004b6:	e047      	b.n	8000548 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80004b8:	78bb      	ldrb	r3, [r7, #2]
 80004ba:	2b0c      	cmp	r3, #12
 80004bc:	d821      	bhi.n	8000502 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004c2:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 80004c4:	78bb      	ldrb	r3, [r7, #2]
 80004c6:	1fda      	subs	r2, r3, #7
 80004c8:	4613      	mov	r3, r2
 80004ca:	009b      	lsls	r3, r3, #2
 80004cc:	4413      	add	r3, r2
 80004ce:	221f      	movs	r2, #31
 80004d0:	fa02 f303 	lsl.w	r3, r2, r3
 80004d4:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 80004d6:	68bb      	ldr	r3, [r7, #8]
 80004d8:	43db      	mvns	r3, r3
 80004da:	68fa      	ldr	r2, [r7, #12]
 80004dc:	4013      	ands	r3, r2
 80004de:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80004e0:	78f9      	ldrb	r1, [r7, #3]
 80004e2:	78bb      	ldrb	r3, [r7, #2]
 80004e4:	1fda      	subs	r2, r3, #7
 80004e6:	4613      	mov	r3, r2
 80004e8:	009b      	lsls	r3, r3, #2
 80004ea:	4413      	add	r3, r2
 80004ec:	fa01 f303 	lsl.w	r3, r1, r3
 80004f0:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80004f2:	68fa      	ldr	r2, [r7, #12]
 80004f4:	68bb      	ldr	r3, [r7, #8]
 80004f6:	4313      	orrs	r3, r2
 80004f8:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	68fa      	ldr	r2, [r7, #12]
 80004fe:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000500:	e022      	b.n	8000548 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000506:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000508:	78bb      	ldrb	r3, [r7, #2]
 800050a:	f1a3 020d 	sub.w	r2, r3, #13
 800050e:	4613      	mov	r3, r2
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	4413      	add	r3, r2
 8000514:	221f      	movs	r2, #31
 8000516:	fa02 f303 	lsl.w	r3, r2, r3
 800051a:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	43db      	mvns	r3, r3
 8000520:	68fa      	ldr	r2, [r7, #12]
 8000522:	4013      	ands	r3, r2
 8000524:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000526:	78f9      	ldrb	r1, [r7, #3]
 8000528:	78bb      	ldrb	r3, [r7, #2]
 800052a:	f1a3 020d 	sub.w	r2, r3, #13
 800052e:	4613      	mov	r3, r2
 8000530:	009b      	lsls	r3, r3, #2
 8000532:	4413      	add	r3, r2
 8000534:	fa01 f303 	lsl.w	r3, r1, r3
 8000538:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800053a:	68fa      	ldr	r2, [r7, #12]
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	4313      	orrs	r3, r2
 8000540:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	68fa      	ldr	r2, [r7, #12]
 8000546:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000548:	bf00      	nop
 800054a:	3714      	adds	r7, #20
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr

08000554 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	689b      	ldr	r3, [r3, #8]
 8000560:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	609a      	str	r2, [r3, #8]
}
 8000568:	bf00      	nop
 800056a:	370c      	adds	r7, #12
 800056c:	46bd      	mov	sp, r7
 800056e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000572:	4770      	bx	lr

08000574 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
 800057c:	460b      	mov	r3, r1
 800057e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000580:	78fb      	ldrb	r3, [r7, #3]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d006      	beq.n	8000594 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	689b      	ldr	r3, [r3, #8]
 800058a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 8000592:	e005      	b.n	80005a0 <ADC_DMACmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	689b      	ldr	r3, [r3, #8]
 8000598:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	609a      	str	r2, [r3, #8]
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80005b8:	78fb      	ldrb	r3, [r7, #3]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d006      	beq.n	80005cc <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 80005ca:	e005      	b.n	80005d8 <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	609a      	str	r2, [r3, #8]
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	460b      	mov	r3, r1
 80005ee:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80005f0:	2300      	movs	r3, #0
 80005f2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80005f4:	4b08      	ldr	r3, [pc, #32]	; (8000618 <DAC_SetChannel1Data+0x34>)
 80005f6:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80005f8:	68fa      	ldr	r2, [r7, #12]
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	4413      	add	r3, r2
 80005fe:	3308      	adds	r3, #8
 8000600:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	461a      	mov	r2, r3
 8000606:	887b      	ldrh	r3, [r7, #2]
 8000608:	6013      	str	r3, [r2, #0]
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	40007400 	.word	0x40007400

0800061c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800061c:	b480      	push	{r7}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000626:	2300      	movs	r3, #0
 8000628:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000630:	68fa      	ldr	r2, [r7, #12]
 8000632:	4b25      	ldr	r3, [pc, #148]	; (80006c8 <DMA_Init+0xac>)
 8000634:	4013      	ands	r3, r2
 8000636:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000642:	683b      	ldr	r3, [r7, #0]
 8000644:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000646:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800064e:	683b      	ldr	r3, [r7, #0]
 8000650:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000652:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	6a1b      	ldr	r3, [r3, #32]
 8000658:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800065e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000664:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800066a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000670:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000672:	68fa      	ldr	r2, [r7, #12]
 8000674:	4313      	orrs	r3, r2
 8000676:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	68fa      	ldr	r2, [r7, #12]
 800067c:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	695b      	ldr	r3, [r3, #20]
 8000682:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	f023 0307 	bic.w	r3, r3, #7
 800068a:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000694:	4313      	orrs	r3, r2
 8000696:	68fa      	ldr	r2, [r7, #12]
 8000698:	4313      	orrs	r3, r2
 800069a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	68fa      	ldr	r2, [r7, #12]
 80006a0:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	691a      	ldr	r2, [r3, #16]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	685a      	ldr	r2, [r3, #4]
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	689a      	ldr	r2, [r3, #8]
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	60da      	str	r2, [r3, #12]
}
 80006ba:	bf00      	nop
 80006bc:	3714      	adds	r7, #20
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	f01c803f 	.word	0xf01c803f

080006cc <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	460b      	mov	r3, r1
 80006d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006d8:	78fb      	ldrb	r3, [r7, #3]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d006      	beq.n	80006ec <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	f043 0201 	orr.w	r2, r3, #1
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80006ea:	e005      	b.n	80006f8 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f023 0201 	bic.w	r2, r3, #1
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	601a      	str	r2, [r3, #0]
}
 80006f8:	bf00      	nop
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr

08000704 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 800070c:	2300      	movs	r3, #0
 800070e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f003 0301 	and.w	r3, r3, #1
 8000718:	2b00      	cmp	r3, #0
 800071a:	d002      	beq.n	8000722 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 800071c:	2301      	movs	r3, #1
 800071e:	73fb      	strb	r3, [r7, #15]
 8000720:	e001      	b.n	8000726 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000722:	2300      	movs	r3, #0
 8000724:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000726:	7bfb      	ldrb	r3, [r7, #15]
}
 8000728:	4618      	mov	r0, r3
 800072a:	3714      	adds	r7, #20
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr

08000734 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000734:	b480      	push	{r7}
 8000736:	b087      	sub	sp, #28
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800073e:	2300      	movs	r3, #0
 8000740:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000742:	2300      	movs	r3, #0
 8000744:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	4a15      	ldr	r2, [pc, #84]	; (80007a0 <DMA_GetFlagStatus+0x6c>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d802      	bhi.n	8000754 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800074e:	4b15      	ldr	r3, [pc, #84]	; (80007a4 <DMA_GetFlagStatus+0x70>)
 8000750:	613b      	str	r3, [r7, #16]
 8000752:	e001      	b.n	8000758 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000754:	4b14      	ldr	r3, [pc, #80]	; (80007a8 <DMA_GetFlagStatus+0x74>)
 8000756:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800075e:	2b00      	cmp	r3, #0
 8000760:	d003      	beq.n	800076a <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000762:	693b      	ldr	r3, [r7, #16]
 8000764:	685b      	ldr	r3, [r3, #4]
 8000766:	60fb      	str	r3, [r7, #12]
 8000768:	e002      	b.n	8000770 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800076a:	693b      	ldr	r3, [r7, #16]
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000776:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800077a:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 800077c:	68fa      	ldr	r2, [r7, #12]
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	4013      	ands	r3, r2
 8000782:	2b00      	cmp	r3, #0
 8000784:	d002      	beq.n	800078c <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000786:	2301      	movs	r3, #1
 8000788:	75fb      	strb	r3, [r7, #23]
 800078a:	e001      	b.n	8000790 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 800078c:	2300      	movs	r3, #0
 800078e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000790:	7dfb      	ldrb	r3, [r7, #23]
}
 8000792:	4618      	mov	r0, r3
 8000794:	371c      	adds	r7, #28
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	4002640f 	.word	0x4002640f
 80007a4:	40026000 	.word	0x40026000
 80007a8:	40026400 	.word	0x40026400

080007ac <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b085      	sub	sp, #20
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4a10      	ldr	r2, [pc, #64]	; (80007fc <DMA_ClearFlag+0x50>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d802      	bhi.n	80007c4 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80007be:	4b10      	ldr	r3, [pc, #64]	; (8000800 <DMA_ClearFlag+0x54>)
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	e001      	b.n	80007c8 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80007c4:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <DMA_ClearFlag+0x58>)
 80007c6:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d007      	beq.n	80007e2 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80007d8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80007dc:	68fa      	ldr	r2, [r7, #12]
 80007de:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80007e0:	e006      	b.n	80007f0 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80007e8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	6093      	str	r3, [r2, #8]
}
 80007f0:	bf00      	nop
 80007f2:	3714      	adds	r7, #20
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	4002640f 	.word	0x4002640f
 8000800:	40026000 	.word	0x40026000
 8000804:	40026400 	.word	0x40026400

08000808 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000810:	2300      	movs	r3, #0
 8000812:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000814:	4b34      	ldr	r3, [pc, #208]	; (80008e8 <EXTI_Init+0xe0>)
 8000816:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	799b      	ldrb	r3, [r3, #6]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d04f      	beq.n	80008c0 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000820:	4931      	ldr	r1, [pc, #196]	; (80008e8 <EXTI_Init+0xe0>)
 8000822:	4b31      	ldr	r3, [pc, #196]	; (80008e8 <EXTI_Init+0xe0>)
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	43db      	mvns	r3, r3
 800082c:	4013      	ands	r3, r2
 800082e:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000830:	492d      	ldr	r1, [pc, #180]	; (80008e8 <EXTI_Init+0xe0>)
 8000832:	4b2d      	ldr	r3, [pc, #180]	; (80008e8 <EXTI_Init+0xe0>)
 8000834:	685a      	ldr	r2, [r3, #4]
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	43db      	mvns	r3, r3
 800083c:	4013      	ands	r3, r2
 800083e:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	791b      	ldrb	r3, [r3, #4]
 8000844:	461a      	mov	r2, r3
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	4413      	add	r3, r2
 800084a:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	68fa      	ldr	r2, [r7, #12]
 8000850:	6811      	ldr	r1, [r2, #0]
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	6812      	ldr	r2, [r2, #0]
 8000856:	430a      	orrs	r2, r1
 8000858:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800085a:	4923      	ldr	r1, [pc, #140]	; (80008e8 <EXTI_Init+0xe0>)
 800085c:	4b22      	ldr	r3, [pc, #136]	; (80008e8 <EXTI_Init+0xe0>)
 800085e:	689a      	ldr	r2, [r3, #8]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	43db      	mvns	r3, r3
 8000866:	4013      	ands	r3, r2
 8000868:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800086a:	491f      	ldr	r1, [pc, #124]	; (80008e8 <EXTI_Init+0xe0>)
 800086c:	4b1e      	ldr	r3, [pc, #120]	; (80008e8 <EXTI_Init+0xe0>)
 800086e:	68da      	ldr	r2, [r3, #12]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	43db      	mvns	r3, r3
 8000876:	4013      	ands	r3, r2
 8000878:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	795b      	ldrb	r3, [r3, #5]
 800087e:	2b10      	cmp	r3, #16
 8000880:	d10e      	bne.n	80008a0 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000882:	4919      	ldr	r1, [pc, #100]	; (80008e8 <EXTI_Init+0xe0>)
 8000884:	4b18      	ldr	r3, [pc, #96]	; (80008e8 <EXTI_Init+0xe0>)
 8000886:	689a      	ldr	r2, [r3, #8]
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4313      	orrs	r3, r2
 800088e:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000890:	4915      	ldr	r1, [pc, #84]	; (80008e8 <EXTI_Init+0xe0>)
 8000892:	4b15      	ldr	r3, [pc, #84]	; (80008e8 <EXTI_Init+0xe0>)
 8000894:	68da      	ldr	r2, [r3, #12]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4313      	orrs	r3, r2
 800089c:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800089e:	e01d      	b.n	80008dc <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 80008a0:	4b11      	ldr	r3, [pc, #68]	; (80008e8 <EXTI_Init+0xe0>)
 80008a2:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	795b      	ldrb	r3, [r3, #5]
 80008a8:	461a      	mov	r2, r3
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	4413      	add	r3, r2
 80008ae:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	68fa      	ldr	r2, [r7, #12]
 80008b4:	6811      	ldr	r1, [r2, #0]
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	6812      	ldr	r2, [r2, #0]
 80008ba:	430a      	orrs	r2, r1
 80008bc:	601a      	str	r2, [r3, #0]
}
 80008be:	e00d      	b.n	80008dc <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	791b      	ldrb	r3, [r3, #4]
 80008c4:	461a      	mov	r2, r3
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	4413      	add	r3, r2
 80008ca:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	68fa      	ldr	r2, [r7, #12]
 80008d0:	6811      	ldr	r1, [r2, #0]
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	6812      	ldr	r2, [r2, #0]
 80008d6:	43d2      	mvns	r2, r2
 80008d8:	400a      	ands	r2, r1
 80008da:	601a      	str	r2, [r3, #0]
}
 80008dc:	bf00      	nop
 80008de:	3714      	adds	r7, #20
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	40013c00 	.word	0x40013c00

080008ec <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b085      	sub	sp, #20
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80008f4:	2300      	movs	r3, #0
 80008f6:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <EXTI_GetITStatus+0x44>)
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4013      	ands	r3, r2
 8000904:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000906:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <EXTI_GetITStatus+0x44>)
 8000908:	695a      	ldr	r2, [r3, #20]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4013      	ands	r3, r2
 800090e:	2b00      	cmp	r3, #0
 8000910:	d005      	beq.n	800091e <EXTI_GetITStatus+0x32>
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d002      	beq.n	800091e <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 8000918:	2301      	movs	r3, #1
 800091a:	73fb      	strb	r3, [r7, #15]
 800091c:	e001      	b.n	8000922 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 800091e:	2300      	movs	r3, #0
 8000920:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000922:	7bfb      	ldrb	r3, [r7, #15]
}
 8000924:	4618      	mov	r0, r3
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr
 8000930:	40013c00 	.word	0x40013c00

08000934 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 800093c:	4a04      	ldr	r2, [pc, #16]	; (8000950 <EXTI_ClearITPendingBit+0x1c>)
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6153      	str	r3, [r2, #20]
}
 8000942:	bf00      	nop
 8000944:	370c      	adds	r7, #12
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	40013c00 	.word	0x40013c00

08000954 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000954:	b480      	push	{r7}
 8000956:	b087      	sub	sp, #28
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800095e:	2300      	movs	r3, #0
 8000960:	617b      	str	r3, [r7, #20]
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
 8000966:	2300      	movs	r3, #0
 8000968:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800096a:	2300      	movs	r3, #0
 800096c:	617b      	str	r3, [r7, #20]
 800096e:	e076      	b.n	8000a5e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000970:	2201      	movs	r2, #1
 8000972:	697b      	ldr	r3, [r7, #20]
 8000974:	fa02 f303 	lsl.w	r3, r2, r3
 8000978:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	693b      	ldr	r3, [r7, #16]
 8000980:	4013      	ands	r3, r2
 8000982:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000984:	68fa      	ldr	r2, [r7, #12]
 8000986:	693b      	ldr	r3, [r7, #16]
 8000988:	429a      	cmp	r2, r3
 800098a:	d165      	bne.n	8000a58 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	005b      	lsls	r3, r3, #1
 8000994:	2103      	movs	r1, #3
 8000996:	fa01 f303 	lsl.w	r3, r1, r3
 800099a:	43db      	mvns	r3, r3
 800099c:	401a      	ands	r2, r3
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	791b      	ldrb	r3, [r3, #4]
 80009aa:	4619      	mov	r1, r3
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	005b      	lsls	r3, r3, #1
 80009b0:	fa01 f303 	lsl.w	r3, r1, r3
 80009b4:	431a      	orrs	r2, r3
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	791b      	ldrb	r3, [r3, #4]
 80009be:	2b01      	cmp	r3, #1
 80009c0:	d003      	beq.n	80009ca <GPIO_Init+0x76>
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	791b      	ldrb	r3, [r3, #4]
 80009c6:	2b02      	cmp	r3, #2
 80009c8:	d12e      	bne.n	8000a28 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	689a      	ldr	r2, [r3, #8]
 80009ce:	697b      	ldr	r3, [r7, #20]
 80009d0:	005b      	lsls	r3, r3, #1
 80009d2:	2103      	movs	r1, #3
 80009d4:	fa01 f303 	lsl.w	r3, r1, r3
 80009d8:	43db      	mvns	r3, r3
 80009da:	401a      	ands	r2, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	689a      	ldr	r2, [r3, #8]
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	795b      	ldrb	r3, [r3, #5]
 80009e8:	4619      	mov	r1, r3
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	005b      	lsls	r3, r3, #1
 80009ee:	fa01 f303 	lsl.w	r3, r1, r3
 80009f2:	431a      	orrs	r2, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	685a      	ldr	r2, [r3, #4]
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	b29b      	uxth	r3, r3
 8000a00:	4619      	mov	r1, r3
 8000a02:	2301      	movs	r3, #1
 8000a04:	408b      	lsls	r3, r1
 8000a06:	43db      	mvns	r3, r3
 8000a08:	401a      	ands	r2, r3
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	683a      	ldr	r2, [r7, #0]
 8000a14:	7992      	ldrb	r2, [r2, #6]
 8000a16:	4611      	mov	r1, r2
 8000a18:	697a      	ldr	r2, [r7, #20]
 8000a1a:	b292      	uxth	r2, r2
 8000a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a20:	b292      	uxth	r2, r2
 8000a22:	431a      	orrs	r2, r3
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	68da      	ldr	r2, [r3, #12]
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	2103      	movs	r1, #3
 8000a34:	fa01 f303 	lsl.w	r3, r1, r3
 8000a38:	43db      	mvns	r3, r3
 8000a3a:	401a      	ands	r2, r3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	68da      	ldr	r2, [r3, #12]
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	79db      	ldrb	r3, [r3, #7]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	005b      	lsls	r3, r3, #1
 8000a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a52:	431a      	orrs	r2, r3
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	3301      	adds	r3, #1
 8000a5c:	617b      	str	r3, [r7, #20]
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	2b0f      	cmp	r3, #15
 8000a62:	d985      	bls.n	8000970 <GPIO_Init+0x1c>
    }
  }
}
 8000a64:	bf00      	nop
 8000a66:	371c      	adds	r7, #28
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	460b      	mov	r3, r1
 8000a7a:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	691a      	ldr	r2, [r3, #16]
 8000a84:	887b      	ldrh	r3, [r7, #2]
 8000a86:	4013      	ands	r3, r2
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d002      	beq.n	8000a92 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	73fb      	strb	r3, [r7, #15]
 8000a90:	e001      	b.n	8000a96 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000a92:	2300      	movs	r3, #0
 8000a94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	887a      	ldrh	r2, [r7, #2]
 8000ab4:	831a      	strh	r2, [r3, #24]
}
 8000ab6:	bf00      	nop
 8000ab8:	370c      	adds	r7, #12
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr

08000ac2 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	b083      	sub	sp, #12
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	6078      	str	r0, [r7, #4]
 8000aca:	460b      	mov	r3, r1
 8000acc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	887a      	ldrh	r2, [r7, #2]
 8000ad2:	835a      	strh	r2, [r3, #26]
}
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr

08000ae0 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	460b      	mov	r3, r1
 8000aea:	807b      	strh	r3, [r7, #2]
 8000aec:	4613      	mov	r3, r2
 8000aee:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000af0:	2300      	movs	r3, #0
 8000af2:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000af4:	2300      	movs	r3, #0
 8000af6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000af8:	787a      	ldrb	r2, [r7, #1]
 8000afa:	887b      	ldrh	r3, [r7, #2]
 8000afc:	f003 0307 	and.w	r3, r3, #7
 8000b00:	009b      	lsls	r3, r3, #2
 8000b02:	fa02 f303 	lsl.w	r3, r2, r3
 8000b06:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000b08:	887b      	ldrh	r3, [r7, #2]
 8000b0a:	08db      	lsrs	r3, r3, #3
 8000b0c:	b29b      	uxth	r3, r3
 8000b0e:	4618      	mov	r0, r3
 8000b10:	887b      	ldrh	r3, [r7, #2]
 8000b12:	08db      	lsrs	r3, r3, #3
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	461a      	mov	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	3208      	adds	r2, #8
 8000b1c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b20:	887b      	ldrh	r3, [r7, #2]
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	210f      	movs	r1, #15
 8000b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2e:	43db      	mvns	r3, r3
 8000b30:	ea02 0103 	and.w	r1, r2, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	f100 0208 	add.w	r2, r0, #8
 8000b3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000b3e:	887b      	ldrh	r3, [r7, #2]
 8000b40:	08db      	lsrs	r3, r3, #3
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	461a      	mov	r2, r3
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	3208      	adds	r2, #8
 8000b4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000b54:	887b      	ldrh	r3, [r7, #2]
 8000b56:	08db      	lsrs	r3, r3, #3
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	3208      	adds	r2, #8
 8000b60:	68b9      	ldr	r1, [r7, #8]
 8000b62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000b66:	bf00      	nop
 8000b68:	3714      	adds	r7, #20
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
	...

08000b74 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b089      	sub	sp, #36	; 0x24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	61bb      	str	r3, [r7, #24]
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]
 8000b84:	2300      	movs	r3, #0
 8000b86:	61fb      	str	r3, [r7, #28]
 8000b88:	2302      	movs	r3, #2
 8000b8a:	613b      	str	r3, [r7, #16]
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	60fb      	str	r3, [r7, #12]
 8000b90:	2302      	movs	r3, #2
 8000b92:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000b94:	4b47      	ldr	r3, [pc, #284]	; (8000cb4 <RCC_GetClocksFreq+0x140>)
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	f003 030c 	and.w	r3, r3, #12
 8000b9c:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	2b04      	cmp	r3, #4
 8000ba2:	d007      	beq.n	8000bb4 <RCC_GetClocksFreq+0x40>
 8000ba4:	2b08      	cmp	r3, #8
 8000ba6:	d009      	beq.n	8000bbc <RCC_GetClocksFreq+0x48>
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d13d      	bne.n	8000c28 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	4a42      	ldr	r2, [pc, #264]	; (8000cb8 <RCC_GetClocksFreq+0x144>)
 8000bb0:	601a      	str	r2, [r3, #0]
      break;
 8000bb2:	e03d      	b.n	8000c30 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4a41      	ldr	r2, [pc, #260]	; (8000cbc <RCC_GetClocksFreq+0x148>)
 8000bb8:	601a      	str	r2, [r3, #0]
      break;
 8000bba:	e039      	b.n	8000c30 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000bbc:	4b3d      	ldr	r3, [pc, #244]	; (8000cb4 <RCC_GetClocksFreq+0x140>)
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	0d9b      	lsrs	r3, r3, #22
 8000bc2:	f003 0301 	and.w	r3, r3, #1
 8000bc6:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bc8:	4b3a      	ldr	r3, [pc, #232]	; (8000cb4 <RCC_GetClocksFreq+0x140>)
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000bd0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d00c      	beq.n	8000bf2 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000bd8:	4a38      	ldr	r2, [pc, #224]	; (8000cbc <RCC_GetClocksFreq+0x148>)
 8000bda:	68bb      	ldr	r3, [r7, #8]
 8000bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000be0:	4a34      	ldr	r2, [pc, #208]	; (8000cb4 <RCC_GetClocksFreq+0x140>)
 8000be2:	6852      	ldr	r2, [r2, #4]
 8000be4:	0992      	lsrs	r2, r2, #6
 8000be6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000bea:	fb02 f303 	mul.w	r3, r2, r3
 8000bee:	61fb      	str	r3, [r7, #28]
 8000bf0:	e00b      	b.n	8000c0a <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000bf2:	4a31      	ldr	r2, [pc, #196]	; (8000cb8 <RCC_GetClocksFreq+0x144>)
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bfa:	4a2e      	ldr	r2, [pc, #184]	; (8000cb4 <RCC_GetClocksFreq+0x140>)
 8000bfc:	6852      	ldr	r2, [r2, #4]
 8000bfe:	0992      	lsrs	r2, r2, #6
 8000c00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000c04:	fb02 f303 	mul.w	r3, r2, r3
 8000c08:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000c0a:	4b2a      	ldr	r3, [pc, #168]	; (8000cb4 <RCC_GetClocksFreq+0x140>)
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	0c1b      	lsrs	r3, r3, #16
 8000c10:	f003 0303 	and.w	r3, r3, #3
 8000c14:	3301      	adds	r3, #1
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000c1a:	69fa      	ldr	r2, [r7, #28]
 8000c1c:	693b      	ldr	r3, [r7, #16]
 8000c1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	601a      	str	r2, [r3, #0]
      break;
 8000c26:	e003      	b.n	8000c30 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	4a23      	ldr	r2, [pc, #140]	; (8000cb8 <RCC_GetClocksFreq+0x144>)
 8000c2c:	601a      	str	r2, [r3, #0]
      break;
 8000c2e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000c30:	4b20      	ldr	r3, [pc, #128]	; (8000cb4 <RCC_GetClocksFreq+0x140>)
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c38:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000c3a:	69bb      	ldr	r3, [r7, #24]
 8000c3c:	091b      	lsrs	r3, r3, #4
 8000c3e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000c40:	4a1f      	ldr	r2, [pc, #124]	; (8000cc0 <RCC_GetClocksFreq+0x14c>)
 8000c42:	69bb      	ldr	r3, [r7, #24]
 8000c44:	4413      	add	r3, r2
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	40da      	lsrs	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000c58:	4b16      	ldr	r3, [pc, #88]	; (8000cb4 <RCC_GetClocksFreq+0x140>)
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000c60:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000c62:	69bb      	ldr	r3, [r7, #24]
 8000c64:	0a9b      	lsrs	r3, r3, #10
 8000c66:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000c68:	4a15      	ldr	r2, [pc, #84]	; (8000cc0 <RCC_GetClocksFreq+0x14c>)
 8000c6a:	69bb      	ldr	r3, [r7, #24]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	685a      	ldr	r2, [r3, #4]
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	40da      	lsrs	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000c80:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <RCC_GetClocksFreq+0x140>)
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000c88:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	0b5b      	lsrs	r3, r3, #13
 8000c8e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000c90:	4a0b      	ldr	r2, [pc, #44]	; (8000cc0 <RCC_GetClocksFreq+0x14c>)
 8000c92:	69bb      	ldr	r3, [r7, #24]
 8000c94:	4413      	add	r3, r2
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	685a      	ldr	r2, [r3, #4]
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	40da      	lsrs	r2, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	60da      	str	r2, [r3, #12]
}
 8000ca8:	bf00      	nop
 8000caa:	3724      	adds	r7, #36	; 0x24
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr
 8000cb4:	40023800 	.word	0x40023800
 8000cb8:	00f42400 	.word	0x00f42400
 8000cbc:	007a1200 	.word	0x007a1200
 8000cc0:	20000000 	.word	0x20000000

08000cc4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	460b      	mov	r3, r1
 8000cce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000cd0:	78fb      	ldrb	r3, [r7, #3]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d006      	beq.n	8000ce4 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000cd6:	490a      	ldr	r1, [pc, #40]	; (8000d00 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000cd8:	4b09      	ldr	r3, [pc, #36]	; (8000d00 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000cda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000ce2:	e006      	b.n	8000cf2 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000ce4:	4906      	ldr	r1, [pc, #24]	; (8000d00 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000ce6:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000ce8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	43db      	mvns	r3, r3
 8000cee:	4013      	ands	r3, r2
 8000cf0:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000cf2:	bf00      	nop
 8000cf4:	370c      	adds	r7, #12
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	40023800 	.word	0x40023800

08000d04 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	460b      	mov	r3, r1
 8000d0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d10:	78fb      	ldrb	r3, [r7, #3]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d006      	beq.n	8000d24 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000d16:	490a      	ldr	r1, [pc, #40]	; (8000d40 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d18:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000d22:	e006      	b.n	8000d32 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000d24:	4906      	ldr	r1, [pc, #24]	; (8000d40 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d26:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	43db      	mvns	r3, r3
 8000d2e:	4013      	ands	r3, r2
 8000d30:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000d32:	bf00      	nop
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	40023800 	.word	0x40023800

08000d44 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d50:	78fb      	ldrb	r3, [r7, #3]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d006      	beq.n	8000d64 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000d56:	490a      	ldr	r1, [pc, #40]	; (8000d80 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d58:	4b09      	ldr	r3, [pc, #36]	; (8000d80 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000d62:	e006      	b.n	8000d72 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000d64:	4906      	ldr	r1, [pc, #24]	; (8000d80 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d66:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	4013      	ands	r3, r2
 8000d70:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000d72:	bf00      	nop
 8000d74:	370c      	adds	r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	40023800 	.word	0x40023800

08000d84 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	460b      	mov	r3, r1
 8000d8e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	887a      	ldrh	r2, [r7, #2]
 8000d94:	819a      	strh	r2, [r3, #12]
}
 8000d96:	bf00      	nop
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr

08000da2 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000da2:	b480      	push	{r7}
 8000da4:	b085      	sub	sp, #20
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
 8000daa:	460b      	mov	r3, r1
 8000dac:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000dae:	2300      	movs	r3, #0
 8000db0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	891b      	ldrh	r3, [r3, #8]
 8000db6:	b29a      	uxth	r2, r3
 8000db8:	887b      	ldrh	r3, [r7, #2]
 8000dba:	4013      	ands	r3, r2
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d002      	beq.n	8000dc8 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	73fb      	strb	r3, [r7, #15]
 8000dc6:	e001      	b.n	8000dcc <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3714      	adds	r7, #20
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
	...

08000ddc <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8000ddc:	b490      	push	{r4, r7}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	460a      	mov	r2, r1
 8000de6:	71fb      	strb	r3, [r7, #7]
 8000de8:	4613      	mov	r3, r2
 8000dea:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000dec:	2300      	movs	r3, #0
 8000dee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8000df0:	79bb      	ldrb	r3, [r7, #6]
 8000df2:	f003 0303 	and.w	r3, r3, #3
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	220f      	movs	r2, #15
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8000e00:	4916      	ldr	r1, [pc, #88]	; (8000e5c <SYSCFG_EXTILineConfig+0x80>)
 8000e02:	79bb      	ldrb	r3, [r7, #6]
 8000e04:	089b      	lsrs	r3, r3, #2
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	4618      	mov	r0, r3
 8000e0a:	4a14      	ldr	r2, [pc, #80]	; (8000e5c <SYSCFG_EXTILineConfig+0x80>)
 8000e0c:	79bb      	ldrb	r3, [r7, #6]
 8000e0e:	089b      	lsrs	r3, r3, #2
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	3302      	adds	r3, #2
 8000e14:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	43db      	mvns	r3, r3
 8000e1c:	401a      	ands	r2, r3
 8000e1e:	1c83      	adds	r3, r0, #2
 8000e20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000e24:	480d      	ldr	r0, [pc, #52]	; (8000e5c <SYSCFG_EXTILineConfig+0x80>)
 8000e26:	79bb      	ldrb	r3, [r7, #6]
 8000e28:	089b      	lsrs	r3, r3, #2
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	461c      	mov	r4, r3
 8000e2e:	4a0b      	ldr	r2, [pc, #44]	; (8000e5c <SYSCFG_EXTILineConfig+0x80>)
 8000e30:	79bb      	ldrb	r3, [r7, #6]
 8000e32:	089b      	lsrs	r3, r3, #2
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	3302      	adds	r3, #2
 8000e38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e3c:	79f9      	ldrb	r1, [r7, #7]
 8000e3e:	79bb      	ldrb	r3, [r7, #6]
 8000e40:	f003 0303 	and.w	r3, r3, #3
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4a:	431a      	orrs	r2, r3
 8000e4c:	1ca3      	adds	r3, r4, #2
 8000e4e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000e52:	bf00      	nop
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc90      	pop	{r4, r7}
 8000e5a:	4770      	bx	lr
 8000e5c:	40013800 	.word	0x40013800

08000e60 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	881b      	ldrh	r3, [r3, #0]
 8000e72:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4a29      	ldr	r2, [pc, #164]	; (8000f1c <TIM_TimeBaseInit+0xbc>)
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d013      	beq.n	8000ea4 <TIM_TimeBaseInit+0x44>
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	4a28      	ldr	r2, [pc, #160]	; (8000f20 <TIM_TimeBaseInit+0xc0>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d00f      	beq.n	8000ea4 <TIM_TimeBaseInit+0x44>
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e8a:	d00b      	beq.n	8000ea4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4a25      	ldr	r2, [pc, #148]	; (8000f24 <TIM_TimeBaseInit+0xc4>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d007      	beq.n	8000ea4 <TIM_TimeBaseInit+0x44>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	4a24      	ldr	r2, [pc, #144]	; (8000f28 <TIM_TimeBaseInit+0xc8>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d003      	beq.n	8000ea4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	4a23      	ldr	r2, [pc, #140]	; (8000f2c <TIM_TimeBaseInit+0xcc>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d108      	bne.n	8000eb6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000ea4:	89fb      	ldrh	r3, [r7, #14]
 8000ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000eaa:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	885a      	ldrh	r2, [r3, #2]
 8000eb0:	89fb      	ldrh	r3, [r7, #14]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4a1d      	ldr	r2, [pc, #116]	; (8000f30 <TIM_TimeBaseInit+0xd0>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d00c      	beq.n	8000ed8 <TIM_TimeBaseInit+0x78>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4a1c      	ldr	r2, [pc, #112]	; (8000f34 <TIM_TimeBaseInit+0xd4>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d008      	beq.n	8000ed8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000ec6:	89fb      	ldrh	r3, [r7, #14]
 8000ec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ecc:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	891a      	ldrh	r2, [r3, #8]
 8000ed2:	89fb      	ldrh	r3, [r7, #14]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	89fa      	ldrh	r2, [r7, #14]
 8000edc:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	685a      	ldr	r2, [r3, #4]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	881a      	ldrh	r2, [r3, #0]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a0a      	ldr	r2, [pc, #40]	; (8000f1c <TIM_TimeBaseInit+0xbc>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d003      	beq.n	8000efe <TIM_TimeBaseInit+0x9e>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a09      	ldr	r2, [pc, #36]	; (8000f20 <TIM_TimeBaseInit+0xc0>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d104      	bne.n	8000f08 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	7a9b      	ldrb	r3, [r3, #10]
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	829a      	strh	r2, [r3, #20]
}
 8000f0e:	bf00      	nop
 8000f10:	3714      	adds	r7, #20
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	40010000 	.word	0x40010000
 8000f20:	40010400 	.word	0x40010400
 8000f24:	40000400 	.word	0x40000400
 8000f28:	40000800 	.word	0x40000800
 8000f2c:	40000c00 	.word	0x40000c00
 8000f30:	40001000 	.word	0x40001000
 8000f34:	40001400 	.word	0x40001400

08000f38 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	460b      	mov	r3, r1
 8000f42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000f44:	78fb      	ldrb	r3, [r7, #3]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d008      	beq.n	8000f5c <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	881b      	ldrh	r3, [r3, #0]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8000f5a:	e007      	b.n	8000f6c <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	881b      	ldrh	r3, [r3, #0]
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f66:	b29a      	uxth	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	801a      	strh	r2, [r3, #0]
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr

08000f78 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000f84:	78fb      	ldrb	r3, [r7, #3]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d008      	beq.n	8000f9c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	881b      	ldrh	r3, [r3, #0]
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	b29a      	uxth	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000f9a:	e007      	b.n	8000fac <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	881b      	ldrh	r3, [r3, #0]
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	f023 0301 	bic.w	r3, r3, #1
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	801a      	strh	r2, [r3, #0]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	817b      	strh	r3, [r7, #10]
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	81fb      	strh	r3, [r7, #14]
 8000fca:	2300      	movs	r3, #0
 8000fcc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	8c1b      	ldrh	r3, [r3, #32]
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	f023 0301 	bic.w	r3, r3, #1
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	8c1b      	ldrh	r3, [r3, #32]
 8000fe2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	889b      	ldrh	r3, [r3, #4]
 8000fe8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	8b1b      	ldrh	r3, [r3, #24]
 8000fee:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8000ff0:	897b      	ldrh	r3, [r7, #10]
 8000ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000ff6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8000ff8:	897b      	ldrh	r3, [r7, #10]
 8000ffa:	f023 0303 	bic.w	r3, r3, #3
 8000ffe:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	881a      	ldrh	r2, [r3, #0]
 8001004:	897b      	ldrh	r3, [r7, #10]
 8001006:	4313      	orrs	r3, r2
 8001008:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 800100a:	89fb      	ldrh	r3, [r7, #14]
 800100c:	f023 0302 	bic.w	r3, r3, #2
 8001010:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	899a      	ldrh	r2, [r3, #12]
 8001016:	89fb      	ldrh	r3, [r7, #14]
 8001018:	4313      	orrs	r3, r2
 800101a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	885a      	ldrh	r2, [r3, #2]
 8001020:	89fb      	ldrh	r3, [r7, #14]
 8001022:	4313      	orrs	r3, r2
 8001024:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4a1e      	ldr	r2, [pc, #120]	; (80010a4 <TIM_OC1Init+0xec>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d003      	beq.n	8001036 <TIM_OC1Init+0x7e>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4a1d      	ldr	r2, [pc, #116]	; (80010a8 <TIM_OC1Init+0xf0>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d123      	bne.n	800107e <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8001036:	89fb      	ldrh	r3, [r7, #14]
 8001038:	f023 0308 	bic.w	r3, r3, #8
 800103c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	89da      	ldrh	r2, [r3, #14]
 8001042:	89fb      	ldrh	r3, [r7, #14]
 8001044:	4313      	orrs	r3, r2
 8001046:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8001048:	89fb      	ldrh	r3, [r7, #14]
 800104a:	f023 0304 	bic.w	r3, r3, #4
 800104e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	889a      	ldrh	r2, [r3, #4]
 8001054:	89fb      	ldrh	r3, [r7, #14]
 8001056:	4313      	orrs	r3, r2
 8001058:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 800105a:	89bb      	ldrh	r3, [r7, #12]
 800105c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001060:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8001062:	89bb      	ldrh	r3, [r7, #12]
 8001064:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001068:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	8a1a      	ldrh	r2, [r3, #16]
 800106e:	89bb      	ldrh	r3, [r7, #12]
 8001070:	4313      	orrs	r3, r2
 8001072:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	8a5a      	ldrh	r2, [r3, #18]
 8001078:	89bb      	ldrh	r3, [r7, #12]
 800107a:	4313      	orrs	r3, r2
 800107c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	89ba      	ldrh	r2, [r7, #12]
 8001082:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	897a      	ldrh	r2, [r7, #10]
 8001088:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	689a      	ldr	r2, [r3, #8]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	89fa      	ldrh	r2, [r7, #14]
 8001096:	841a      	strh	r2, [r3, #32]
}
 8001098:	bf00      	nop
 800109a:	3714      	adds	r7, #20
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr
 80010a4:	40010000 	.word	0x40010000
 80010a8:	40010400 	.word	0x40010400

080010ac <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	817b      	strh	r3, [r7, #10]
 80010ba:	2300      	movs	r3, #0
 80010bc:	81fb      	strh	r3, [r7, #14]
 80010be:	2300      	movs	r3, #0
 80010c0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	8c1b      	ldrh	r3, [r3, #32]
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	f023 0310 	bic.w	r3, r3, #16
 80010cc:	b29a      	uxth	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	8c1b      	ldrh	r3, [r3, #32]
 80010d6:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	889b      	ldrh	r3, [r3, #4]
 80010dc:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	8b1b      	ldrh	r3, [r3, #24]
 80010e2:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 80010e4:	897b      	ldrh	r3, [r7, #10]
 80010e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80010ea:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80010ec:	897b      	ldrh	r3, [r7, #10]
 80010ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80010f2:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	021b      	lsls	r3, r3, #8
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	897b      	ldrh	r3, [r7, #10]
 80010fe:	4313      	orrs	r3, r2
 8001100:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8001102:	89fb      	ldrh	r3, [r7, #14]
 8001104:	f023 0320 	bic.w	r3, r3, #32
 8001108:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	899b      	ldrh	r3, [r3, #12]
 800110e:	011b      	lsls	r3, r3, #4
 8001110:	b29a      	uxth	r2, r3
 8001112:	89fb      	ldrh	r3, [r7, #14]
 8001114:	4313      	orrs	r3, r2
 8001116:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	885b      	ldrh	r3, [r3, #2]
 800111c:	011b      	lsls	r3, r3, #4
 800111e:	b29a      	uxth	r2, r3
 8001120:	89fb      	ldrh	r3, [r7, #14]
 8001122:	4313      	orrs	r3, r2
 8001124:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a22      	ldr	r2, [pc, #136]	; (80011b4 <TIM_OC2Init+0x108>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d003      	beq.n	8001136 <TIM_OC2Init+0x8a>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a21      	ldr	r2, [pc, #132]	; (80011b8 <TIM_OC2Init+0x10c>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d12b      	bne.n	800118e <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8001136:	89fb      	ldrh	r3, [r7, #14]
 8001138:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800113c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	89db      	ldrh	r3, [r3, #14]
 8001142:	011b      	lsls	r3, r3, #4
 8001144:	b29a      	uxth	r2, r3
 8001146:	89fb      	ldrh	r3, [r7, #14]
 8001148:	4313      	orrs	r3, r2
 800114a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 800114c:	89fb      	ldrh	r3, [r7, #14]
 800114e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001152:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	889b      	ldrh	r3, [r3, #4]
 8001158:	011b      	lsls	r3, r3, #4
 800115a:	b29a      	uxth	r2, r3
 800115c:	89fb      	ldrh	r3, [r7, #14]
 800115e:	4313      	orrs	r3, r2
 8001160:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8001162:	89bb      	ldrh	r3, [r7, #12]
 8001164:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001168:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 800116a:	89bb      	ldrh	r3, [r7, #12]
 800116c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001170:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	8a1b      	ldrh	r3, [r3, #16]
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	b29a      	uxth	r2, r3
 800117a:	89bb      	ldrh	r3, [r7, #12]
 800117c:	4313      	orrs	r3, r2
 800117e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	8a5b      	ldrh	r3, [r3, #18]
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	b29a      	uxth	r2, r3
 8001188:	89bb      	ldrh	r3, [r7, #12]
 800118a:	4313      	orrs	r3, r2
 800118c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	89ba      	ldrh	r2, [r7, #12]
 8001192:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	897a      	ldrh	r2, [r7, #10]
 8001198:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	689a      	ldr	r2, [r3, #8]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	89fa      	ldrh	r2, [r7, #14]
 80011a6:	841a      	strh	r2, [r3, #32]
}
 80011a8:	bf00      	nop
 80011aa:	3714      	adds	r7, #20
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	40010000 	.word	0x40010000
 80011b8:	40010400 	.word	0x40010400

080011bc <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	460b      	mov	r3, r1
 80011c6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	8b1b      	ldrh	r3, [r3, #24]
 80011d0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 80011d2:	89fb      	ldrh	r3, [r7, #14]
 80011d4:	f023 0308 	bic.w	r3, r3, #8
 80011d8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80011da:	89fa      	ldrh	r2, [r7, #14]
 80011dc:	887b      	ldrh	r3, [r7, #2]
 80011de:	4313      	orrs	r3, r2
 80011e0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	89fa      	ldrh	r2, [r7, #14]
 80011e6:	831a      	strh	r2, [r3, #24]
}
 80011e8:	bf00      	nop
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	8b1b      	ldrh	r3, [r3, #24]
 8001208:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 800120a:	89fb      	ldrh	r3, [r7, #14]
 800120c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001210:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8001212:	887b      	ldrh	r3, [r7, #2]
 8001214:	021b      	lsls	r3, r3, #8
 8001216:	b29a      	uxth	r2, r3
 8001218:	89fb      	ldrh	r3, [r7, #14]
 800121a:	4313      	orrs	r3, r2
 800121c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	89fa      	ldrh	r2, [r7, #14]
 8001222:	831a      	strh	r2, [r3, #24]
}
 8001224:	bf00      	nop
 8001226:	3714      	adds	r7, #20
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08a      	sub	sp, #40	; 0x28
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800123a:	2300      	movs	r3, #0
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
 800123e:	2300      	movs	r3, #0
 8001240:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001242:	2300      	movs	r3, #0
 8001244:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001246:	2300      	movs	r3, #0
 8001248:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	8a1b      	ldrh	r3, [r3, #16]
 800124e:	b29b      	uxth	r3, r3
 8001250:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001254:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001258:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	88db      	ldrh	r3, [r3, #6]
 800125e:	461a      	mov	r2, r3
 8001260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001262:	4313      	orrs	r3, r2
 8001264:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001268:	b29a      	uxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	899b      	ldrh	r3, [r3, #12]
 8001272:	b29b      	uxth	r3, r3
 8001274:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001278:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800127c:	f023 030c 	bic.w	r3, r3, #12
 8001280:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	889a      	ldrh	r2, [r3, #4]
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	891b      	ldrh	r3, [r3, #8]
 800128a:	4313      	orrs	r3, r2
 800128c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001292:	4313      	orrs	r3, r2
 8001294:	b29b      	uxth	r3, r3
 8001296:	461a      	mov	r2, r3
 8001298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129a:	4313      	orrs	r3, r2
 800129c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800129e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	8a9b      	ldrh	r3, [r3, #20]
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80012ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012b4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	899b      	ldrh	r3, [r3, #12]
 80012ba:	461a      	mov	r2, r3
 80012bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012be:	4313      	orrs	r3, r2
 80012c0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80012c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c4:	b29a      	uxth	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80012ca:	f107 0308 	add.w	r3, r7, #8
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff fc50 	bl	8000b74 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a30      	ldr	r2, [pc, #192]	; (8001398 <USART_Init+0x168>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d003      	beq.n	80012e4 <USART_Init+0xb4>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4a2f      	ldr	r2, [pc, #188]	; (800139c <USART_Init+0x16c>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d102      	bne.n	80012ea <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	623b      	str	r3, [r7, #32]
 80012e8:	e001      	b.n	80012ee <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	899b      	ldrh	r3, [r3, #12]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	b21b      	sxth	r3, r3
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	da0c      	bge.n	8001314 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80012fa:	6a3a      	ldr	r2, [r7, #32]
 80012fc:	4613      	mov	r3, r2
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	009a      	lsls	r2, r3, #2
 8001304:	441a      	add	r2, r3
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001310:	61fb      	str	r3, [r7, #28]
 8001312:	e00b      	b.n	800132c <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001314:	6a3a      	ldr	r2, [r7, #32]
 8001316:	4613      	mov	r3, r2
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	4413      	add	r3, r2
 800131c:	009a      	lsls	r2, r3, #2
 800131e:	441a      	add	r2, r3
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	fbb2 f3f3 	udiv	r3, r2, r3
 800132a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	4a1c      	ldr	r2, [pc, #112]	; (80013a0 <USART_Init+0x170>)
 8001330:	fba2 2303 	umull	r2, r3, r2, r3
 8001334:	095b      	lsrs	r3, r3, #5
 8001336:	011b      	lsls	r3, r3, #4
 8001338:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800133a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133c:	091b      	lsrs	r3, r3, #4
 800133e:	2264      	movs	r2, #100	; 0x64
 8001340:	fb02 f303 	mul.w	r3, r2, r3
 8001344:	69fa      	ldr	r2, [r7, #28]
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	899b      	ldrh	r3, [r3, #12]
 800134e:	b29b      	uxth	r3, r3
 8001350:	b21b      	sxth	r3, r3
 8001352:	2b00      	cmp	r3, #0
 8001354:	da0c      	bge.n	8001370 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	00db      	lsls	r3, r3, #3
 800135a:	3332      	adds	r3, #50	; 0x32
 800135c:	4a10      	ldr	r2, [pc, #64]	; (80013a0 <USART_Init+0x170>)
 800135e:	fba2 2303 	umull	r2, r3, r2, r3
 8001362:	095b      	lsrs	r3, r3, #5
 8001364:	f003 0307 	and.w	r3, r3, #7
 8001368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800136a:	4313      	orrs	r3, r2
 800136c:	627b      	str	r3, [r7, #36]	; 0x24
 800136e:	e00b      	b.n	8001388 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	011b      	lsls	r3, r3, #4
 8001374:	3332      	adds	r3, #50	; 0x32
 8001376:	4a0a      	ldr	r2, [pc, #40]	; (80013a0 <USART_Init+0x170>)
 8001378:	fba2 2303 	umull	r2, r3, r2, r3
 800137c:	095b      	lsrs	r3, r3, #5
 800137e:	f003 030f 	and.w	r3, r3, #15
 8001382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001384:	4313      	orrs	r3, r2
 8001386:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800138a:	b29a      	uxth	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	811a      	strh	r2, [r3, #8]
}
 8001390:	bf00      	nop
 8001392:	3728      	adds	r7, #40	; 0x28
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40011000 	.word	0x40011000
 800139c:	40011400 	.word	0x40011400
 80013a0:	51eb851f 	.word	0x51eb851f

080013a4 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	460b      	mov	r3, r1
 80013ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80013b0:	78fb      	ldrb	r3, [r7, #3]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d008      	beq.n	80013c8 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	899b      	ldrh	r3, [r3, #12]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80013c6:	e007      	b.n	80013d8 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	899b      	ldrh	r3, [r3, #12]
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	819a      	strh	r2, [r3, #12]
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80013f0:	887b      	ldrh	r3, [r7, #2]
 80013f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	809a      	strh	r2, [r3, #4]
}
 80013fc:	bf00      	nop
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr

08001408 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	889b      	ldrh	r3, [r3, #4]
 8001414:	b29b      	uxth	r3, r3
 8001416:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800141a:	b29b      	uxth	r3, r3
}
 800141c:	4618      	mov	r0, r3
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001428:	b480      	push	{r7}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	460b      	mov	r3, r1
 8001432:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001434:	2300      	movs	r3, #0
 8001436:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	b29a      	uxth	r2, r3
 800143e:	887b      	ldrh	r3, [r7, #2]
 8001440:	4013      	ands	r3, r2
 8001442:	b29b      	uxth	r3, r3
 8001444:	2b00      	cmp	r3, #0
 8001446:	d002      	beq.n	800144e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001448:	2301      	movs	r3, #1
 800144a:	73fb      	strb	r3, [r7, #15]
 800144c:	e001      	b.n	8001452 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800144e:	2300      	movs	r3, #0
 8001450:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001452:	7bfb      	ldrb	r3, [r7, #15]
}
 8001454:	4618      	mov	r0, r3
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8001464:	4b38      	ldr	r3, [pc, #224]	; (8001548 <Audio_MAL_IRQHandler+0xe8>)
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	4b38      	ldr	r3, [pc, #224]	; (800154c <Audio_MAL_IRQHandler+0xec>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4619      	mov	r1, r3
 800146e:	4610      	mov	r0, r2
 8001470:	f7ff f960 	bl	8000734 <DMA_GetFlagStatus>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d064      	beq.n	8001544 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 800147a:	4b35      	ldr	r3, [pc, #212]	; (8001550 <Audio_MAL_IRQHandler+0xf0>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d04c      	beq.n	800151c <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8001482:	bf00      	nop
 8001484:	4b30      	ldr	r3, [pc, #192]	; (8001548 <Audio_MAL_IRQHandler+0xe8>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff f93b 	bl	8000704 <DMA_GetCmdStatus>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d1f7      	bne.n	8001484 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8001494:	4b2c      	ldr	r3, [pc, #176]	; (8001548 <Audio_MAL_IRQHandler+0xe8>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4b2c      	ldr	r3, [pc, #176]	; (800154c <Audio_MAL_IRQHandler+0xec>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4619      	mov	r1, r3
 800149e:	4610      	mov	r0, r2
 80014a0:	f7ff f984 	bl	80007ac <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80014a4:	4b2b      	ldr	r3, [pc, #172]	; (8001554 <Audio_MAL_IRQHandler+0xf4>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	461a      	mov	r2, r3
 80014aa:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <Audio_MAL_IRQHandler+0xf8>)
 80014ac:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 80014ae:	4b28      	ldr	r3, [pc, #160]	; (8001550 <Audio_MAL_IRQHandler+0xf0>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014b6:	4293      	cmp	r3, r2
 80014b8:	bf28      	it	cs
 80014ba:	4613      	movcs	r3, r2
 80014bc:	4a26      	ldr	r2, [pc, #152]	; (8001558 <Audio_MAL_IRQHandler+0xf8>)
 80014be:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80014c0:	4b21      	ldr	r3, [pc, #132]	; (8001548 <Audio_MAL_IRQHandler+0xe8>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4924      	ldr	r1, [pc, #144]	; (8001558 <Audio_MAL_IRQHandler+0xf8>)
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff f8a8 	bl	800061c <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 80014cc:	4b1e      	ldr	r3, [pc, #120]	; (8001548 <Audio_MAL_IRQHandler+0xe8>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2101      	movs	r1, #1
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff f8fa 	bl	80006cc <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 80014d8:	4b1e      	ldr	r3, [pc, #120]	; (8001554 <Audio_MAL_IRQHandler+0xf4>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b1c      	ldr	r3, [pc, #112]	; (8001550 <Audio_MAL_IRQHandler+0xf0>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014e4:	d203      	bcs.n	80014ee <Audio_MAL_IRQHandler+0x8e>
 80014e6:	4b1a      	ldr	r3, [pc, #104]	; (8001550 <Audio_MAL_IRQHandler+0xf0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	e000      	b.n	80014f0 <Audio_MAL_IRQHandler+0x90>
 80014ee:	4b1b      	ldr	r3, [pc, #108]	; (800155c <Audio_MAL_IRQHandler+0xfc>)
 80014f0:	4413      	add	r3, r2
 80014f2:	4a18      	ldr	r2, [pc, #96]	; (8001554 <Audio_MAL_IRQHandler+0xf4>)
 80014f4:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 80014f6:	4b16      	ldr	r3, [pc, #88]	; (8001550 <Audio_MAL_IRQHandler+0xf0>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	4b15      	ldr	r3, [pc, #84]	; (8001550 <Audio_MAL_IRQHandler+0xf0>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001502:	428b      	cmp	r3, r1
 8001504:	bf28      	it	cs
 8001506:	460b      	movcs	r3, r1
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	4a11      	ldr	r2, [pc, #68]	; (8001550 <Audio_MAL_IRQHandler+0xf0>)
 800150c:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800150e:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <Audio_MAL_IRQHandler+0xe8>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2101      	movs	r1, #1
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff f8d9 	bl	80006cc <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800151a:	e013      	b.n	8001544 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 800151c:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <Audio_MAL_IRQHandler+0xe8>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2100      	movs	r1, #0
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff f8d2 	bl	80006cc <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8001528:	4b07      	ldr	r3, [pc, #28]	; (8001548 <Audio_MAL_IRQHandler+0xe8>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4b07      	ldr	r3, [pc, #28]	; (800154c <Audio_MAL_IRQHandler+0xec>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4619      	mov	r1, r3
 8001532:	4610      	mov	r0, r2
 8001534:	f7ff f93a 	bl	80007ac <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8001538:	4b06      	ldr	r3, [pc, #24]	; (8001554 <Audio_MAL_IRQHandler+0xf4>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f000 fbcc 	bl	8001cdc <EVAL_AUDIO_TransferComplete_CallBack>
}
 8001544:	bf00      	nop
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000018 	.word	0x20000018
 800154c:	2000001c 	.word	0x2000001c
 8001550:	20000010 	.word	0x20000010
 8001554:	2000006c 	.word	0x2000006c
 8001558:	200000ac 	.word	0x200000ac
 800155c:	0001fffe 	.word	0x0001fffe

08001560 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001564:	f7ff ff7c 	bl	8001460 <Audio_MAL_IRQHandler>
}
 8001568:	bf00      	nop
 800156a:	bd80      	pop	{r7, pc}

0800156c <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001570:	f7ff ff76 	bl	8001460 <Audio_MAL_IRQHandler>
}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}

08001578 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 800157c:	2102      	movs	r1, #2
 800157e:	480d      	ldr	r0, [pc, #52]	; (80015b4 <SPI3_IRQHandler+0x3c>)
 8001580:	f7ff fc0f 	bl	8000da2 <SPI_I2S_GetFlagStatus>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d011      	beq.n	80015ae <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 800158a:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <SPI3_IRQHandler+0x40>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2b02      	cmp	r3, #2
 8001590:	d106      	bne.n	80015a0 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8001592:	f000 fbae 	bl	8001cf2 <EVAL_AUDIO_GetSampleCallBack>
 8001596:	4603      	mov	r3, r0
 8001598:	4619      	mov	r1, r3
 800159a:	2004      	movs	r0, #4
 800159c:	f7ff f822 	bl	80005e4 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80015a0:	f000 fba7 	bl	8001cf2 <EVAL_AUDIO_GetSampleCallBack>
 80015a4:	4603      	mov	r3, r0
 80015a6:	4619      	mov	r1, r3
 80015a8:	4802      	ldr	r0, [pc, #8]	; (80015b4 <SPI3_IRQHandler+0x3c>)
 80015aa:	f7ff fbeb 	bl	8000d84 <SPI_I2S_SendData>
  }
}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40003c00 	.word	0x40003c00
 80015b8:	20000014 	.word	0x20000014

080015bc <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0

  /* Enable clocks */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 80015c0:	2101      	movs	r1, #1
 80015c2:	2001      	movs	r0, #1
 80015c4:	f7ff fb7e 	bl	8000cc4 <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD,ENABLE);
 80015c8:	2101      	movs	r1, #1
 80015ca:	2008      	movs	r0, #8
 80015cc:	f7ff fb7a 	bl	8000cc4 <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE,ENABLE);
 80015d0:	2101      	movs	r1, #1
 80015d2:	2010      	movs	r0, #16
 80015d4:	f7ff fb76 	bl	8000cc4 <RCC_AHB1PeriphClockCmd>


  /* Ustawienie ledw, przyciskw itp*/
  Ustawianie();
 80015d8:	f000 fafe 	bl	8001bd8 <Ustawianie>

  /* Ustawienie pinow pod silniki*/
  UstawienieSilnikow();
 80015dc:	f000 fb2c 	bl	8001c38 <UstawienieSilnikow>

  /* Ustawienie timerw pod PWM , pod prdkoc obrotow silnikow*/
  UstawieniePWM();
 80015e0:	f000 fa0a 	bl	80019f8 <UstawieniePWM>


  /* Ustawienie enkoderw*/
  UstawieniePIN(GPIOE, GPIO_Pin_7, GPIO_Mode_IN);	//LEWY B
 80015e4:	2200      	movs	r2, #0
 80015e6:	2180      	movs	r1, #128	; 0x80
 80015e8:	484e      	ldr	r0, [pc, #312]	; (8001724 <main+0x168>)
 80015ea:	f000 f8bf 	bl	800176c <UstawieniePIN>
  UstawieniePIN(GPIOE, GPIO_Pin_9, GPIO_Mode_IN);	//PRAWY B
 80015ee:	2200      	movs	r2, #0
 80015f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015f4:	484b      	ldr	r0, [pc, #300]	; (8001724 <main+0x168>)
 80015f6:	f000 f8b9 	bl	800176c <UstawieniePIN>


  //UstawieniePrzerwanEnkoderow();
  UstawieniePrzerwanPE0();
 80015fa:	f000 fa6d 	bl	8001ad8 <UstawieniePrzerwanPE0>
  UstawieniePrzerwanPE1();
 80015fe:	f000 faab 	bl	8001b58 <UstawieniePrzerwanPE1>


  /* Transmisja USART2 */
  UstawienieUSART1();
 8001602:	f000 f8cf 	bl	80017a4 <UstawienieUSART1>

  //ustawienie adc
  UstawienieADC3();
 8001606:	f000 f93b 	bl	8001880 <UstawienieADC3>

  /* Infinite loop */
  while (1)
  {

	OdpowiedzUART();
 800160a:	f000 f90f 	bl	800182c <OdpowiedzUART>
	// bedziemy testowac enkodery




	if(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_0) == 1)
 800160e:	2101      	movs	r1, #1
 8001610:	4845      	ldr	r0, [pc, #276]	; (8001728 <main+0x16c>)
 8001612:	f7ff fa2d 	bl	8000a70 <GPIO_ReadInputDataBit>
 8001616:	4603      	mov	r3, r0
 8001618:	2b01      	cmp	r3, #1
 800161a:	d174      	bne.n	8001706 <main+0x14a>
	{
		GPIO_SetBits(GPIOD, GPIO_Pin_12);
 800161c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001620:	4842      	ldr	r0, [pc, #264]	; (800172c <main+0x170>)
 8001622:	f7ff fa3f 	bl	8000aa4 <GPIO_SetBits>
		GPIO_ResetBits(GPIOD, GPIO_Pin_14);
 8001626:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800162a:	4840      	ldr	r0, [pc, #256]	; (800172c <main+0x170>)
 800162c:	f7ff fa49 	bl	8000ac2 <GPIO_ResetBits>





		if(sendFlag == 0)
 8001630:	4b3f      	ldr	r3, [pc, #252]	; (8001730 <main+0x174>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d1e8      	bne.n	800160a <main+0x4e>
			//Wyslij_zdanie(MESSAGE,4);

			//ObslugaCzujkaOdleglosci(); // wysyla jaka odleglosc  - w przyszlosci sprawdzanie odleglosci i zatrzymanie robota


			sendFlag = 1;// flaga do sprawdzania czy przycisk wcisniety raz  i nie przytrzymywany
 8001638:	4b3d      	ldr	r3, [pc, #244]	; (8001730 <main+0x174>)
 800163a:	2201      	movs	r2, #1
 800163c:	701a      	strb	r2, [r3, #0]


					if(silniki_testy == 0)
 800163e:	4b3d      	ldr	r3, [pc, #244]	; (8001734 <main+0x178>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d105      	bne.n	8001652 <main+0x96>
					{
						Silniki_Przod();
 8001646:	f000 fb15 	bl	8001c74 <Silniki_Przod>
						silniki_testy = 1;
 800164a:	4b3a      	ldr	r3, [pc, #232]	; (8001734 <main+0x178>)
 800164c:	2201      	movs	r2, #1
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	e008      	b.n	8001664 <main+0xa8>
					}
					else if(silniki_testy == 1)
 8001652:	4b38      	ldr	r3, [pc, #224]	; (8001734 <main+0x178>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2b01      	cmp	r3, #1
 8001658:	d104      	bne.n	8001664 <main+0xa8>
					{
						Silniki_Stop();
 800165a:	f000 fb25 	bl	8001ca8 <Silniki_Stop>
						silniki_testy = 0;
 800165e:	4b35      	ldr	r3, [pc, #212]	; (8001734 <main+0x178>)
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]




			// pulsy na pwm
			sprintf(Pulse_prawy_char,"%d",Pulse_prawy);
 8001664:	4b34      	ldr	r3, [pc, #208]	; (8001738 <main+0x17c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	461a      	mov	r2, r3
 800166a:	4934      	ldr	r1, [pc, #208]	; (800173c <main+0x180>)
 800166c:	4834      	ldr	r0, [pc, #208]	; (8001740 <main+0x184>)
 800166e:	f000 fda9 	bl	80021c4 <siprintf>
			sprintf(Pulse_lewy_char,"%d",Pulse_lewy);
 8001672:	4b34      	ldr	r3, [pc, #208]	; (8001744 <main+0x188>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	461a      	mov	r2, r3
 8001678:	4930      	ldr	r1, [pc, #192]	; (800173c <main+0x180>)
 800167a:	4833      	ldr	r0, [pc, #204]	; (8001748 <main+0x18c>)
 800167c:	f000 fda2 	bl	80021c4 <siprintf>

			Wyslij_zdanie("Lewy: ",6);
 8001680:	2106      	movs	r1, #6
 8001682:	4832      	ldr	r0, [pc, #200]	; (800174c <main+0x190>)
 8001684:	f000 f9a2 	bl	80019cc <Wyslij_zdanie>
			Wyslij_zdanie(Pulse_lewy_char,3);
 8001688:	2103      	movs	r1, #3
 800168a:	482f      	ldr	r0, [pc, #188]	; (8001748 <main+0x18c>)
 800168c:	f000 f99e 	bl	80019cc <Wyslij_zdanie>
			Wyslij_zdanie("  ",2);
 8001690:	2102      	movs	r1, #2
 8001692:	482f      	ldr	r0, [pc, #188]	; (8001750 <main+0x194>)
 8001694:	f000 f99a 	bl	80019cc <Wyslij_zdanie>
			Wyslij_zdanie("Prawy: ",7);
 8001698:	2107      	movs	r1, #7
 800169a:	482e      	ldr	r0, [pc, #184]	; (8001754 <main+0x198>)
 800169c:	f000 f996 	bl	80019cc <Wyslij_zdanie>
			Wyslij_zdanie(Pulse_prawy_char,3);
 80016a0:	2103      	movs	r1, #3
 80016a2:	4827      	ldr	r0, [pc, #156]	; (8001740 <main+0x184>)
 80016a4:	f000 f992 	bl	80019cc <Wyslij_zdanie>
			Wyslij_zdanie("\r\n",4);
 80016a8:	2104      	movs	r1, #4
 80016aa:	482b      	ldr	r0, [pc, #172]	; (8001758 <main+0x19c>)
 80016ac:	f000 f98e 	bl	80019cc <Wyslij_zdanie>


			//obroty na kolach
			sprintf(licznik_lewy_char,"%d",licznik_lewy);
 80016b0:	4b2a      	ldr	r3, [pc, #168]	; (800175c <main+0x1a0>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	461a      	mov	r2, r3
 80016b6:	4921      	ldr	r1, [pc, #132]	; (800173c <main+0x180>)
 80016b8:	4829      	ldr	r0, [pc, #164]	; (8001760 <main+0x1a4>)
 80016ba:	f000 fd83 	bl	80021c4 <siprintf>
			Wyslij_zdanie("Lewy: ",6);
 80016be:	2106      	movs	r1, #6
 80016c0:	4822      	ldr	r0, [pc, #136]	; (800174c <main+0x190>)
 80016c2:	f000 f983 	bl	80019cc <Wyslij_zdanie>
			Wyslij_zdanie(licznik_lewy_char,10);
 80016c6:	210a      	movs	r1, #10
 80016c8:	4825      	ldr	r0, [pc, #148]	; (8001760 <main+0x1a4>)
 80016ca:	f000 f97f 	bl	80019cc <Wyslij_zdanie>
			Wyslij_zdanie("  ",2);
 80016ce:	2102      	movs	r1, #2
 80016d0:	481f      	ldr	r0, [pc, #124]	; (8001750 <main+0x194>)
 80016d2:	f000 f97b 	bl	80019cc <Wyslij_zdanie>

			sprintf(licznik_prawy_char,"%d",licznik_prawy);
 80016d6:	4b23      	ldr	r3, [pc, #140]	; (8001764 <main+0x1a8>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	461a      	mov	r2, r3
 80016dc:	4917      	ldr	r1, [pc, #92]	; (800173c <main+0x180>)
 80016de:	4822      	ldr	r0, [pc, #136]	; (8001768 <main+0x1ac>)
 80016e0:	f000 fd70 	bl	80021c4 <siprintf>
			Wyslij_zdanie("Prawy: ",7);
 80016e4:	2107      	movs	r1, #7
 80016e6:	481b      	ldr	r0, [pc, #108]	; (8001754 <main+0x198>)
 80016e8:	f000 f970 	bl	80019cc <Wyslij_zdanie>
			Wyslij_zdanie(licznik_prawy_char,10);
 80016ec:	210a      	movs	r1, #10
 80016ee:	481e      	ldr	r0, [pc, #120]	; (8001768 <main+0x1ac>)
 80016f0:	f000 f96c 	bl	80019cc <Wyslij_zdanie>
			Wyslij_zdanie("\r\n",4);
 80016f4:	2104      	movs	r1, #4
 80016f6:	4818      	ldr	r0, [pc, #96]	; (8001758 <main+0x19c>)
 80016f8:	f000 f968 	bl	80019cc <Wyslij_zdanie>
			Wyslij_zdanie("\r\n",4);
 80016fc:	2104      	movs	r1, #4
 80016fe:	4816      	ldr	r0, [pc, #88]	; (8001758 <main+0x19c>)
 8001700:	f000 f964 	bl	80019cc <Wyslij_zdanie>
 8001704:	e781      	b.n	800160a <main+0x4e>
		}

	}
	else
	{
			GPIO_ResetBits(GPIOD, GPIO_Pin_12);
 8001706:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800170a:	4808      	ldr	r0, [pc, #32]	; (800172c <main+0x170>)
 800170c:	f7ff f9d9 	bl	8000ac2 <GPIO_ResetBits>
			GPIO_SetBits(GPIOD, GPIO_Pin_14);
 8001710:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001714:	4805      	ldr	r0, [pc, #20]	; (800172c <main+0x170>)
 8001716:	f7ff f9c5 	bl	8000aa4 <GPIO_SetBits>
			//ZgasDiode1();


			sendFlag=0; // flaga do sprawdzania czy przycisk wcisniety raz  i nie przytrzymywany
 800171a:	4b05      	ldr	r3, [pc, #20]	; (8001730 <main+0x174>)
 800171c:	2200      	movs	r2, #0
 800171e:	701a      	strb	r2, [r3, #0]
	OdpowiedzUART();
 8001720:	e773      	b.n	800160a <main+0x4e>
 8001722:	bf00      	nop
 8001724:	40021000 	.word	0x40021000
 8001728:	40020000 	.word	0x40020000
 800172c:	40020c00 	.word	0x40020c00
 8001730:	20000058 	.word	0x20000058
 8001734:	20000068 	.word	0x20000068
 8001738:	20000024 	.word	0x20000024
 800173c:	08002250 	.word	0x08002250
 8001740:	2000002c 	.word	0x2000002c
 8001744:	20000020 	.word	0x20000020
 8001748:	20000028 	.word	0x20000028
 800174c:	08002254 	.word	0x08002254
 8001750:	0800225c 	.word	0x0800225c
 8001754:	08002260 	.word	0x08002260
 8001758:	08002268 	.word	0x08002268
 800175c:	2000005c 	.word	0x2000005c
 8001760:	20000034 	.word	0x20000034
 8001764:	20000060 	.word	0x20000060
 8001768:	20000038 	.word	0x20000038

0800176c <UstawieniePIN>:

/*
 * Ustawiamy podstawowe parametry dla wybranego Pina
 */
__INLINE void UstawieniePIN(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIOMode_TypeDef mode)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	460b      	mov	r3, r1
 8001776:	807b      	strh	r3, [r7, #2]
 8001778:	4613      	mov	r3, r2
 800177a:	707b      	strb	r3, [r7, #1]

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin;
 800177c:	887b      	ldrh	r3, [r7, #2]
 800177e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Mode = mode; //  Moze byc IN, OUT , AF- alternative function, AN - analog in/out
 8001780:	787b      	ldrb	r3, [r7, #1]
 8001782:	733b      	strb	r3, [r7, #12]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //Ensure output is push-pull(PP) vs open drain(OD)
 8001784:	2300      	movs	r3, #0
 8001786:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL; //No internal pullup resistors required
 8001788:	2300      	movs	r3, #0
 800178a:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; // sa 3 lvl do wyboru albo mozna po GPIO_Speed_50MHz;
 800178c:	2302      	movs	r3, #2
 800178e:	737b      	strb	r3, [r7, #13]
	GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001790:	f107 0308 	add.w	r3, r7, #8
 8001794:	4619      	mov	r1, r3
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7ff f8dc 	bl	8000954 <GPIO_Init>
}
 800179c:	bf00      	nop
 800179e:	3710      	adds	r7, #16
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <UstawienieUSART1>:
/*
 * U
 */
__INLINE void UstawienieUSART1()
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
	/* --------------------------- System Clocks Configuration -----------------*/
	  /* USART1 clock enable */
	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80017aa:	2101      	movs	r1, #1
 80017ac:	2010      	movs	r0, #16
 80017ae:	f7ff fac9 	bl	8000d44 <RCC_APB2PeriphClockCmd>
	  /* GPIOB clock enable */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80017b2:	2101      	movs	r1, #1
 80017b4:	2002      	movs	r0, #2
 80017b6:	f7ff fa85 	bl	8000cc4 <RCC_AHB1PeriphClockCmd>

	  /**************************************************************************************/

	  GPIO_InitTypeDef GPIO_InitStructure;
	  /*-------------------------- GPIO Configuration ----------------------------*/
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 80017ba:	23c0      	movs	r3, #192	; 0xc0
 80017bc:	613b      	str	r3, [r7, #16]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80017be:	2302      	movs	r3, #2
 80017c0:	753b      	strb	r3, [r7, #20]
	  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80017c2:	2300      	movs	r3, #0
 80017c4:	75bb      	strb	r3, [r7, #22]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	75fb      	strb	r3, [r7, #23]
	  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80017ca:	2302      	movs	r3, #2
 80017cc:	757b      	strb	r3, [r7, #21]
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80017ce:	f107 0310 	add.w	r3, r7, #16
 80017d2:	4619      	mov	r1, r3
 80017d4:	4813      	ldr	r0, [pc, #76]	; (8001824 <UstawienieUSART1+0x80>)
 80017d6:	f7ff f8bd 	bl	8000954 <GPIO_Init>
	  /* Connect USART pins to AF */
	  GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_USART1); // USART1_TX
 80017da:	2207      	movs	r2, #7
 80017dc:	2106      	movs	r1, #6
 80017de:	4811      	ldr	r0, [pc, #68]	; (8001824 <UstawienieUSART1+0x80>)
 80017e0:	f7ff f97e 	bl	8000ae0 <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_USART1); // USART1_RX
 80017e4:	2207      	movs	r2, #7
 80017e6:	2107      	movs	r1, #7
 80017e8:	480e      	ldr	r0, [pc, #56]	; (8001824 <UstawienieUSART1+0x80>)
 80017ea:	f7ff f979 	bl	8000ae0 <GPIO_PinAFConfig>
	  - One Stop Bit
	  - No parity
	  - Hardware flow control disabled (RTS and CTS signals)
	  - Receive and transmit enabled
	  */
	  USART_InitStructure.USART_BaudRate = 9600;
 80017ee:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80017f2:	603b      	str	r3, [r7, #0]
	  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80017f4:	2300      	movs	r3, #0
 80017f6:	80bb      	strh	r3, [r7, #4]
	  USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80017f8:	2300      	movs	r3, #0
 80017fa:	80fb      	strh	r3, [r7, #6]
	  USART_InitStructure.USART_Parity = USART_Parity_No;
 80017fc:	2300      	movs	r3, #0
 80017fe:	813b      	strh	r3, [r7, #8]
	  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001800:	2300      	movs	r3, #0
 8001802:	81bb      	strh	r3, [r7, #12]
	  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001804:	230c      	movs	r3, #12
 8001806:	817b      	strh	r3, [r7, #10]
	  USART_Init(USART1, &USART_InitStructure);
 8001808:	463b      	mov	r3, r7
 800180a:	4619      	mov	r1, r3
 800180c:	4806      	ldr	r0, [pc, #24]	; (8001828 <UstawienieUSART1+0x84>)
 800180e:	f7ff fd0f 	bl	8001230 <USART_Init>
	  USART_Cmd(USART1, ENABLE);
 8001812:	2101      	movs	r1, #1
 8001814:	4804      	ldr	r0, [pc, #16]	; (8001828 <UstawienieUSART1+0x84>)
 8001816:	f7ff fdc5 	bl	80013a4 <USART_Cmd>

}
 800181a:	bf00      	nop
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40020400 	.word	0x40020400
 8001828:	40011000 	.word	0x40011000

0800182c <OdpowiedzUART>:
void OdpowiedzUART()
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
	if(USART_GetFlagStatus(USART1,USART_FLAG_RXNE))
 8001832:	2120      	movs	r1, #32
 8001834:	4810      	ldr	r0, [pc, #64]	; (8001878 <OdpowiedzUART+0x4c>)
 8001836:	f7ff fdf7 	bl	8001428 <USART_GetFlagStatus>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d017      	beq.n	8001870 <OdpowiedzUART+0x44>
	{
		char c = USART_ReceiveData(USART1);
 8001840:	480d      	ldr	r0, [pc, #52]	; (8001878 <OdpowiedzUART+0x4c>)
 8001842:	f7ff fde1 	bl	8001408 <USART_ReceiveData>
 8001846:	4603      	mov	r3, r0
 8001848:	71fb      	strb	r3, [r7, #7]
	    USART_SendData(USART1,c );
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	b29b      	uxth	r3, r3
 800184e:	4619      	mov	r1, r3
 8001850:	4809      	ldr	r0, [pc, #36]	; (8001878 <OdpowiedzUART+0x4c>)
 8001852:	f7ff fdc7 	bl	80013e4 <USART_SendData>
	    GPIO_SetBits(GPIOB, GPIO_Pin_10);
 8001856:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800185a:	4808      	ldr	r0, [pc, #32]	; (800187c <OdpowiedzUART+0x50>)
 800185c:	f7ff f922 	bl	8000aa4 <GPIO_SetBits>
	    if(c == 'g')
 8001860:	79fb      	ldrb	r3, [r7, #7]
 8001862:	2b67      	cmp	r3, #103	; 0x67
 8001864:	d104      	bne.n	8001870 <OdpowiedzUART+0x44>
	    {
	    	GPIO_SetBits(GPIOB, GPIO_Pin_11);
 8001866:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800186a:	4804      	ldr	r0, [pc, #16]	; (800187c <OdpowiedzUART+0x50>)
 800186c:	f7ff f91a 	bl	8000aa4 <GPIO_SetBits>
	    }


    }
}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40011000 	.word	0x40011000
 800187c:	40020400 	.word	0x40020400

08001880 <UstawienieADC3>:
void UstawienieADC3()
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b09c      	sub	sp, #112	; 0x70
 8001884:	af00      	add	r7, sp, #0
	  ADC_CommonInitTypeDef ADC_CommonInitStructure;
	  DMA_InitTypeDef       DMA_InitStructure;
	  GPIO_InitTypeDef      GPIO_InitStructure;

	  /* Enable ADC3, DMA2 and GPIO clocks ****************************************/
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2 | RCC_AHB1Periph_GPIOC, ENABLE);
 8001886:	2101      	movs	r1, #1
 8001888:	483d      	ldr	r0, [pc, #244]	; (8001980 <UstawienieADC3+0x100>)
 800188a:	f7ff fa1b 	bl	8000cc4 <RCC_AHB1PeriphClockCmd>
	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC3, ENABLE);
 800188e:	2101      	movs	r1, #1
 8001890:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001894:	f7ff fa56 	bl	8000d44 <RCC_APB2PeriphClockCmd>

	  /* DMA2 Stream0 channel0 configuration **************************************/
	  DMA_InitStructure.DMA_Channel = DMA_Channel_2;
 8001898:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800189c:	60fb      	str	r3, [r7, #12]
	  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)ADC3_DR_ADDRESS;
 800189e:	4b39      	ldr	r3, [pc, #228]	; (8001984 <UstawienieADC3+0x104>)
 80018a0:	613b      	str	r3, [r7, #16]
	  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC3ConvertedValue;
 80018a2:	4b39      	ldr	r3, [pc, #228]	; (8001988 <UstawienieADC3+0x108>)
 80018a4:	617b      	str	r3, [r7, #20]
	  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 80018a6:	2300      	movs	r3, #0
 80018a8:	61bb      	str	r3, [r7, #24]
	  DMA_InitStructure.DMA_BufferSize = 1;
 80018aa:	2301      	movs	r3, #1
 80018ac:	61fb      	str	r3, [r7, #28]
	  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80018ae:	2300      	movs	r3, #0
 80018b0:	623b      	str	r3, [r7, #32]
	  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Disable;
 80018b2:	2300      	movs	r3, #0
 80018b4:	627b      	str	r3, [r7, #36]	; 0x24
	  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 80018b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018ba:	62bb      	str	r3, [r7, #40]	; 0x28
	  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 80018bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	  DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 80018c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018c6:	633b      	str	r3, [r7, #48]	; 0x30
	  DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 80018c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018cc:	637b      	str	r3, [r7, #52]	; 0x34
	  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 80018ce:	2300      	movs	r3, #0
 80018d0:	63bb      	str	r3, [r7, #56]	; 0x38
	  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 80018d2:	2301      	movs	r3, #1
 80018d4:	63fb      	str	r3, [r7, #60]	; 0x3c
	  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80018d6:	2300      	movs	r3, #0
 80018d8:	643b      	str	r3, [r7, #64]	; 0x40
	  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80018da:	2300      	movs	r3, #0
 80018dc:	647b      	str	r3, [r7, #68]	; 0x44
	  DMA_Init(DMA2_Stream0, &DMA_InitStructure);
 80018de:	f107 030c 	add.w	r3, r7, #12
 80018e2:	4619      	mov	r1, r3
 80018e4:	4829      	ldr	r0, [pc, #164]	; (800198c <UstawienieADC3+0x10c>)
 80018e6:	f7fe fe99 	bl	800061c <DMA_Init>
	  DMA_Cmd(DMA2_Stream0, ENABLE);
 80018ea:	2101      	movs	r1, #1
 80018ec:	4827      	ldr	r0, [pc, #156]	; (800198c <UstawienieADC3+0x10c>)
 80018ee:	f7fe feed 	bl	80006cc <DMA_Cmd>

	  /* Configure ADC3 Channel12 pin as analog input ******************************/
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 80018f2:	2304      	movs	r3, #4
 80018f4:	607b      	str	r3, [r7, #4]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80018f6:	2303      	movs	r3, #3
 80018f8:	723b      	strb	r3, [r7, #8]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 80018fa:	2300      	movs	r3, #0
 80018fc:	72fb      	strb	r3, [r7, #11]
	  GPIO_Init(GPIOC, &GPIO_InitStructure);
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	4619      	mov	r1, r3
 8001902:	4823      	ldr	r0, [pc, #140]	; (8001990 <UstawienieADC3+0x110>)
 8001904:	f7ff f826 	bl	8000954 <GPIO_Init>

	  /* ADC Common Init **********************************************************/
	  ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 8001908:	2300      	movs	r3, #0
 800190a:	64bb      	str	r3, [r7, #72]	; 0x48
	  ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
 800190c:	2300      	movs	r3, #0
 800190e:	64fb      	str	r3, [r7, #76]	; 0x4c
	  ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8001910:	2300      	movs	r3, #0
 8001912:	653b      	str	r3, [r7, #80]	; 0x50
	  ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8001914:	2300      	movs	r3, #0
 8001916:	657b      	str	r3, [r7, #84]	; 0x54
	  ADC_CommonInit(&ADC_CommonInitStructure);
 8001918:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800191c:	4618      	mov	r0, r3
 800191e:	f7fe fd0b 	bl	8000338 <ADC_CommonInit>

	  /* ADC3 Init ****************************************************************/
	  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8001922:	2300      	movs	r3, #0
 8001924:	65bb      	str	r3, [r7, #88]	; 0x58
	  ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8001926:	2300      	movs	r3, #0
 8001928:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	  ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 800192c:	2301      	movs	r3, #1
 800192e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	  ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8001932:	2300      	movs	r3, #0
 8001934:	663b      	str	r3, [r7, #96]	; 0x60
	  ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001936:	2300      	movs	r3, #0
 8001938:	66bb      	str	r3, [r7, #104]	; 0x68
	  ADC_InitStructure.ADC_NbrOfConversion = 1;
 800193a:	2301      	movs	r3, #1
 800193c:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
	  ADC_Init(ADC3, &ADC_InitStructure);
 8001940:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001944:	4619      	mov	r1, r3
 8001946:	4813      	ldr	r0, [pc, #76]	; (8001994 <UstawienieADC3+0x114>)
 8001948:	f7fe fca0 	bl	800028c <ADC_Init>

	  /* ADC3 regular channel12 configuration *************************************/
	  ADC_RegularChannelConfig(ADC3, ADC_Channel_12, 1, ADC_SampleTime_3Cycles);
 800194c:	2300      	movs	r3, #0
 800194e:	2201      	movs	r2, #1
 8001950:	210c      	movs	r1, #12
 8001952:	4810      	ldr	r0, [pc, #64]	; (8001994 <UstawienieADC3+0x114>)
 8001954:	f7fe fd34 	bl	80003c0 <ADC_RegularChannelConfig>

	 /* Enable DMA request after last transfer (Single-ADC mode) */
	  ADC_DMARequestAfterLastTransferCmd(ADC3, ENABLE);
 8001958:	2101      	movs	r1, #1
 800195a:	480e      	ldr	r0, [pc, #56]	; (8001994 <UstawienieADC3+0x114>)
 800195c:	f7fe fe26 	bl	80005ac <ADC_DMARequestAfterLastTransferCmd>

	  /* Enable ADC3 DMA */
	  ADC_DMACmd(ADC3, ENABLE);
 8001960:	2101      	movs	r1, #1
 8001962:	480c      	ldr	r0, [pc, #48]	; (8001994 <UstawienieADC3+0x114>)
 8001964:	f7fe fe06 	bl	8000574 <ADC_DMACmd>

	  /* Enable ADC3 */
	  ADC_Cmd(ADC3, ENABLE);
 8001968:	2101      	movs	r1, #1
 800196a:	480a      	ldr	r0, [pc, #40]	; (8001994 <UstawienieADC3+0x114>)
 800196c:	f7fe fd0c 	bl	8000388 <ADC_Cmd>

	  /* Start ADC3 Software Conversion */
	  ADC_SoftwareStartConv(ADC3);
 8001970:	4808      	ldr	r0, [pc, #32]	; (8001994 <UstawienieADC3+0x114>)
 8001972:	f7fe fdef 	bl	8000554 <ADC_SoftwareStartConv>
}
 8001976:	bf00      	nop
 8001978:	3770      	adds	r7, #112	; 0x70
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	00400004 	.word	0x00400004
 8001984:	4001224c 	.word	0x4001224c
 8001988:	20000064 	.word	0x20000064
 800198c:	40026410 	.word	0x40026410
 8001990:	40020800 	.word	0x40020800
 8001994:	40012200 	.word	0x40012200

08001998 <Wyslij_znak>:
**  Abstract: Send_Byte USART
**
**===========================================================================
*/
void Wyslij_znak (uint8_t c)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	71fb      	strb	r3, [r7, #7]
	while(USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET); // Wait for Empty
 80019a2:	bf00      	nop
 80019a4:	2180      	movs	r1, #128	; 0x80
 80019a6:	4808      	ldr	r0, [pc, #32]	; (80019c8 <Wyslij_znak+0x30>)
 80019a8:	f7ff fd3e 	bl	8001428 <USART_GetFlagStatus>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0f8      	beq.n	80019a4 <Wyslij_znak+0xc>
	USART_SendData(USART1, c);
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	4619      	mov	r1, r3
 80019b8:	4803      	ldr	r0, [pc, #12]	; (80019c8 <Wyslij_znak+0x30>)
 80019ba:	f7ff fd13 	bl	80013e4 <USART_SendData>
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40011000 	.word	0x40011000

080019cc <Wyslij_zdanie>:
**  Abstract: SendPacket USART
**
**===========================================================================
*/
void Wyslij_zdanie(uint8_t *data, uint16_t length)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	460b      	mov	r3, r1
 80019d6:	807b      	strh	r3, [r7, #2]
  {
    Wyslij_znak(data[i]);
    i++;
  }
  */
  while(*data)
 80019d8:	e006      	b.n	80019e8 <Wyslij_zdanie+0x1c>
	  Wyslij_znak(*data++);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	1c5a      	adds	r2, r3, #1
 80019de:	607a      	str	r2, [r7, #4]
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff ffd8 	bl	8001998 <Wyslij_znak>
  while(*data)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1f4      	bne.n	80019da <Wyslij_zdanie+0xe>
}
 80019f0:	bf00      	nop
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <UstawieniePWM>:

void UstawieniePWM(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08a      	sub	sp, #40	; 0x28
 80019fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
  TIM_OCInitTypeDef  TIM_OCInitStructure;

  /* TIM3 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 80019fe:	2101      	movs	r1, #1
 8001a00:	2002      	movs	r0, #2
 8001a02:	f7ff f97f 	bl	8000d04 <RCC_APB1PeriphClockCmd>
  /* GPIOC and GPIOB clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001a06:	2101      	movs	r1, #1
 8001a08:	2004      	movs	r0, #4
 8001a0a:	f7ff f95b 	bl	8000cc4 <RCC_AHB1PeriphClockCmd>

  /* GPIOC Configuration: TIM3 CH1 (PC6) and TIM3 CH2 (PC7) */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 ;
 8001a0e:	23c0      	movs	r3, #192	; 0xc0
 8001a10:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001a12:	2302      	movs	r3, #2
 8001a14:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 8001a24:	2301      	movs	r3, #1
 8001a26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001a2a:	f107 0320 	add.w	r3, r7, #32
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4823      	ldr	r0, [pc, #140]	; (8001ac0 <UstawieniePWM+0xc8>)
 8001a32:	f7fe ff8f 	bl	8000954 <GPIO_Init>

  /* Connect TIM3 pins to AF2 */
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_TIM3);
 8001a36:	2202      	movs	r2, #2
 8001a38:	2106      	movs	r1, #6
 8001a3a:	4821      	ldr	r0, [pc, #132]	; (8001ac0 <UstawieniePWM+0xc8>)
 8001a3c:	f7ff f850 	bl	8000ae0 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_TIM3);
 8001a40:	2202      	movs	r2, #2
 8001a42:	2107      	movs	r1, #7
 8001a44:	481e      	ldr	r0, [pc, #120]	; (8001ac0 <UstawieniePWM+0xc8>)
 8001a46:	f7ff f84b 	bl	8000ae0 <GPIO_PinAFConfig>




  /* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = PeroidValue;//19999;//665;
 8001a4a:	4b1e      	ldr	r3, [pc, #120]	; (8001ac4 <UstawieniePWM+0xcc>)
 8001a4c:	881b      	ldrh	r3, [r3, #0]
 8001a4e:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;//4799;//PrescalerValue;
 8001a50:	4b1d      	ldr	r3, [pc, #116]	; (8001ac8 <UstawieniePWM+0xd0>)
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	82fb      	strh	r3, [r7, #22]

  TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4619      	mov	r1, r3
 8001a64:	4819      	ldr	r0, [pc, #100]	; (8001acc <UstawieniePWM+0xd4>)
 8001a66:	f7ff f9fb 	bl	8000e60 <TIM_TimeBaseInit>

  /* PWM1 Mode configuration: Channel1 */
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8001a6a:	2360      	movs	r3, #96	; 0x60
 8001a6c:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = Pulse_lewy;//9999;//CCR1_Val;
 8001a72:	4b17      	ldr	r3, [pc, #92]	; (8001ad0 <UstawieniePWM+0xd8>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	81bb      	strh	r3, [r7, #12]

  TIM_OC1Init(TIM3, &TIM_OCInitStructure);
 8001a7c:	463b      	mov	r3, r7
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4812      	ldr	r0, [pc, #72]	; (8001acc <UstawieniePWM+0xd4>)
 8001a82:	f7ff fa99 	bl	8000fb8 <TIM_OC1Init>
  TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8001a86:	2108      	movs	r1, #8
 8001a88:	4810      	ldr	r0, [pc, #64]	; (8001acc <UstawieniePWM+0xd4>)
 8001a8a:	f7ff fb97 	bl	80011bc <TIM_OC1PreloadConfig>

  /* PWM1 Mode configuration: Channel2 */
  TIM_OCInitStructure.TIM_Pulse = Pulse_prawy;//CCR2_Val;
 8001a8e:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <UstawieniePWM+0xdc>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	60bb      	str	r3, [r7, #8]

  TIM_OC2Init(TIM3, &TIM_OCInitStructure);
 8001a94:	463b      	mov	r3, r7
 8001a96:	4619      	mov	r1, r3
 8001a98:	480c      	ldr	r0, [pc, #48]	; (8001acc <UstawieniePWM+0xd4>)
 8001a9a:	f7ff fb07 	bl	80010ac <TIM_OC2Init>
  TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8001a9e:	2108      	movs	r1, #8
 8001aa0:	480a      	ldr	r0, [pc, #40]	; (8001acc <UstawieniePWM+0xd4>)
 8001aa2:	f7ff fba7 	bl	80011f4 <TIM_OC2PreloadConfig>

  TIM_ARRPreloadConfig(TIM3, ENABLE);
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	4808      	ldr	r0, [pc, #32]	; (8001acc <UstawieniePWM+0xd4>)
 8001aaa:	f7ff fa45 	bl	8000f38 <TIM_ARRPreloadConfig>

  /* TIM3 enable counter */
  TIM_Cmd(TIM3, ENABLE);
 8001aae:	2101      	movs	r1, #1
 8001ab0:	4806      	ldr	r0, [pc, #24]	; (8001acc <UstawieniePWM+0xd4>)
 8001ab2:	f7ff fa61 	bl	8000f78 <TIM_Cmd>
}
 8001ab6:	bf00      	nop
 8001ab8:	3728      	adds	r7, #40	; 0x28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40020800 	.word	0x40020800
 8001ac4:	2000002e 	.word	0x2000002e
 8001ac8:	20000030 	.word	0x20000030
 8001acc:	40000400 	.word	0x40000400
 8001ad0:	20000020 	.word	0x20000020
 8001ad4:	20000024 	.word	0x20000024

08001ad8 <UstawieniePrzerwanPE0>:

void UstawieniePrzerwanPE0()
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	/* Enable clocks */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8001ade:	2101      	movs	r1, #1
 8001ae0:	2010      	movs	r0, #16
 8001ae2:	f7ff f8ef 	bl	8000cc4 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001aec:	f7ff f92a 	bl	8000d44 <RCC_APB2PeriphClockCmd>

	/* Set pin as input */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8001af0:	2300      	movs	r3, #0
 8001af2:	753b      	strb	r3, [r7, #20]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001af4:	2300      	movs	r3, #0
 8001af6:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 8001af8:	2301      	movs	r3, #1
 8001afa:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001b00:	2303      	movs	r3, #3
 8001b02:	757b      	strb	r3, [r7, #21]
    GPIO_Init(GPIOE, &GPIO_InitStructure);
 8001b04:	f107 0310 	add.w	r3, r7, #16
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4812      	ldr	r0, [pc, #72]	; (8001b54 <UstawieniePrzerwanPE0+0x7c>)
 8001b0c:	f7fe ff22 	bl	8000954 <GPIO_Init>

	/* Connect EXTI Line0 to PA0 pin */
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource0);
 8001b10:	2100      	movs	r1, #0
 8001b12:	2004      	movs	r0, #4
 8001b14:	f7ff f962 	bl	8000ddc <SYSCFG_EXTILineConfig>

	/* Configure EXTI Line0 */
	EXTI_InitStructure.EXTI_Line = EXTI_Line0;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	60bb      	str	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	733b      	strb	r3, [r7, #12]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
 8001b20:	230c      	movs	r3, #12
 8001b22:	737b      	strb	r3, [r7, #13]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8001b24:	2301      	movs	r3, #1
 8001b26:	73bb      	strb	r3, [r7, #14]
	EXTI_Init(&EXTI_InitStructure);
 8001b28:	f107 0308 	add.w	r3, r7, #8
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe fe6b 	bl	8000808 <EXTI_Init>


	/* Enable and set EXTI Line0 Interrupt to the lowest priority */
	NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
 8001b32:	2306      	movs	r3, #6
 8001b34:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x01;
 8001b36:	2301      	movs	r3, #1
 8001b38:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x01;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001b42:	1d3b      	adds	r3, r7, #4
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7fe fb3f 	bl	80001c8 <NVIC_Init>





}
 8001b4a:	bf00      	nop
 8001b4c:	3718      	adds	r7, #24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40021000 	.word	0x40021000

08001b58 <UstawieniePrzerwanPE1>:

void UstawieniePrzerwanPE1()
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	/* Enable clocks */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8001b5e:	2101      	movs	r1, #1
 8001b60:	2010      	movs	r0, #16
 8001b62:	f7ff f8af 	bl	8000cc4 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8001b66:	2101      	movs	r1, #1
 8001b68:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b6c:	f7ff f8ea 	bl	8000d44 <RCC_APB2PeriphClockCmd>

	/* Set pin as input */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8001b70:	2300      	movs	r3, #0
 8001b72:	753b      	strb	r3, [r7, #20]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001b74:	2300      	movs	r3, #0
 8001b76:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 8001b78:	2302      	movs	r3, #2
 8001b7a:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001b80:	2303      	movs	r3, #3
 8001b82:	757b      	strb	r3, [r7, #21]
    GPIO_Init(GPIOE, &GPIO_InitStructure);
 8001b84:	f107 0310 	add.w	r3, r7, #16
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4812      	ldr	r0, [pc, #72]	; (8001bd4 <UstawieniePrzerwanPE1+0x7c>)
 8001b8c:	f7fe fee2 	bl	8000954 <GPIO_Init>

	/* Connect EXTI Line0 to PA0 pin */
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOE, EXTI_PinSource1);
 8001b90:	2101      	movs	r1, #1
 8001b92:	2004      	movs	r0, #4
 8001b94:	f7ff f922 	bl	8000ddc <SYSCFG_EXTILineConfig>

	/* Configure EXTI Line1 */
	EXTI_InitStructure.EXTI_Line = EXTI_Line1;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	60bb      	str	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	733b      	strb	r3, [r7, #12]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
 8001ba0:	230c      	movs	r3, #12
 8001ba2:	737b      	strb	r3, [r7, #13]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	73bb      	strb	r3, [r7, #14]
	EXTI_Init(&EXTI_InitStructure);
 8001ba8:	f107 0308 	add.w	r3, r7, #8
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7fe fe2b 	bl	8000808 <EXTI_Init>

	/* Enable and set EXTI Line1 Interrupt to the lowest priority */
	NVIC_InitStructure.NVIC_IRQChannel = EXTI1_IRQn;
 8001bb2:	2307      	movs	r3, #7
 8001bb4:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x01;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x01;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001bc2:	1d3b      	adds	r3, r7, #4
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe faff 	bl	80001c8 <NVIC_Init>
}
 8001bca:	bf00      	nop
 8001bcc:	3718      	adds	r7, #24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40021000 	.word	0x40021000

08001bd8 <Ustawianie>:

void Ustawianie()
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
	/* Initialize LEDs */
	  UstawieniePIN(GPIOD,GPIO_Pin_12,GPIO_Mode_OUT); //zielona
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001be2:	4813      	ldr	r0, [pc, #76]	; (8001c30 <Ustawianie+0x58>)
 8001be4:	f7ff fdc2 	bl	800176c <UstawieniePIN>
	  UstawieniePIN(GPIOD,GPIO_Pin_13,GPIO_Mode_OUT); //pomaraczowa
 8001be8:	2201      	movs	r2, #1
 8001bea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bee:	4810      	ldr	r0, [pc, #64]	; (8001c30 <Ustawianie+0x58>)
 8001bf0:	f7ff fdbc 	bl	800176c <UstawieniePIN>
	  UstawieniePIN(GPIOD,GPIO_Pin_14,GPIO_Mode_OUT); //czerwona
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bfa:	480d      	ldr	r0, [pc, #52]	; (8001c30 <Ustawianie+0x58>)
 8001bfc:	f7ff fdb6 	bl	800176c <UstawieniePIN>
	  UstawieniePIN(GPIOD,GPIO_Pin_15,GPIO_Mode_OUT); //niebieska
 8001c00:	2201      	movs	r2, #1
 8001c02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c06:	480a      	ldr	r0, [pc, #40]	; (8001c30 <Ustawianie+0x58>)
 8001c08:	f7ff fdb0 	bl	800176c <UstawieniePIN>
	  /* Diody testowe */
	  UstawieniePIN(GPIOA,GPIO_Pin_1,GPIO_Mode_OUT);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	2102      	movs	r1, #2
 8001c10:	4808      	ldr	r0, [pc, #32]	; (8001c34 <Ustawianie+0x5c>)
 8001c12:	f7ff fdab 	bl	800176c <UstawieniePIN>
	  /* USER Button */
	  UstawieniePIN(GPIOA,GPIO_Pin_0,GPIO_Mode_IN);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2101      	movs	r1, #1
 8001c1a:	4806      	ldr	r0, [pc, #24]	; (8001c34 <Ustawianie+0x5c>)
 8001c1c:	f7ff fda6 	bl	800176c <UstawieniePIN>
	  GPIO_SetBits(GPIOD, GPIO_Pin_14);
 8001c20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c24:	4802      	ldr	r0, [pc, #8]	; (8001c30 <Ustawianie+0x58>)
 8001c26:	f7fe ff3d 	bl	8000aa4 <GPIO_SetBits>
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40020c00 	.word	0x40020c00
 8001c34:	40020000 	.word	0x40020000

08001c38 <UstawienieSilnikow>:
void UstawienieSilnikow()
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
	 UstawieniePIN(GPIOE, GPIO_Pin_8, GPIO_Mode_OUT);	//IN1
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c42:	480b      	ldr	r0, [pc, #44]	; (8001c70 <UstawienieSilnikow+0x38>)
 8001c44:	f7ff fd92 	bl	800176c <UstawieniePIN>
	 UstawieniePIN(GPIOE, GPIO_Pin_10, GPIO_Mode_OUT);	//IN2
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c4e:	4808      	ldr	r0, [pc, #32]	; (8001c70 <UstawienieSilnikow+0x38>)
 8001c50:	f7ff fd8c 	bl	800176c <UstawieniePIN>
	 UstawieniePIN(GPIOE, GPIO_Pin_12, GPIO_Mode_OUT);	//IN3
 8001c54:	2201      	movs	r2, #1
 8001c56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c5a:	4805      	ldr	r0, [pc, #20]	; (8001c70 <UstawienieSilnikow+0x38>)
 8001c5c:	f7ff fd86 	bl	800176c <UstawieniePIN>
	 UstawieniePIN(GPIOE, GPIO_Pin_14, GPIO_Mode_OUT);	//IN3
 8001c60:	2201      	movs	r2, #1
 8001c62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c66:	4802      	ldr	r0, [pc, #8]	; (8001c70 <UstawienieSilnikow+0x38>)
 8001c68:	f7ff fd80 	bl	800176c <UstawieniePIN>

}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40021000 	.word	0x40021000

08001c74 <Silniki_Przod>:
void Silniki_Przod()
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
	//Silnik1
	GPIO_SetBits(GPIOE, GPIO_Pin_8);	//LEWY
 8001c78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c7c:	4809      	ldr	r0, [pc, #36]	; (8001ca4 <Silniki_Przod+0x30>)
 8001c7e:	f7fe ff11 	bl	8000aa4 <GPIO_SetBits>
	GPIO_ResetBits(GPIOE, GPIO_Pin_10);
 8001c82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c86:	4807      	ldr	r0, [pc, #28]	; (8001ca4 <Silniki_Przod+0x30>)
 8001c88:	f7fe ff1b 	bl	8000ac2 <GPIO_ResetBits>

	//Silnik 2
	GPIO_SetBits(GPIOE, GPIO_Pin_12);	//PRAWY
 8001c8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c90:	4804      	ldr	r0, [pc, #16]	; (8001ca4 <Silniki_Przod+0x30>)
 8001c92:	f7fe ff07 	bl	8000aa4 <GPIO_SetBits>
    GPIO_ResetBits(GPIOE, GPIO_Pin_14);
 8001c96:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c9a:	4802      	ldr	r0, [pc, #8]	; (8001ca4 <Silniki_Przod+0x30>)
 8001c9c:	f7fe ff11 	bl	8000ac2 <GPIO_ResetBits>
}
 8001ca0:	bf00      	nop
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021000 	.word	0x40021000

08001ca8 <Silniki_Stop>:
void Silniki_Stop()
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
	//Silnik1
	GPIO_ResetBits(GPIOE, GPIO_Pin_8);	//LEWY
 8001cac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cb0:	4809      	ldr	r0, [pc, #36]	; (8001cd8 <Silniki_Stop+0x30>)
 8001cb2:	f7fe ff06 	bl	8000ac2 <GPIO_ResetBits>
	GPIO_ResetBits(GPIOE, GPIO_Pin_10);
 8001cb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cba:	4807      	ldr	r0, [pc, #28]	; (8001cd8 <Silniki_Stop+0x30>)
 8001cbc:	f7fe ff01 	bl	8000ac2 <GPIO_ResetBits>

	//Silnik 2
	GPIO_ResetBits(GPIOE, GPIO_Pin_12);	//PRAWY
 8001cc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cc4:	4804      	ldr	r0, [pc, #16]	; (8001cd8 <Silniki_Stop+0x30>)
 8001cc6:	f7fe fefc 	bl	8000ac2 <GPIO_ResetBits>
    GPIO_ResetBits(GPIOE, GPIO_Pin_14);
 8001cca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cce:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <Silniki_Stop+0x30>)
 8001cd0:	f7fe fef7 	bl	8000ac2 <GPIO_ResetBits>
}
 8001cd4:	bf00      	nop
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40021000 	.word	0x40021000

08001cdc <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8001ce6:	bf00      	nop
}
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8001cf2:	b480      	push	{r7}
 8001cf4:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8001cf6:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <EXTI0_IRQHandler>:
/* Set interrupt handlers */
/* Handle PD0 interrupt */
void EXTI0_IRQHandler(void) {
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
    /* Make sure that interrupt flag is set */
    if (EXTI_GetITStatus(EXTI_Line0) != RESET) {
 8001d08:	2001      	movs	r0, #1
 8001d0a:	f7fe fdef 	bl	80008ec <EXTI_GetITStatus>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d029      	beq.n	8001d68 <EXTI0_IRQHandler+0x64>
        /* Do your stuff when PD0 is changed */
    	//GPIO_ToggleBits(GPIOD,GPIO_Pin_15);


    			if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_7) == 1)
 8001d14:	2180      	movs	r1, #128	; 0x80
 8001d16:	4815      	ldr	r0, [pc, #84]	; (8001d6c <EXTI0_IRQHandler+0x68>)
 8001d18:	f7fe feaa 	bl	8000a70 <GPIO_ReadInputDataBit>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d105      	bne.n	8001d2e <EXTI0_IRQHandler+0x2a>
    			{
    				licznik_lewy++;
 8001d22:	4b13      	ldr	r3, [pc, #76]	; (8001d70 <EXTI0_IRQHandler+0x6c>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	3301      	adds	r3, #1
 8001d28:	4a11      	ldr	r2, [pc, #68]	; (8001d70 <EXTI0_IRQHandler+0x6c>)
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	e00b      	b.n	8001d46 <EXTI0_IRQHandler+0x42>

    			}
    			else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_7) == 0)
 8001d2e:	2180      	movs	r1, #128	; 0x80
 8001d30:	480e      	ldr	r0, [pc, #56]	; (8001d6c <EXTI0_IRQHandler+0x68>)
 8001d32:	f7fe fe9d 	bl	8000a70 <GPIO_ReadInputDataBit>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d104      	bne.n	8001d46 <EXTI0_IRQHandler+0x42>
    			{
    				licznik_lewy--;
 8001d3c:	4b0c      	ldr	r3, [pc, #48]	; (8001d70 <EXTI0_IRQHandler+0x6c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	3b01      	subs	r3, #1
 8001d42:	4a0b      	ldr	r2, [pc, #44]	; (8001d70 <EXTI0_IRQHandler+0x6c>)
 8001d44:	6013      	str	r3, [r2, #0]
    			}

    		if(licznik_lewy > 10000 || licznik_lewy <-10000)
 8001d46:	4b0a      	ldr	r3, [pc, #40]	; (8001d70 <EXTI0_IRQHandler+0x6c>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f242 7210 	movw	r2, #10000	; 0x2710
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	dc04      	bgt.n	8001d5c <EXTI0_IRQHandler+0x58>
 8001d52:	4b07      	ldr	r3, [pc, #28]	; (8001d70 <EXTI0_IRQHandler+0x6c>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a07      	ldr	r2, [pc, #28]	; (8001d74 <EXTI0_IRQHandler+0x70>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	da02      	bge.n	8001d62 <EXTI0_IRQHandler+0x5e>
    		{
    			licznik_lewy = 0;
 8001d5c:	4b04      	ldr	r3, [pc, #16]	; (8001d70 <EXTI0_IRQHandler+0x6c>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
    		}


        /* Clear interrupt flag */
        EXTI_ClearITPendingBit(EXTI_Line0);
 8001d62:	2001      	movs	r0, #1
 8001d64:	f7fe fde6 	bl	8000934 <EXTI_ClearITPendingBit>
    }
}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	2000005c 	.word	0x2000005c
 8001d74:	ffffd8f0 	.word	0xffffd8f0

08001d78 <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void) {
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
    /* Make sure that interrupt flag is set */
    if (EXTI_GetITStatus(EXTI_Line1) != RESET) {
 8001d7c:	2002      	movs	r0, #2
 8001d7e:	f7fe fdb5 	bl	80008ec <EXTI_GetITStatus>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d02b      	beq.n	8001de0 <EXTI1_IRQHandler+0x68>
        /* Do your stuff when PE1 is changed */
    	//GPIO_ToggleBits(GPIOD,GPIO_Pin_15);


    			if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_9) == 1)
 8001d88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d8c:	4815      	ldr	r0, [pc, #84]	; (8001de4 <EXTI1_IRQHandler+0x6c>)
 8001d8e:	f7fe fe6f 	bl	8000a70 <GPIO_ReadInputDataBit>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d105      	bne.n	8001da4 <EXTI1_IRQHandler+0x2c>
    			{
    				licznik_prawy--;
 8001d98:	4b13      	ldr	r3, [pc, #76]	; (8001de8 <EXTI1_IRQHandler+0x70>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	4a12      	ldr	r2, [pc, #72]	; (8001de8 <EXTI1_IRQHandler+0x70>)
 8001da0:	6013      	str	r3, [r2, #0]
 8001da2:	e00c      	b.n	8001dbe <EXTI1_IRQHandler+0x46>

    			}
    			else if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_9) == 0)
 8001da4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001da8:	480e      	ldr	r0, [pc, #56]	; (8001de4 <EXTI1_IRQHandler+0x6c>)
 8001daa:	f7fe fe61 	bl	8000a70 <GPIO_ReadInputDataBit>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d104      	bne.n	8001dbe <EXTI1_IRQHandler+0x46>
    			{
    				licznik_prawy++;
 8001db4:	4b0c      	ldr	r3, [pc, #48]	; (8001de8 <EXTI1_IRQHandler+0x70>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	3301      	adds	r3, #1
 8001dba:	4a0b      	ldr	r2, [pc, #44]	; (8001de8 <EXTI1_IRQHandler+0x70>)
 8001dbc:	6013      	str	r3, [r2, #0]
    			}

    		if(licznik_prawy > 10000 || licznik_prawy <-10000)
 8001dbe:	4b0a      	ldr	r3, [pc, #40]	; (8001de8 <EXTI1_IRQHandler+0x70>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f242 7210 	movw	r2, #10000	; 0x2710
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	dc04      	bgt.n	8001dd4 <EXTI1_IRQHandler+0x5c>
 8001dca:	4b07      	ldr	r3, [pc, #28]	; (8001de8 <EXTI1_IRQHandler+0x70>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a07      	ldr	r2, [pc, #28]	; (8001dec <EXTI1_IRQHandler+0x74>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	da02      	bge.n	8001dda <EXTI1_IRQHandler+0x62>
    		{
    			licznik_prawy = 0;
 8001dd4:	4b04      	ldr	r3, [pc, #16]	; (8001de8 <EXTI1_IRQHandler+0x70>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
    		}


        /* Clear interrupt flag */
        EXTI_ClearITPendingBit(EXTI_Line1);
 8001dda:	2002      	movs	r0, #2
 8001ddc:	f7fe fdaa 	bl	8000934 <EXTI_ClearITPendingBit>
    }
}
 8001de0:	bf00      	nop
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40021000 	.word	0x40021000
 8001de8:	20000060 	.word	0x20000060
 8001dec:	ffffd8f0 	.word	0xffffd8f0

08001df0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001df0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e28 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001df4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001df6:	e003      	b.n	8001e00 <LoopCopyDataInit>

08001df8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001df8:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001dfa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001dfc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001dfe:	3104      	adds	r1, #4

08001e00 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001e00:	480b      	ldr	r0, [pc, #44]	; (8001e30 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001e02:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001e04:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001e06:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001e08:	d3f6      	bcc.n	8001df8 <CopyDataInit>
  ldr  r2, =_sbss
 8001e0a:	4a0b      	ldr	r2, [pc, #44]	; (8001e38 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001e0c:	e002      	b.n	8001e14 <LoopFillZerobss>

08001e0e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001e0e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001e10:	f842 3b04 	str.w	r3, [r2], #4

08001e14 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001e14:	4b09      	ldr	r3, [pc, #36]	; (8001e3c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001e16:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001e18:	d3f9      	bcc.n	8001e0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001e1a:	f000 f841 	bl	8001ea0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e1e:	f000 f9e7 	bl	80021f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e22:	f7ff fbcb 	bl	80015bc <main>
  bx  lr    
 8001e26:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001e28:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001e2c:	08002288 	.word	0x08002288
  ldr  r0, =_sdata
 8001e30:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001e34:	2000003c 	.word	0x2000003c
  ldr  r2, =_sbss
 8001e38:	2000003c 	.word	0x2000003c
  ldr  r3, = _ebss
 8001e3c:	200000e8 	.word	0x200000e8

08001e40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e40:	e7fe      	b.n	8001e40 <ADC_IRQHandler>

08001e42 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0
}
 8001e46:	bf00      	nop
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001e54:	e7fe      	b.n	8001e54 <HardFault_Handler+0x4>

08001e56 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001e56:	b480      	push	{r7}
 8001e58:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001e5a:	e7fe      	b.n	8001e5a <MemManage_Handler+0x4>

08001e5c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001e60:	e7fe      	b.n	8001e60 <BusFault_Handler+0x4>

08001e62 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001e62:	b480      	push	{r7}
 8001e64:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001e66:	e7fe      	b.n	8001e66 <UsageFault_Handler+0x4>

08001e68 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
}
 8001e6c:	bf00      	nop
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0
}
 8001e7a:	bf00      	nop
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001e92:	b480      	push	{r7}
 8001e94:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8001e96:	bf00      	nop
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ea4:	4a16      	ldr	r2, [pc, #88]	; (8001f00 <SystemInit+0x60>)
 8001ea6:	4b16      	ldr	r3, [pc, #88]	; (8001f00 <SystemInit+0x60>)
 8001ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001eb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001eb4:	4a13      	ldr	r2, [pc, #76]	; (8001f04 <SystemInit+0x64>)
 8001eb6:	4b13      	ldr	r3, [pc, #76]	; (8001f04 <SystemInit+0x64>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f043 0301 	orr.w	r3, r3, #1
 8001ebe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001ec0:	4b10      	ldr	r3, [pc, #64]	; (8001f04 <SystemInit+0x64>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001ec6:	4a0f      	ldr	r2, [pc, #60]	; (8001f04 <SystemInit+0x64>)
 8001ec8:	4b0e      	ldr	r3, [pc, #56]	; (8001f04 <SystemInit+0x64>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ed4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001ed6:	4b0b      	ldr	r3, [pc, #44]	; (8001f04 <SystemInit+0x64>)
 8001ed8:	4a0b      	ldr	r2, [pc, #44]	; (8001f08 <SystemInit+0x68>)
 8001eda:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001edc:	4a09      	ldr	r2, [pc, #36]	; (8001f04 <SystemInit+0x64>)
 8001ede:	4b09      	ldr	r3, [pc, #36]	; (8001f04 <SystemInit+0x64>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ee6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001ee8:	4b06      	ldr	r3, [pc, #24]	; (8001f04 <SystemInit+0x64>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001eee:	f000 f80d 	bl	8001f0c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ef2:	4b03      	ldr	r3, [pc, #12]	; (8001f00 <SystemInit+0x60>)
 8001ef4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ef8:	609a      	str	r2, [r3, #8]
#endif
}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	e000ed00 	.word	0xe000ed00
 8001f04:	40023800 	.word	0x40023800
 8001f08:	24003010 	.word	0x24003010

08001f0c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	607b      	str	r3, [r7, #4]
 8001f16:	2300      	movs	r3, #0
 8001f18:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001f1a:	4a36      	ldr	r2, [pc, #216]	; (8001ff4 <SetSysClock+0xe8>)
 8001f1c:	4b35      	ldr	r3, [pc, #212]	; (8001ff4 <SetSysClock+0xe8>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f24:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001f26:	4b33      	ldr	r3, [pc, #204]	; (8001ff4 <SetSysClock+0xe8>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	3301      	adds	r3, #1
 8001f34:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d103      	bne.n	8001f44 <SetSysClock+0x38>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001f42:	d1f0      	bne.n	8001f26 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001f44:	4b2b      	ldr	r3, [pc, #172]	; (8001ff4 <SetSysClock+0xe8>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d002      	beq.n	8001f56 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001f50:	2301      	movs	r3, #1
 8001f52:	603b      	str	r3, [r7, #0]
 8001f54:	e001      	b.n	8001f5a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001f56:	2300      	movs	r3, #0
 8001f58:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d142      	bne.n	8001fe6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001f60:	4a24      	ldr	r2, [pc, #144]	; (8001ff4 <SetSysClock+0xe8>)
 8001f62:	4b24      	ldr	r3, [pc, #144]	; (8001ff4 <SetSysClock+0xe8>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f6a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001f6c:	4a22      	ldr	r2, [pc, #136]	; (8001ff8 <SetSysClock+0xec>)
 8001f6e:	4b22      	ldr	r3, [pc, #136]	; (8001ff8 <SetSysClock+0xec>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f76:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001f78:	4a1e      	ldr	r2, [pc, #120]	; (8001ff4 <SetSysClock+0xe8>)
 8001f7a:	4b1e      	ldr	r3, [pc, #120]	; (8001ff4 <SetSysClock+0xe8>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001f80:	4a1c      	ldr	r2, [pc, #112]	; (8001ff4 <SetSysClock+0xe8>)
 8001f82:	4b1c      	ldr	r3, [pc, #112]	; (8001ff4 <SetSysClock+0xe8>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f8a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001f8c:	4a19      	ldr	r2, [pc, #100]	; (8001ff4 <SetSysClock+0xe8>)
 8001f8e:	4b19      	ldr	r3, [pc, #100]	; (8001ff4 <SetSysClock+0xe8>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001f96:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001f98:	4b16      	ldr	r3, [pc, #88]	; (8001ff4 <SetSysClock+0xe8>)
 8001f9a:	4a18      	ldr	r2, [pc, #96]	; (8001ffc <SetSysClock+0xf0>)
 8001f9c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001f9e:	4a15      	ldr	r2, [pc, #84]	; (8001ff4 <SetSysClock+0xe8>)
 8001fa0:	4b14      	ldr	r3, [pc, #80]	; (8001ff4 <SetSysClock+0xe8>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fa8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001faa:	bf00      	nop
 8001fac:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <SetSysClock+0xe8>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d0f9      	beq.n	8001fac <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001fb8:	4b11      	ldr	r3, [pc, #68]	; (8002000 <SetSysClock+0xf4>)
 8001fba:	f240 6205 	movw	r2, #1541	; 0x605
 8001fbe:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001fc0:	4a0c      	ldr	r2, [pc, #48]	; (8001ff4 <SetSysClock+0xe8>)
 8001fc2:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <SetSysClock+0xe8>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f023 0303 	bic.w	r3, r3, #3
 8001fca:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001fcc:	4a09      	ldr	r2, [pc, #36]	; (8001ff4 <SetSysClock+0xe8>)
 8001fce:	4b09      	ldr	r3, [pc, #36]	; (8001ff4 <SetSysClock+0xe8>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f043 0302 	orr.w	r3, r3, #2
 8001fd6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001fd8:	bf00      	nop
 8001fda:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <SetSysClock+0xe8>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b08      	cmp	r3, #8
 8001fe4:	d1f9      	bne.n	8001fda <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001fe6:	bf00      	nop
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	40007000 	.word	0x40007000
 8001ffc:	07405408 	.word	0x07405408
 8002000:	40023c00 	.word	0x40023c00

08002004 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8002004:	b480      	push	{r7}
 8002006:	b087      	sub	sp, #28
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8002010:	2301      	movs	r3, #1
 8002012:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8002014:	e004      	b.n	8002020 <ts_itoa+0x1c>
		div *= base;
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	fb02 f303 	mul.w	r3, r2, r3
 800201e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	fbb2 f2f3 	udiv	r2, r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	429a      	cmp	r2, r3
 800202c:	d2f3      	bcs.n	8002016 <ts_itoa+0x12>

	while (div != 0)
 800202e:	e029      	b.n	8002084 <ts_itoa+0x80>
	{
		int num = d/div;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	68ba      	ldr	r2, [r7, #8]
 8002034:	fbb2 f3f3 	udiv	r3, r2, r3
 8002038:	613b      	str	r3, [r7, #16]
		d = d%div;
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	fbb3 f1f2 	udiv	r1, r3, r2
 8002042:	fb02 f201 	mul.w	r2, r2, r1
 8002046:	1a9b      	subs	r3, r3, r2
 8002048:	60bb      	str	r3, [r7, #8]
		div /= base;
 800204a:	697a      	ldr	r2, [r7, #20]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002052:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	2b09      	cmp	r3, #9
 8002058:	dd0a      	ble.n	8002070 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	1c59      	adds	r1, r3, #1
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	6011      	str	r1, [r2, #0]
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	b2d2      	uxtb	r2, r2
 8002068:	3237      	adds	r2, #55	; 0x37
 800206a:	b2d2      	uxtb	r2, r2
 800206c:	701a      	strb	r2, [r3, #0]
 800206e:	e009      	b.n	8002084 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	1c59      	adds	r1, r3, #1
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	6011      	str	r1, [r2, #0]
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	b2d2      	uxtb	r2, r2
 800207e:	3230      	adds	r2, #48	; 0x30
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1d2      	bne.n	8002030 <ts_itoa+0x2c>
	}
}
 800208a:	bf00      	nop
 800208c:	371c      	adds	r7, #28
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b088      	sub	sp, #32
 800209a:	af00      	add	r7, sp, #0
 800209c:	60f8      	str	r0, [r7, #12]
 800209e:	60b9      	str	r1, [r7, #8]
 80020a0:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80020a6:	e07d      	b.n	80021a4 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b25      	cmp	r3, #37	; 0x25
 80020ae:	d171      	bne.n	8002194 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	3301      	adds	r3, #1
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	2b64      	cmp	r3, #100	; 0x64
 80020bc:	d01e      	beq.n	80020fc <ts_formatstring+0x66>
 80020be:	2b64      	cmp	r3, #100	; 0x64
 80020c0:	dc06      	bgt.n	80020d0 <ts_formatstring+0x3a>
 80020c2:	2b58      	cmp	r3, #88	; 0x58
 80020c4:	d050      	beq.n	8002168 <ts_formatstring+0xd2>
 80020c6:	2b63      	cmp	r3, #99	; 0x63
 80020c8:	d00e      	beq.n	80020e8 <ts_formatstring+0x52>
 80020ca:	2b25      	cmp	r3, #37	; 0x25
 80020cc:	d058      	beq.n	8002180 <ts_formatstring+0xea>
 80020ce:	e05d      	b.n	800218c <ts_formatstring+0xf6>
 80020d0:	2b73      	cmp	r3, #115	; 0x73
 80020d2:	d02b      	beq.n	800212c <ts_formatstring+0x96>
 80020d4:	2b73      	cmp	r3, #115	; 0x73
 80020d6:	dc02      	bgt.n	80020de <ts_formatstring+0x48>
 80020d8:	2b69      	cmp	r3, #105	; 0x69
 80020da:	d00f      	beq.n	80020fc <ts_formatstring+0x66>
 80020dc:	e056      	b.n	800218c <ts_formatstring+0xf6>
 80020de:	2b75      	cmp	r3, #117	; 0x75
 80020e0:	d037      	beq.n	8002152 <ts_formatstring+0xbc>
 80020e2:	2b78      	cmp	r3, #120	; 0x78
 80020e4:	d040      	beq.n	8002168 <ts_formatstring+0xd2>
 80020e6:	e051      	b.n	800218c <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	1c5a      	adds	r2, r3, #1
 80020ec:	60fa      	str	r2, [r7, #12]
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	1d11      	adds	r1, r2, #4
 80020f2:	6079      	str	r1, [r7, #4]
 80020f4:	6812      	ldr	r2, [r2, #0]
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	701a      	strb	r2, [r3, #0]
				break;
 80020fa:	e047      	b.n	800218c <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	1d1a      	adds	r2, r3, #4
 8002100:	607a      	str	r2, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	2b00      	cmp	r3, #0
 800210a:	da07      	bge.n	800211c <ts_formatstring+0x86>
					{
						val *= -1;
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	425b      	negs	r3, r3
 8002110:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1c5a      	adds	r2, r3, #1
 8002116:	60fa      	str	r2, [r7, #12]
 8002118:	222d      	movs	r2, #45	; 0x2d
 800211a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800211c:	69f9      	ldr	r1, [r7, #28]
 800211e:	f107 030c 	add.w	r3, r7, #12
 8002122:	220a      	movs	r2, #10
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff ff6d 	bl	8002004 <ts_itoa>
				}
				break;
 800212a:	e02f      	b.n	800218c <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	1d1a      	adds	r2, r3, #4
 8002130:	607a      	str	r2, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8002136:	e007      	b.n	8002148 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	1c5a      	adds	r2, r3, #1
 800213c:	60fa      	str	r2, [r7, #12]
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	1c51      	adds	r1, r2, #1
 8002142:	61b9      	str	r1, [r7, #24]
 8002144:	7812      	ldrb	r2, [r2, #0]
 8002146:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d1f3      	bne.n	8002138 <ts_formatstring+0xa2>
					}
				}
				break;
 8002150:	e01c      	b.n	800218c <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	1d1a      	adds	r2, r3, #4
 8002156:	607a      	str	r2, [r7, #4]
 8002158:	6819      	ldr	r1, [r3, #0]
 800215a:	f107 030c 	add.w	r3, r7, #12
 800215e:	220a      	movs	r2, #10
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff4f 	bl	8002004 <ts_itoa>
				break;
 8002166:	e011      	b.n	800218c <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	1d1a      	adds	r2, r3, #4
 800216c:	607a      	str	r2, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4619      	mov	r1, r3
 8002172:	f107 030c 	add.w	r3, r7, #12
 8002176:	2210      	movs	r2, #16
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff ff43 	bl	8002004 <ts_itoa>
				break;
 800217e:	e005      	b.n	800218c <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	1c5a      	adds	r2, r3, #1
 8002184:	60fa      	str	r2, [r7, #12]
 8002186:	2225      	movs	r2, #37	; 0x25
 8002188:	701a      	strb	r2, [r3, #0]
				  break;
 800218a:	bf00      	nop
			}
			fmt++;
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	3301      	adds	r3, #1
 8002190:	60bb      	str	r3, [r7, #8]
 8002192:	e007      	b.n	80021a4 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	1c5a      	adds	r2, r3, #1
 8002198:	60fa      	str	r2, [r7, #12]
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	1c51      	adds	r1, r2, #1
 800219e:	60b9      	str	r1, [r7, #8]
 80021a0:	7812      	ldrb	r2, [r2, #0]
 80021a2:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	f47f af7d 	bne.w	80020a8 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2200      	movs	r2, #0
 80021b2:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	461a      	mov	r2, r3
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	1ad3      	subs	r3, r2, r3
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3720      	adds	r7, #32
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 80021c4:	b40e      	push	{r1, r2, r3}
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b085      	sub	sp, #20
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 80021ce:	f107 0320 	add.w	r3, r7, #32
 80021d2:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 80021d4:	68ba      	ldr	r2, [r7, #8]
 80021d6:	69f9      	ldr	r1, [r7, #28]
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f7ff ff5c 	bl	8002096 <ts_formatstring>
 80021de:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 80021e0:	68fb      	ldr	r3, [r7, #12]
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3714      	adds	r7, #20
 80021e6:	46bd      	mov	sp, r7
 80021e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80021ec:	b003      	add	sp, #12
 80021ee:	4770      	bx	lr

080021f0 <__libc_init_array>:
 80021f0:	b570      	push	{r4, r5, r6, lr}
 80021f2:	4e0d      	ldr	r6, [pc, #52]	; (8002228 <__libc_init_array+0x38>)
 80021f4:	4c0d      	ldr	r4, [pc, #52]	; (800222c <__libc_init_array+0x3c>)
 80021f6:	1ba4      	subs	r4, r4, r6
 80021f8:	10a4      	asrs	r4, r4, #2
 80021fa:	2500      	movs	r5, #0
 80021fc:	42a5      	cmp	r5, r4
 80021fe:	d109      	bne.n	8002214 <__libc_init_array+0x24>
 8002200:	4e0b      	ldr	r6, [pc, #44]	; (8002230 <__libc_init_array+0x40>)
 8002202:	4c0c      	ldr	r4, [pc, #48]	; (8002234 <__libc_init_array+0x44>)
 8002204:	f000 f818 	bl	8002238 <_init>
 8002208:	1ba4      	subs	r4, r4, r6
 800220a:	10a4      	asrs	r4, r4, #2
 800220c:	2500      	movs	r5, #0
 800220e:	42a5      	cmp	r5, r4
 8002210:	d105      	bne.n	800221e <__libc_init_array+0x2e>
 8002212:	bd70      	pop	{r4, r5, r6, pc}
 8002214:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002218:	4798      	blx	r3
 800221a:	3501      	adds	r5, #1
 800221c:	e7ee      	b.n	80021fc <__libc_init_array+0xc>
 800221e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002222:	4798      	blx	r3
 8002224:	3501      	adds	r5, #1
 8002226:	e7f2      	b.n	800220e <__libc_init_array+0x1e>
 8002228:	08002280 	.word	0x08002280
 800222c:	08002280 	.word	0x08002280
 8002230:	08002280 	.word	0x08002280
 8002234:	08002284 	.word	0x08002284

08002238 <_init>:
 8002238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800223a:	bf00      	nop
 800223c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800223e:	bc08      	pop	{r3}
 8002240:	469e      	mov	lr, r3
 8002242:	4770      	bx	lr

08002244 <_fini>:
 8002244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002246:	bf00      	nop
 8002248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800224a:	bc08      	pop	{r3}
 800224c:	469e      	mov	lr, r3
 800224e:	4770      	bx	lr
