# ğŸ“˜ VSD Hardware Design Program

## Topic: GLS, Blocking vs Non-Blocking & Synthesis-Simulation Mismatch

---

## ğŸ“š Contents

- [ğŸ” Overview](#overview)
- [ğŸ”§ Synthesis of Ternary Operator MUX](#synthesis-of-ternary-operator-mux)
- [ğŸ§ª GLS of Ternary Operator MUX](#gls-of-ternary-operator-mux)
- [ğŸš¨ Synthesis of Bad MUX Design](#synthesis-of-bad-mux-design)
- [âš™ï¸ GLS of Bad MUX Design](#gls-of-bad-mux-design)
- [âš ï¸ Synthesis-Simulation Mismatch (Bad MUX)](#synthesis-simulation-mismatch-bad-mux)
- [ğŸ“‰ Synthesis of `blocking_caveat` Design](#synthesis-of-blocking_caveat-design)
- [ğŸ”¬ GLS of `blocking_caveat` Design](#gls-of-blocking_caveat-design)
- [â— Synthesis-Simulation Mismatch (Blocking Caveat)](#synthesis-simulation-mismatch-blocking-caveat)

---

## ğŸ” Overview

**What is GLS?**  
Gate-Level Simulation (GLS) is a post-synthesis simulation technique where the synthesized gate-level netlist is simulated to verify its functional correctness against the RTL.

**Why is GLS important?**  
Even though synthesis tools aim to preserve RTL logic, mismatches can occur due to:
- Incomplete sensitivity lists
- Misuse of blocking/non-blocking assignments
- Non-standard Verilog practices

---

## ğŸ”§ Synthesis of Ternary Operator MUX

### ğŸ§ª RTL Simulation

```bash
iverilog ternary_operator_mux.v tb_ternary_operator_mux.v
./a.out
gtkwave tb_ternary_operator_mux.vcd
```

### ğŸ›  Yosys Synthesis Steps

```bash
# Launch yosys
yosys

# 1. Load Liberty
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 2. Load RTL design
read_verilog ternary_operator_mux.v

# 3. Run synthesis
synth -top ternary_operator_mux

# 4. Map to technology
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 5. Visualize
show

# 6. Export netlist
write_verilog -noattr ternary_operator_mux_net.v
```

---

## ğŸ§ª GLS of Ternary Operator MUX

```bash
iverilog ../my_lib/verilog_model/primitives.v \
         ../my_lib/verilog_model/sky130_fd_sc_hd.v \
         ternary_operator_mux_net.v \
         tb_ternary_operator_mux.v

./a.out
gtkwave tb_ternary_operator_mux.vcd
```

âœ… Output: GLS matches RTL simulation.

---

## ğŸš¨ Synthesis of Bad MUX Design

**Issue:** `always @(sel)` is incomplete â€” it ignores `i0`, `i1`, causing latch behavior.

### ğŸ” RTL Simulation

```bash
iverilog bad_mux.v tb_bad_mux.v
./a.out
gtkwave tb_bad_mux.vcd
```

### âš™ï¸ Yosys Synthesis

```bash
yosys

read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog bad_mux.v
synth -top bad_mux
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
write_verilog -noattr bad_mux_net.v
```

---

## âš™ï¸ GLS of Bad MUX Design

```bash
iverilog ../my_lib/verilog_model/primitives.v \
         ../my_lib/verilog_model/sky130_fd_sc_hd.v \
         bad_mux_net.v \
         tb_bad_mux.v

./a.out
gtkwave tb_bad_mux.vcd
```

âŒ Output: GLS does not match RTL simulation due to incorrect sensitivity list.

---

## âš ï¸ Synthesis-Simulation Mismatch (Bad MUX)

**Cause:**  
RTL simulation only triggers on `sel`, while synthesized hardware triggers on all inputs â€” creating a logic mismatch.

**Fix:**  
Use:

```verilog
always @(*) begin
    ...
end
```

To ensure the block responds to all input changes.

---

## ğŸ“‰ Synthesis of `blocking_caveat` Design

**Issue:** Blocking assignments (`=`) inside sequential logic (`always @(posedge clk)`) may cause unexpected results.

### ğŸ§ª RTL Simulation

```bash
iverilog blocking_caveat.v tb_blocking_caveat.v
./a.out
gtkwave tb_blocking_caveat.vcd
```

### ğŸ›  Yosys Synthesis

```bash
yosys

read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog blocking_caveat.v
synth -top blocking_caveat
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
write_verilog -noattr blocking_caveat_net.v
```

---

## ğŸ”¬ GLS of `blocking_caveat` Design

```bash
iverilog ../my_lib/verilog_model/primitives.v \
         ../my_lib/verilog_model/sky130_fd_sc_hd.v \
         blocking_caveat_net.v \
         tb_blocking_caveat.v

./a.out
gtkwave tb_blocking_caveat.vcd
```

âŒ GLS and RTL simulations mismatch due to timing/order differences caused by blocking assignments.

---

## â— Synthesis-Simulation Mismatch (Blocking Caveat)

**Cause:**  
Blocking assignments simulate in order, while synthesis may not honor that order exactly in hardware.

**Fix:**  
Use non-blocking assignments (`<=`) for sequential logic.

---

## âœ… Final Tips

| Scenario         | Cause                              | Fix                     |
|------------------|-------------------------------------|--------------------------|
| Bad MUX          | Incomplete sensitivity list         | Use `always @(*)`       |
| Blocking Caveat  | Misuse of `=` in sequential logic   | Use `<=` in `always_ff` |

---

## ğŸ§° Tools Used

- **Simulation**: `iverilog`, `gtkwave`
- **Synthesis**: `yosys`, `abc`
- **Standard Cells**: `sky130_fd_sc_hd`

---
