[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_UART|ysyx_25030077_UART>io_aw_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_UART|ysyx_25030077_UART>io_aw_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_UART|ysyx_25030077_UART>io_w_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_UART|ysyx_25030077_UART>io_w_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_UART|ysyx_25030077_UART>io_waddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_UART|ysyx_25030077_UART>io_wdata"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_UART|ysyx_25030077_UART>io_w_mask"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"build"
  }
]