
---------- Begin Simulation Statistics ----------
final_tick                               157624928000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 242177                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667420                       # Number of bytes of host memory used
host_op_rate                                   242652                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   412.92                       # Real time elapsed on the host
host_tick_rate                              381730828                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.157625                       # Number of seconds simulated
sim_ticks                                157624928000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.576249                       # CPI: cycles per instruction
system.cpu.discardedOps                        189330                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        25204257                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.634417                       # IPC: instructions per cycle
system.cpu.numCycles                        157624928                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132420671                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370329                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       524876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          529                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052368                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            529                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485902                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735599                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103811                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101801                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904459                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65376                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51485575                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51485575                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51486085                       # number of overall hits
system.cpu.dcache.overall_hits::total        51486085                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       571344                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         571344                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       579253                       # number of overall misses
system.cpu.dcache.overall_misses::total        579253                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31272813000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31272813000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31272813000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31272813000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52056919                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52056919                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52065338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52065338                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54735.523607                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54735.523607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53988.176151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53988.176151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       101277                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3397                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.813659                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       450569                       # number of writebacks
system.cpu.dcache.writebacks::total            450569                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52455                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52455                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526794                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526794                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28563432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28563432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29393682999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29393682999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009968                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009968                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010118                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010118                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55047.287570                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55047.287570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55797.300271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55797.300271                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524746                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40832016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40832016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11679344000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11679344000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41107837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41107837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42343.925952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42343.925952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11112166000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11112166000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40351.824012                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40351.824012                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10653559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10653559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       295523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       295523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19593469000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19593469000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66300.995185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66300.995185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52016                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52016                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243507                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243507                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17451266000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17451266000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71666.383307                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71666.383307                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    830250999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    830250999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105028.589374                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105028.589374                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.394477                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52012955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526794                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.734904                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.394477                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104657622                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104657622                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685690                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474817                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024762                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277750                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277750                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277750                       # number of overall hits
system.cpu.icache.overall_hits::total        10277750                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69446000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69446000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69446000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69446000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278450                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278450                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278450                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278450                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99208.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99208.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99208.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99208.571429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68046000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68046000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68046000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68046000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97208.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97208.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97208.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97208.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277750                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277750                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69446000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69446000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99208.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99208.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68046000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68046000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97208.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97208.571429                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           461.822941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278450                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14683.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   461.822941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.450999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.450999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20557600                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20557600                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 157624928000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               325660                       # number of demand (read+write) hits
system.l2.demand_hits::total                   325703                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  43                       # number of overall hits
system.l2.overall_hits::.cpu.data              325660                       # number of overall hits
system.l2.overall_hits::total                  325703                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201134                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201791                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            201134                       # number of overall misses
system.l2.overall_misses::total                201791                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65005000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20966369000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21031374000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65005000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20966369000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21031374000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526794                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527494                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526794                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527494                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.381808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.382547                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.381808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.382547                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98942.161339                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104240.799666                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104223.548127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98942.161339                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104240.799666                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104223.548127                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111015                       # number of writebacks
system.l2.writebacks::total                    111015                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201785                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201785                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51865000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16943183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16995048000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51865000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16943183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16995048000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.381796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.382535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.381796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.382535                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78942.161339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84240.796905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84223.544862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78942.161339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84240.796905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84223.544862                       # average overall mshr miss latency
system.l2.replacements                         169072                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       450569                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           450569                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       450569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       450569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            107424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107424                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14458909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14458909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.558846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106250.663198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106250.663198                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11737249000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11737249000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.558846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.558846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86250.663198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86250.663198                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65005000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65005000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98942.161339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98942.161339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51865000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51865000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78942.161339                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78942.161339                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        218236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65051                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65051                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6507460000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6507460000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.229629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.229629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100036.279227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100036.279227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5205934000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5205934000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.229608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.229608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80035.882850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80035.882850                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32138.926742                       # Cycle average of tags in use
system.l2.tags.total_refs                     1052298                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.213526                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.570726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        76.043149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32041.312867                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980802                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23769                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8620280                       # Number of tag accesses
system.l2.tags.data_accesses                  8620280                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006567280500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6611                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6611                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              545842                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104523                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201785                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111015                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201785                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111015                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201785                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.514294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.973081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.528341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6448     97.53%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           34      0.51%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.92%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6611                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.788080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.758490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4046     61.20%     61.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               72      1.09%     62.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2348     35.52%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              138      2.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6611                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12914240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7104960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     81.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  157604097000                       # Total gap between requests
system.mem_ctrls.avgGap                     503849.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12869632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7103104                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 266759.836362938746                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 81647187.175876140594                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 45063329.069371566176                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201128                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111015                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18136000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6600423250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3712347247000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27604.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32817.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  33440050.87                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12872192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12914240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7104960                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7104960                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201128                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201785                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       266760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     81663428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         81930188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       266760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       266760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     45075104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        45075104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     45075104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       266760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     81663428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       127005292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201745                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              110986                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6922                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2835840500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008725000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6618559250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14056.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32806.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132707                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              69902                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       110122                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   181.751003                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.608048                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   245.936160                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        75918     68.94%     68.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11937     10.84%     79.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4837      4.39%     84.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1635      1.48%     85.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8788      7.98%     93.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          708      0.64%     94.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          435      0.40%     94.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          403      0.37%     95.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5461      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       110122                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12911680                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7103104                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               81.913947                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               45.063329                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       396120060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       210542805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      720904380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292784580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12442772160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32290258320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  33336238560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   79689620865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.564836                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  86326505000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5263263000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  66035160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       390151020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       207370185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719554920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286562340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12442772160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  31986651810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33591907200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   79624969635                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.154677                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  86994909750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5263263000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  65366755250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111015                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57529                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136083                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65702                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572114                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572114                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20019200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20019200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201785                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201785    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201785                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           814389000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1090387250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            283987                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       561584                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132234                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243507                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283287                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578334                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1579862                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     62551232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62604224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169072                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7104960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           696566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000853                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029190                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 695972     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    594      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             696566                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 157624928000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1953762000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1580387994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
