

================================================================
== Vivado HLS Report for 'poly1305_hw'
================================================================
* Date:           Mon Jul 31 18:35:51 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        poly1305
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.611|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+-----------+-----------+-----------+---------+----------+
        |                     |   Latency   | Iteration |  Initiation Interval  |   Trip  |          |
        |      Loop Name      |  min |  max |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +---------------------+------+------+-----------+-----------+-----------+---------+----------+
        |- Loop 1             |     ?|     ?|          1|          -|          -|        ?|    no    |
        |- Loop 2             |     ?|     ?|          1|          -|          -|        ?|    no    |
        |- Loop 3             |    32|    32|          1|          -|          -|       32|    no    |
        |- Loop 4             |    32|    32|          2|          -|          -|       16|    no    |
        |- memset_acc         |    16|    16|          1|          -|          -|       17|    no    |
        |- Loop 6             |     ?|     ?|          ?|          -|          -|        ?|    no    |
        | + Loop 6.1          |    32|    32|          2|          -|          -|       16|    no    |
        | + Loop 6.2          |    34|    34|          2|          -|          -|       17|    no    |
        | + Loop 6.3          |    33|    33|          1|          -|          -|       33|    no    |
        | + Loop 6.4          |  1408|  1680|  88 ~ 105 |          -|          -|       16|    no    |
        |  ++ Loop 6.4.1      |    85|   102|   5 ~ 6   |          -|          -|       17|    no    |
        | + Loop 6.5          |    66|    66|          2|          -|          -|       33|    no    |
        | + Loop 6.6          |     2|    67|          2|          -|          -|  1 ~ 33 |    no    |
        | + Loop 6.7          |     ?|     ?|          2|          -|          -|        ?|    no    |
        | + Loop 6.8          |     2|    67|          2|          -|          -|  1 ~ 33 |    no    |
        | + Loop 6.9          |     ?|     ?|          ?|          -|          -|        ?|    no    |
        |  ++ Loop 6.9.1      |     0|    32|          1|          -|          -|  0 ~ 32 |    no    |
        |  ++ Loop 6.9.2      |    51|    68|   3 ~ 4   |          -|          -|       17|    no    |
        |  ++ Loop 6.9.3      |     0|    15|          1|          -|          -|  0 ~ 15 |    no    |
        |  ++ Loop 6.9.4      |     0|  2085| 105 ~ 139 |          -|          -|  0 ~ 15 |    no    |
        |   +++ Loop 6.9.4.1  |   102|   136|   6 ~ 8   |          -|          -|       17|    no    |
        |  ++ Loop 6.9.5      |    54|   252|   3 ~ 4   |          -|          -| 18 ~ 63 |    no    |
        |  ++ Loop 6.9.6      |    96|    96|          3|          -|          -|       32|    no    |
        |  ++ Loop 6.9.7      |     2|    67|          2|          -|          -|  1 ~ 33 |    no    |
        |  ++ Loop 6.9.8      |     ?|     ?|          2|          -|          -|        ?|    no    |
        | + Loop 6.10         |    34|    34|          2|          -|          -|       17|    no    |
        |- Loop 7             |     ?|     ?|          ?|          -|          -|        ?|    no    |
        | + Loop 7.1          |    32|    32|          2|          -|          -|       16|    no    |
        | + Loop 7.2          |    34|    34|          2|          -|          -|       17|    no    |
        | + Loop 7.3          |    33|    33|          1|          -|          -|       33|    no    |
        | + Loop 7.4          |  1408|  1680|  88 ~ 105 |          -|          -|       16|    no    |
        |  ++ Loop 7.4.1      |    85|   102|   5 ~ 6   |          -|          -|       17|    no    |
        | + Loop 7.5          |    66|    66|          2|          -|          -|       33|    no    |
        | + Loop 7.6          |     2|    67|          2|          -|          -|  1 ~ 33 |    no    |
        | + Loop 7.7          |     ?|     ?|          2|          -|          -|        ?|    no    |
        | + Loop 7.8          |     2|    67|          2|          -|          -|  1 ~ 33 |    no    |
        | + Loop 7.9          |     ?|     ?|          ?|          -|          -|        ?|    no    |
        |  ++ Loop 7.9.1      |     0|    32|          1|          -|          -|  0 ~ 32 |    no    |
        |  ++ Loop 7.9.2      |    51|    68|   3 ~ 4   |          -|          -|       17|    no    |
        |  ++ Loop 7.9.3      |     0|    15|          1|          -|          -|  0 ~ 15 |    no    |
        |  ++ Loop 7.9.4      |     0|  2085| 105 ~ 139 |          -|          -|  0 ~ 15 |    no    |
        |   +++ Loop 7.9.4.1  |   102|   136|   6 ~ 8   |          -|          -|       17|    no    |
        |  ++ Loop 7.9.5      |    54|   252|   3 ~ 4   |          -|          -| 18 ~ 63 |    no    |
        |  ++ Loop 7.9.6      |    96|    96|          3|          -|          -|       32|    no    |
        |  ++ Loop 7.9.7      |     2|    67|          2|          -|          -|  1 ~ 33 |    no    |
        |  ++ Loop 7.9.8      |     ?|     ?|          2|          -|          -|        ?|    no    |
        | + Loop 7.10         |    34|    34|          2|          -|          -|       17|    no    |
        |- Loop 8             |     0|    30|          2|          -|          -|  0 ~ 15 |    no    |
        |- Loop 9             |     ?|     ?|          1|          -|          -|        ?|    no    |
        |- Loop 10            |    34|    34|          2|          -|          -|       17|    no    |
        |- Loop 11            |    33|    33|          1|          -|          -|       33|    no    |
        |- Loop 12            |  1408|  1680|  88 ~ 105 |          -|          -|       16|    no    |
        | + Loop 12.1         |    85|   102|   5 ~ 6   |          -|          -|       17|    no    |
        |- Loop 13            |    66|    66|          2|          -|          -|       33|    no    |
        |- Loop 14            |     2|    67|          2|          -|          -|  1 ~ 33 |    no    |
        |- Loop 15            |     ?|     ?|          ?|          -|          -|        ?|    no    |
        | + Loop 15.1         |     0|    32|          1|          -|          -|  0 ~ 32 |    no    |
        | + Loop 15.2         |    51|    68|   3 ~ 4   |          -|          -|       17|    no    |
        | + Loop 15.3         |     0|    15|          1|          -|          -|  0 ~ 15 |    no    |
        | + Loop 15.4         |     0|  2085| 105 ~ 139 |          -|          -|  0 ~ 15 |    no    |
        |  ++ Loop 15.4.1     |   102|   136|   6 ~ 8   |          -|          -|       17|    no    |
        | + Loop 15.5         |    54|   128|   3 ~ 4   |          -|          -| 18 ~ 32 |    no    |
        | + Loop 15.6         |    96|    96|          3|          -|          -|       32|    no    |
        | + Loop 15.7         |     2|    67|          2|          -|          -|  1 ~ 33 |    no    |
        | + Loop 15.8         |     ?|     ?|          2|          -|          -|        ?|    no    |
        |- Loop 16            |    34|    34|          2|          -|          -|       17|    no    |
        |- Loop 17            |    32|    32|          2|          -|          -|       16|    no    |
        |- Loop 18            |    32|    32|          2|          -|          -|       16|    no    |
        +---------------------+------+------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 173
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 4 5 
5 --> 6 7 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 13 14 117 
14 --> 15 67 
15 --> 16 17 
16 --> 15 
17 --> 18 19 
18 --> 17 
19 --> 19 20 
20 --> 21 28 
21 --> 22 
22 --> 23 20 
23 --> 24 
24 --> 25 
25 --> 26 27 
26 --> 27 
27 --> 22 
28 --> 29 30 
29 --> 28 
30 --> 31 
31 --> 30 33 32 
32 --> 33 
33 --> 32 34 
34 --> 35 
35 --> 34 64 36 
36 --> 64 37 
37 --> 37 38 53 
38 --> 38 39 
39 --> 40 49 
40 --> 41 
41 --> 42 39 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 48 
46 --> 47 
47 --> 48 
48 --> 41 
49 --> 50 57 
50 --> 51 52 
51 --> 52 
52 --> 49 
53 --> 54 49 
54 --> 55 56 
55 --> 56 
56 --> 53 
57 --> 58 60 
58 --> 59 
59 --> 57 
60 --> 61 
61 --> 60 64 62 
62 --> 63 64 
63 --> 64 62 
64 --> 36 65 
65 --> 66 14 
66 --> 65 
67 --> 68 69 
68 --> 67 
69 --> 69 70 
70 --> 71 72 
71 --> 70 
72 --> 72 73 
73 --> 74 81 
74 --> 75 
75 --> 76 73 
76 --> 77 
77 --> 78 
78 --> 79 80 
79 --> 80 
80 --> 75 
81 --> 82 83 
82 --> 81 
83 --> 84 
84 --> 83 114 85 
85 --> 114 86 
86 --> 86 87 102 
87 --> 87 88 
88 --> 89 98 
89 --> 90 
90 --> 91 88 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 97 
95 --> 96 
96 --> 97 
97 --> 90 
98 --> 99 106 
99 --> 100 101 
100 --> 101 
101 --> 98 
102 --> 103 98 
103 --> 104 105 
104 --> 105 
105 --> 102 
106 --> 107 109 
107 --> 108 
108 --> 106 
109 --> 110 
110 --> 109 113 111 
111 --> 112 113 
112 --> 113 111 
113 --> 114 
114 --> 85 115 
115 --> 116 170 
116 --> 115 
117 --> 118 115 
118 --> 119 120 
119 --> 118 
120 --> 121 122 
121 --> 120 
122 --> 122 123 
123 --> 124 131 
124 --> 125 
125 --> 126 123 
126 --> 127 
127 --> 128 
128 --> 129 130 
129 --> 130 
130 --> 125 
131 --> 132 133 
132 --> 131 
133 --> 134 
134 --> 133 136 135 
135 --> 136 
136 --> 135 137 
137 --> 138 
138 --> 137 167 139 
139 --> 167 140 
140 --> 140 141 156 
141 --> 141 142 
142 --> 143 152 
143 --> 144 
144 --> 145 142 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 151 
149 --> 150 
150 --> 151 
151 --> 144 
152 --> 153 160 
153 --> 154 155 
154 --> 155 
155 --> 152 
156 --> 157 152 
157 --> 158 159 
158 --> 159 
159 --> 156 
160 --> 161 163 
161 --> 162 
162 --> 160 
163 --> 164 
164 --> 163 167 165 
165 --> 166 167 
166 --> 167 165 
167 --> 139 168 
168 --> 169 117 
169 --> 168 
170 --> 171 172 
171 --> 170 
172 --> 173 
173 --> 172 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i1* %result_stream_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 174 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %result_stream_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 175 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %input_stream_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 176 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %input_stream_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 177 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_stream_V_data), !map !38"   --->   Operation 178 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_last_V), !map !44"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %result_stream_V_data), !map !48"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %result_stream_V_last_V), !map !52"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @poly1305_hw_str) nounwind"   --->   Operation 182 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%key = alloca [32 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:4]   --->   Operation 183 'alloca' 'key' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%text = alloca [1000 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:18]   --->   Operation 184 'alloca' 'text' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%r = alloca [16 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:29]   --->   Operation 185 'alloca' 'r' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%s = alloca [16 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:29]   --->   Operation 186 'alloca' 's' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%acc = alloca [17 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:46]   --->   Operation 187 'alloca' 'acc' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%textBlock = alloca [17 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:50]   --->   Operation 188 'alloca' 'textBlock' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%accSum = alloca [17 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:64]   --->   Operation 189 'alloca' 'accSum' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%mul = alloca [33 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:76]   --->   Operation 190 'alloca' 'mul' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%arr1 = alloca [33 x i32], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:121]   --->   Operation 191 'alloca' 'arr1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%temp = alloca [40 x i32], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:190]   --->   Operation 192 'alloca' 'temp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%fullArr = alloca [40 x i9], align 2" [poly1305/.apc/.src/poly1305_hw.cpp:209]   --->   Operation 193 'alloca' 'fullArr' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%textBlock_1 = alloca [17 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:326]   --->   Operation 194 'alloca' 'textBlock_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%accSum_1 = alloca [17 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:340]   --->   Operation 195 'alloca' 'accSum_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%mul_1 = alloca [33 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:359]   --->   Operation 196 'alloca' 'mul_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%arr1_1 = alloca [33 x i32], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:405]   --->   Operation 197 'alloca' 'arr1_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%temp_1 = alloca [40 x i32], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:471]   --->   Operation 198 'alloca' 'temp_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%fullArr_1 = alloca [40 x i9], align 2" [poly1305/.apc/.src/poly1305_hw.cpp:490]   --->   Operation 199 'alloca' 'fullArr_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%textBlock_2 = alloca [17 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:602]   --->   Operation 200 'alloca' 'textBlock_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%accSum81 = alloca [17 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:621]   --->   Operation 201 'alloca' 'accSum81' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%mul_2 = alloca [33 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:639]   --->   Operation 202 'alloca' 'mul_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%arr1_2 = alloca [33 x i32], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:683]   --->   Operation 203 'alloca' 'arr1_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%temp_2 = alloca [40 x i32], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:715]   --->   Operation 204 'alloca' 'temp_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%fullArr_2 = alloca [40 x i9], align 2" [poly1305/.apc/.src/poly1305_hw.cpp:734]   --->   Operation 205 'alloca' 'fullArr_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tag = alloca [16 x i8], align 16" [poly1305/.apc/.src/poly1305_hw.cpp:849]   --->   Operation 206 'alloca' 'tag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 207 [1/1] (1.18ns)   --->   "br label %1" [poly1305/.apc/.src/poly1305_hw.cpp:9]   --->   Operation 207 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 4.56>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%textLength_0 = phi i32 [ 0, %0 ], [ %textLength, %2 ]"   --->   Operation 208 'phi' 'textLength_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%flag_0 = phi i1 [ false, %0 ], [ %tmp_last_V, %2 ]"   --->   Operation 209 'phi' 'flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %flag_0, label %.preheader168.preheader, label %2" [poly1305/.apc/.src/poly1305_hw.cpp:9]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (2.93ns)   --->   "%empty_18 = call { i8, i1 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P(i8* %input_stream_V_data, i1* %input_stream_V_last_V)" [poly1305/.apc/.src/poly1305_hw.cpp:10]   --->   Operation 211 'read' 'empty_18' <Predicate = (!flag_0)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node textLength)   --->   "%tmp_data = extractvalue { i8, i1 } %empty_18, 0" [poly1305/.apc/.src/poly1305_hw.cpp:10]   --->   Operation 212 'extractvalue' 'tmp_data' <Predicate = (!flag_0)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i8, i1 } %empty_18, 1" [poly1305/.apc/.src/poly1305_hw.cpp:10]   --->   Operation 213 'extractvalue' 'tmp_last_V' <Predicate = (!flag_0)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node textLength)   --->   "%zext_ln14 = zext i8 %tmp_data to i32" [poly1305/.apc/.src/poly1305_hw.cpp:14]   --->   Operation 214 'zext' 'zext_ln14' <Predicate = (!flag_0)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (1.63ns) (out node of the LUT)   --->   "%textLength = add nsw i32 %zext_ln14, %textLength_0" [poly1305/.apc/.src/poly1305_hw.cpp:14]   --->   Operation 215 'add' 'textLength' <Predicate = (!flag_0)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "br label %1" [poly1305/.apc/.src/poly1305_hw.cpp:15]   --->   Operation 216 'br' <Predicate = (!flag_0)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %textLength_0 to i4" [poly1305/.apc/.src/poly1305_hw.cpp:9]   --->   Operation 217 'trunc' 'trunc_ln9' <Predicate = (flag_0)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (1.18ns)   --->   "br label %.preheader168" [poly1305/.apc/.src/poly1305_hw.cpp:21]   --->   Operation 218 'br' <Predicate = (flag_0)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ %i, %3 ], [ 0, %.preheader168.preheader ]"   --->   Operation 219 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i31 %i_0 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:21]   --->   Operation 220 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.57ns)   --->   "%icmp_ln21 = icmp slt i32 %zext_ln21, %textLength_0" [poly1305/.apc/.src/poly1305_hw.cpp:21]   --->   Operation 221 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (1.62ns)   --->   "%i = add i31 %i_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:21]   --->   Operation 222 'add' 'i' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %3, label %.preheader167.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:21]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (2.93ns)   --->   "%empty_19 = call { i8, i1 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P(i8* %input_stream_V_data, i1* %input_stream_V_last_V)" [poly1305/.apc/.src/poly1305_hw.cpp:22]   --->   Operation 224 'read' 'empty_19' <Predicate = (icmp_ln21)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { i8, i1 } %empty_19, 0" [poly1305/.apc/.src/poly1305_hw.cpp:22]   --->   Operation 225 'extractvalue' 'tmp_data_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i31 %i_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:22]   --->   Operation 226 'zext' 'zext_ln22' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%text_addr = getelementptr inbounds [1000 x i8]* %text, i64 0, i64 %zext_ln22" [poly1305/.apc/.src/poly1305_hw.cpp:22]   --->   Operation 227 'getelementptr' 'text_addr' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (2.66ns)   --->   "store i8 %tmp_data_1, i8* %text_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:22]   --->   Operation 228 'store' <Predicate = (icmp_ln21)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "br label %.preheader168" [poly1305/.apc/.src/poly1305_hw.cpp:21]   --->   Operation 229 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.18ns)   --->   "br label %.preheader167" [poly1305/.apc/.src/poly1305_hw.cpp:24]   --->   Operation 230 'br' <Predicate = (!icmp_ln21)> <Delay = 1.18>

State 4 <SV = 3> <Delay = 4.35>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_1, %4 ], [ 0, %.preheader167.preheader ]"   --->   Operation 231 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (1.12ns)   --->   "%icmp_ln24 = icmp eq i6 %i1_0, -32" [poly1305/.apc/.src/poly1305_hw.cpp:24]   --->   Operation 232 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 233 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (1.37ns)   --->   "%i_1 = add i6 %i1_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:24]   --->   Operation 234 'add' 'i_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.preheader166.preheader, label %4" [poly1305/.apc/.src/poly1305_hw.cpp:24]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (2.93ns)   --->   "%empty_21 = call { i8, i1 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P(i8* %input_stream_V_data, i1* %input_stream_V_last_V)" [poly1305/.apc/.src/poly1305_hw.cpp:25]   --->   Operation 236 'read' 'empty_21' <Predicate = (!icmp_ln24)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_data_2 = extractvalue { i8, i1 } %empty_21, 0" [poly1305/.apc/.src/poly1305_hw.cpp:25]   --->   Operation 237 'extractvalue' 'tmp_data_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %i1_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:25]   --->   Operation 238 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%key_addr = getelementptr inbounds [32 x i8]* %key, i64 0, i64 %zext_ln25" [poly1305/.apc/.src/poly1305_hw.cpp:25]   --->   Operation 239 'getelementptr' 'key_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (1.42ns)   --->   "store i8 %tmp_data_2, i8* %key_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:25]   --->   Operation 240 'store' <Predicate = (!icmp_ln24)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "br label %.preheader167" [poly1305/.apc/.src/poly1305_hw.cpp:24]   --->   Operation 241 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (1.18ns)   --->   "br label %.preheader166" [poly1305/.apc/.src/poly1305_hw.cpp:31]   --->   Operation 242 'br' <Predicate = (icmp_ln24)> <Delay = 1.18>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%i2_0 = phi i5 [ %i_2, %5 ], [ 0, %.preheader166.preheader ]"   --->   Operation 243 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.12ns)   --->   "%icmp_ln31 = icmp eq i5 %i2_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:31]   --->   Operation 244 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 245 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (1.36ns)   --->   "%i_2 = add i5 %i2_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:31]   --->   Operation 246 'add' 'i_2' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %6, label %5" [poly1305/.apc/.src/poly1305_hw.cpp:31]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i5 %i2_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:32]   --->   Operation 248 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%key_addr_1 = getelementptr inbounds [32 x i8]* %key, i64 0, i64 %zext_ln32" [poly1305/.apc/.src/poly1305_hw.cpp:32]   --->   Operation 249 'getelementptr' 'key_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 250 [2/2] (1.42ns)   --->   "%key_load = load i8* %key_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:32]   --->   Operation 250 'load' 'key_load' <Predicate = (!icmp_ln31)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 251 [1/1] (0.61ns)   --->   "%xor_ln33 = xor i5 %i2_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:33]   --->   Operation 251 'xor' 'xor_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %xor_ln33 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:33]   --->   Operation 252 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%key_addr_2 = getelementptr inbounds [32 x i8]* %key, i64 0, i64 %zext_ln33" [poly1305/.apc/.src/poly1305_hw.cpp:33]   --->   Operation 253 'getelementptr' 'key_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 254 [2/2] (1.42ns)   --->   "%key_load_1 = load i8* %key_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:33]   --->   Operation 254 'load' 'key_load_1' <Predicate = (!icmp_ln31)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%r_addr = getelementptr inbounds [16 x i8]* %r, i64 0, i64 3" [poly1305/.apc/.src/poly1305_hw.cpp:37]   --->   Operation 255 'getelementptr' 'r_addr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 256 [2/2] (1.42ns)   --->   "%r_load = load i8* %r_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:37]   --->   Operation 256 'load' 'r_load' <Predicate = (icmp_ln31)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 7" [poly1305/.apc/.src/poly1305_hw.cpp:38]   --->   Operation 257 'getelementptr' 'r_addr_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 258 [2/2] (1.42ns)   --->   "%r_load_1 = load i8* %r_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:38]   --->   Operation 258 'load' 'r_load_1' <Predicate = (icmp_ln31)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.85>
ST_6 : Operation 259 [1/2] (1.42ns)   --->   "%key_load = load i8* %key_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:32]   --->   Operation 259 'load' 'key_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%r_addr_7 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 %zext_ln32" [poly1305/.apc/.src/poly1305_hw.cpp:32]   --->   Operation 260 'getelementptr' 'r_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (1.42ns)   --->   "store i8 %key_load, i8* %r_addr_7, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:32]   --->   Operation 261 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 262 [1/2] (1.42ns)   --->   "%key_load_1 = load i8* %key_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:33]   --->   Operation 262 'load' 'key_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%s_addr = getelementptr inbounds [16 x i8]* %s, i64 0, i64 %zext_ln32" [poly1305/.apc/.src/poly1305_hw.cpp:33]   --->   Operation 263 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (1.42ns)   --->   "store i8 %key_load_1, i8* %s_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:33]   --->   Operation 264 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "br label %.preheader166" [poly1305/.apc/.src/poly1305_hw.cpp:31]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.42>
ST_7 : Operation 266 [1/2] (1.42ns)   --->   "%r_load = load i8* %r_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:37]   --->   Operation 266 'load' 'r_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i8 %r_load to i4" [poly1305/.apc/.src/poly1305_hw.cpp:37]   --->   Operation 267 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/2] (1.42ns)   --->   "%r_load_1 = load i8* %r_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:38]   --->   Operation 268 'load' 'r_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i8 %r_load_1 to i4" [poly1305/.apc/.src/poly1305_hw.cpp:38]   --->   Operation 269 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%r_addr_2 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 11" [poly1305/.apc/.src/poly1305_hw.cpp:39]   --->   Operation 270 'getelementptr' 'r_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [2/2] (1.42ns)   --->   "%r_load_2 = load i8* %r_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:39]   --->   Operation 271 'load' 'r_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%r_addr_3 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 15" [poly1305/.apc/.src/poly1305_hw.cpp:40]   --->   Operation 272 'getelementptr' 'r_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [2/2] (1.42ns)   --->   "%r_load_3 = load i8* %r_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:40]   --->   Operation 273 'load' 'r_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 6> <Delay = 1.42>
ST_8 : Operation 274 [1/2] (1.42ns)   --->   "%r_load_2 = load i8* %r_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:39]   --->   Operation 274 'load' 'r_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i8 %r_load_2 to i4" [poly1305/.apc/.src/poly1305_hw.cpp:39]   --->   Operation 275 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/2] (1.42ns)   --->   "%r_load_3 = load i8* %r_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:40]   --->   Operation 276 'load' 'r_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i8 %r_load_3 to i4" [poly1305/.apc/.src/poly1305_hw.cpp:40]   --->   Operation 277 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%r_addr_4 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 4" [poly1305/.apc/.src/poly1305_hw.cpp:42]   --->   Operation 278 'getelementptr' 'r_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [2/2] (1.42ns)   --->   "%r_load_4 = load i8* %r_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:42]   --->   Operation 279 'load' 'r_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%r_addr_5 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 8" [poly1305/.apc/.src/poly1305_hw.cpp:43]   --->   Operation 280 'getelementptr' 'r_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [2/2] (1.42ns)   --->   "%r_load_5 = load i8* %r_addr_5, align 8" [poly1305/.apc/.src/poly1305_hw.cpp:43]   --->   Operation 281 'load' 'r_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 7> <Delay = 1.42>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %trunc_ln37 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:37]   --->   Operation 282 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (1.42ns)   --->   "store i8 %zext_ln37, i8* %r_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:37]   --->   Operation 283 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 284 [1/2] (1.42ns)   --->   "%r_load_4 = load i8* %r_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:42]   --->   Operation 284 'load' 'r_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %r_load_4, i32 2, i32 7)" [poly1305/.apc/.src/poly1305_hw.cpp:42]   --->   Operation 285 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/2] (1.42ns)   --->   "%r_load_5 = load i8* %r_addr_5, align 8" [poly1305/.apc/.src/poly1305_hw.cpp:43]   --->   Operation 286 'load' 'r_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %r_load_5, i32 2, i32 7)" [poly1305/.apc/.src/poly1305_hw.cpp:43]   --->   Operation 287 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%r_addr_6 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 12" [poly1305/.apc/.src/poly1305_hw.cpp:44]   --->   Operation 288 'getelementptr' 'r_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 289 [2/2] (1.42ns)   --->   "%r_load_6 = load i8* %r_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:44]   --->   Operation 289 'load' 'r_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 8> <Delay = 1.42>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %trunc_ln38 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:38]   --->   Operation 290 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (1.42ns)   --->   "store i8 %zext_ln38, i8* %r_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:38]   --->   Operation 291 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %trunc_ln39 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:39]   --->   Operation 292 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (1.42ns)   --->   "store i8 %zext_ln39, i8* %r_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:39]   --->   Operation 293 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 294 [1/2] (1.42ns)   --->   "%r_load_6 = load i8* %r_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:44]   --->   Operation 294 'load' 'r_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %r_load_6, i32 2, i32 7)" [poly1305/.apc/.src/poly1305_hw.cpp:44]   --->   Operation 295 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 1.42>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %trunc_ln40 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:40]   --->   Operation 296 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (1.42ns)   --->   "store i8 %zext_ln40, i8* %r_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:40]   --->   Operation 297 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%and_ln = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp, i2 0)" [poly1305/.apc/.src/poly1305_hw.cpp:42]   --->   Operation 298 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (1.42ns)   --->   "store i8 %and_ln, i8* %r_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:42]   --->   Operation 299 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 10> <Delay = 1.42>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%and_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_2, i2 0)" [poly1305/.apc/.src/poly1305_hw.cpp:43]   --->   Operation 300 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (1.42ns)   --->   "store i8 %and_ln1, i8* %r_addr_5, align 8" [poly1305/.apc/.src/poly1305_hw.cpp:43]   --->   Operation 301 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%and_ln2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_3, i2 0)" [poly1305/.apc/.src/poly1305_hw.cpp:44]   --->   Operation 302 'bitconcatenate' 'and_ln2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (1.42ns)   --->   "store i8 %and_ln2, i8* %r_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:44]   --->   Operation 303 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 304 [1/1] (1.18ns)   --->   "br label %meminst"   --->   Operation 304 'br' <Predicate = true> <Delay = 1.18>

State 13 <SV = 11> <Delay = 3.88>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%phi_ln46 = phi i5 [ 0, %6 ], [ %add_ln46, %meminst ]" [poly1305/.apc/.src/poly1305_hw.cpp:46]   --->   Operation 305 'phi' 'phi_ln46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (1.36ns)   --->   "%add_ln46 = add i5 %phi_ln46, 1" [poly1305/.apc/.src/poly1305_hw.cpp:46]   --->   Operation 306 'add' 'add_ln46' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %phi_ln46 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:46]   --->   Operation 307 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr [17 x i8]* %acc, i64 0, i64 %zext_ln46" [poly1305/.apc/.src/poly1305_hw.cpp:46]   --->   Operation 308 'getelementptr' 'acc_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (1.42ns)   --->   "store i8 0, i8* %acc_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:46]   --->   Operation 309 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 310 [1/1] (1.12ns)   --->   "%icmp_ln46 = icmp eq i5 %phi_ln46, -16" [poly1305/.apc/.src/poly1305_hw.cpp:46]   --->   Operation 310 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_acc_str) nounwind"   --->   Operation 311 'specloopname' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 312 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %7, label %meminst" [poly1305/.apc/.src/poly1305_hw.cpp:46]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (1.12ns)   --->   "%icmp_ln48 = icmp eq i4 %trunc_ln9, 0" [poly1305/.apc/.src/poly1305_hw.cpp:48]   --->   Operation 314 'icmp' 'icmp_ln48' <Predicate = (icmp_ln46)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %textLength_0, i32 31)" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 315 'bitselect' 'tmp_1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (1.63ns)   --->   "%sub_ln49 = sub i32 0, %textLength_0" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 316 'sub' 'sub_ln49' <Predicate = (icmp_ln46)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_4 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sub_ln49, i32 4, i32 31)" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 317 'partselect' 'tmp_4' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i28 %tmp_4 to i29" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 318 'zext' 'zext_ln49' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (1.62ns)   --->   "%sub_ln49_1 = sub i29 0, %zext_ln49" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 319 'sub' 'sub_ln49_1' <Predicate = (icmp_ln46)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_5 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %textLength_0, i32 4, i32 31)" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 320 'partselect' 'tmp_5' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i28 %tmp_5 to i29" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 321 'zext' 'zext_ln49_2' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.63ns)   --->   "%select_ln49 = select i1 %tmp_1, i29 %sub_ln49_1, i29 %zext_ln49_2" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 322 'select' 'select_ln49' <Predicate = (icmp_ln46)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %.preheader164.preheader, label %.preheader150.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:48]   --->   Operation 323 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%textBlock_1_addr = getelementptr inbounds [17 x i8]* %textBlock_1, i64 0, i64 16" [poly1305/.apc/.src/poly1305_hw.cpp:330]   --->   Operation 324 'getelementptr' 'textBlock_1_addr' <Predicate = (icmp_ln46 & !icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%mul_1_addr_1 = getelementptr inbounds [33 x i8]* %mul_1, i64 0, i64 32" [poly1305/.apc/.src/poly1305_hw.cpp:391]   --->   Operation 325 'getelementptr' 'mul_1_addr_1' <Predicate = (icmp_ln46 & !icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (1.18ns)   --->   "br label %.preheader150" [poly1305/.apc/.src/poly1305_hw.cpp:325]   --->   Operation 326 'br' <Predicate = (icmp_ln46 & !icmp_ln48)> <Delay = 1.18>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%textBlock_addr = getelementptr inbounds [17 x i8]* %textBlock, i64 0, i64 16" [poly1305/.apc/.src/poly1305_hw.cpp:54]   --->   Operation 327 'getelementptr' 'textBlock_addr' <Predicate = (icmp_ln46 & icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%mul_addr_1 = getelementptr inbounds [33 x i8]* %mul, i64 0, i64 32" [poly1305/.apc/.src/poly1305_hw.cpp:108]   --->   Operation 328 'getelementptr' 'mul_addr_1' <Predicate = (icmp_ln46 & icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (1.18ns)   --->   "br label %.preheader164" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 329 'br' <Predicate = (icmp_ln46 & icmp_ln48)> <Delay = 1.18>

State 14 <SV = 12> <Delay = 2.24>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%i30_0 = phi i28 [ 0, %.preheader150.preheader ], [ %i_40, %.preheader150.loopexit ]"   --->   Operation 330 'phi' 'i30_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%boolean52_0 = phi i32 [ undef, %.preheader150.preheader ], [ %boolean52_11, %.preheader150.loopexit ]"   --->   Operation 331 'phi' 'boolean52_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i28 %i30_0 to i29" [poly1305/.apc/.src/poly1305_hw.cpp:325]   --->   Operation 332 'zext' 'zext_ln325' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (1.54ns)   --->   "%icmp_ln325 = icmp slt i29 %zext_ln325, %select_ln49" [poly1305/.apc/.src/poly1305_hw.cpp:325]   --->   Operation 333 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [1/1] (1.62ns)   --->   "%i_40 = add i28 %i30_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:325]   --->   Operation 334 'add' 'i_40' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "br i1 %icmp_ln325, label %.preheader149.preheader, label %.preheader135.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:325]   --->   Operation 335 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%shl_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %i30_0, i4 0)" [poly1305/.apc/.src/poly1305_hw.cpp:328]   --->   Operation 336 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln325)> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (1.18ns)   --->   "br label %.preheader149" [poly1305/.apc/.src/poly1305_hw.cpp:327]   --->   Operation 337 'br' <Predicate = (icmp_ln325)> <Delay = 1.18>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 0, i4 %trunc_ln9)" [poly1305/.apc/.src/poly1305_hw.cpp:603]   --->   Operation 338 'bitconcatenate' 'p_and_f' <Predicate = (!icmp_ln325 & !tmp_1)> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln603 = trunc i32 %sub_ln49 to i4" [poly1305/.apc/.src/poly1305_hw.cpp:603]   --->   Operation 339 'trunc' 'trunc_ln603' <Predicate = (!icmp_ln325 & tmp_1)> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 0, i4 %trunc_ln603)" [poly1305/.apc/.src/poly1305_hw.cpp:603]   --->   Operation 340 'bitconcatenate' 'p_and_t' <Predicate = (!icmp_ln325 & tmp_1)> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (1.63ns)   --->   "%sub_ln603 = sub i32 0, %p_and_t" [poly1305/.apc/.src/poly1305_hw.cpp:603]   --->   Operation 341 'sub' 'sub_ln603' <Predicate = (!icmp_ln325 & tmp_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 342 [1/1] (0.61ns)   --->   "%select_ln603 = select i1 %tmp_1, i32 %sub_ln603, i32 %p_and_f" [poly1305/.apc/.src/poly1305_hw.cpp:603]   --->   Operation 342 'select' 'select_ln603' <Predicate = (!icmp_ln325)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln604 = trunc i32 %select_ln603 to i5" [poly1305/.apc/.src/poly1305_hw.cpp:604]   --->   Operation 343 'trunc' 'trunc_ln604' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_14 : Operation 344 [1/1] (1.18ns)   --->   "br label %.preheader135" [poly1305/.apc/.src/poly1305_hw.cpp:603]   --->   Operation 344 'br' <Predicate = (!icmp_ln325)> <Delay = 1.18>

State 15 <SV = 13> <Delay = 4.29>
ST_15 : Operation 345 [1/1] (0.00ns)   --->   "%j32_0 = phi i5 [ %j_1, %42 ], [ 0, %.preheader149.preheader ]"   --->   Operation 345 'phi' 'j32_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i5 %j32_0 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:327]   --->   Operation 346 'zext' 'zext_ln327' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (1.12ns)   --->   "%icmp_ln327 = icmp eq i5 %j32_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:327]   --->   Operation 347 'icmp' 'icmp_ln327' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 348 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 348 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 349 [1/1] (1.36ns)   --->   "%j_1 = add i5 %j32_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:327]   --->   Operation 349 'add' 'j_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "br i1 %icmp_ln327, label %.preheader420.preheader, label %42" [poly1305/.apc/.src/poly1305_hw.cpp:327]   --->   Operation 350 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 351 [1/1] (1.63ns)   --->   "%add_ln328 = add nsw i32 %shl_ln1, %zext_ln327" [poly1305/.apc/.src/poly1305_hw.cpp:328]   --->   Operation 351 'add' 'add_ln328' <Predicate = (!icmp_ln327)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i32 %add_ln328 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:328]   --->   Operation 352 'zext' 'zext_ln328' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%text_addr_2 = getelementptr inbounds [1000 x i8]* %text, i64 0, i64 %zext_ln328" [poly1305/.apc/.src/poly1305_hw.cpp:328]   --->   Operation 353 'getelementptr' 'text_addr_2' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_15 : Operation 354 [2/2] (2.66ns)   --->   "%text_load_1 = load i8* %text_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:328]   --->   Operation 354 'load' 'text_load_1' <Predicate = (!icmp_ln327)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 355 [1/1] (1.42ns)   --->   "store i8 1, i8* %textBlock_1_addr, align 16" [poly1305/.apc/.src/poly1305_hw.cpp:330]   --->   Operation 355 'store' <Predicate = (icmp_ln327)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 356 [1/1] (1.18ns)   --->   "br label %.preheader420" [poly1305/.apc/.src/poly1305_hw.cpp:341]   --->   Operation 356 'br' <Predicate = (icmp_ln327)> <Delay = 1.18>

State 16 <SV = 14> <Delay = 4.08>
ST_16 : Operation 357 [1/2] (2.66ns)   --->   "%text_load_1 = load i8* %text_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:328]   --->   Operation 357 'load' 'text_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i5 %j32_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:328]   --->   Operation 358 'zext' 'zext_ln328_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "%textBlock_1_addr_1 = getelementptr inbounds [17 x i8]* %textBlock_1, i64 0, i64 %zext_ln328_1" [poly1305/.apc/.src/poly1305_hw.cpp:328]   --->   Operation 359 'getelementptr' 'textBlock_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 360 [1/1] (1.42ns)   --->   "store i8 %text_load_1, i8* %textBlock_1_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:328]   --->   Operation 360 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "br label %.preheader149" [poly1305/.apc/.src/poly1305_hw.cpp:327]   --->   Operation 361 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 14> <Delay = 1.42>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%addCarry34_0 = phi i2 [ %select_ln343, %_ifconv2 ], [ 0, %.preheader420.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:343]   --->   Operation 362 'phi' 'addCarry34_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "%j36_0 = phi i5 [ %j_3, %_ifconv2 ], [ 0, %.preheader420.preheader ]"   --->   Operation 363 'phi' 'j36_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 364 [1/1] (1.12ns)   --->   "%icmp_ln341 = icmp eq i5 %j36_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:341]   --->   Operation 364 'icmp' 'icmp_ln341' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 365 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 365 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 366 [1/1] (1.36ns)   --->   "%j_3 = add i5 %j36_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:341]   --->   Operation 366 'add' 'j_3' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "br i1 %icmp_ln341, label %.preheader419.preheader, label %_ifconv2" [poly1305/.apc/.src/poly1305_hw.cpp:341]   --->   Operation 367 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i5 %j36_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 368 'zext' 'zext_ln342' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%textBlock_1_addr_2 = getelementptr inbounds [17 x i8]* %textBlock_1, i64 0, i64 %zext_ln342" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 369 'getelementptr' 'textBlock_1_addr_2' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_17 : Operation 370 [2/2] (1.42ns)   --->   "%textBlock_1_load = load i8* %textBlock_1_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 370 'load' 'textBlock_1_load' <Predicate = (!icmp_ln341)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 371 [1/1] (0.00ns)   --->   "%acc_addr_2 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln342" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 371 'getelementptr' 'acc_addr_2' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_17 : Operation 372 [2/2] (1.42ns)   --->   "%acc_load_1 = load i8* %acc_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 372 'load' 'acc_load_1' <Predicate = (!icmp_ln341)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 373 [1/1] (1.18ns)   --->   "br label %.preheader419" [poly1305/.apc/.src/poly1305_hw.cpp:360]   --->   Operation 373 'br' <Predicate = (icmp_ln341)> <Delay = 1.18>

State 18 <SV = 15> <Delay = 5.47>
ST_18 : Operation 374 [1/2] (1.42ns)   --->   "%textBlock_1_load = load i8* %textBlock_1_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 374 'load' 'textBlock_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln342_1 = zext i8 %textBlock_1_load to i9" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 375 'zext' 'zext_ln342_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 376 [1/2] (1.42ns)   --->   "%acc_load_1 = load i8* %acc_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 376 'load' 'acc_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln342_2 = zext i8 %acc_load_1 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 377 'zext' 'zext_ln342_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln342_3 = zext i2 %addCarry34_0 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 378 'zext' 'zext_ln342_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 379 [1/1] (1.39ns)   --->   "%add_ln342 = add i9 %zext_ln342_1, %zext_ln342_2" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 379 'add' 'add_ln342' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln342_4 = zext i9 %add_ln342 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 380 'zext' 'zext_ln342_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 381 [1/1] (1.41ns)   --->   "%sum_1 = add i10 %zext_ln342_4, %zext_ln342_3" [poly1305/.apc/.src/poly1305_hw.cpp:342]   --->   Operation 381 'add' 'sum_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_1, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:343]   --->   Operation 382 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 383 [1/1] (0.61ns)   --->   "%icmp_ln343 = icmp ne i2 %tmp_7, 0" [poly1305/.apc/.src/poly1305_hw.cpp:343]   --->   Operation 383 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_1, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:344]   --->   Operation 384 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 385 [1/1] (0.62ns)   --->   "%select_ln343 = select i1 %icmp_ln343, i2 %trunc_ln7, i2 0" [poly1305/.apc/.src/poly1305_hw.cpp:343]   --->   Operation 385 'select' 'select_ln343' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i2 %addCarry34_0 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:341]   --->   Operation 386 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln349_1 = add i8 %acc_load_1, %zext_ln341" [poly1305/.apc/.src/poly1305_hw.cpp:349]   --->   Operation 387 'add' 'add_ln349_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 388 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln349 = add i8 %add_ln349_1, %textBlock_1_load" [poly1305/.apc/.src/poly1305_hw.cpp:349]   --->   Operation 388 'add' 'add_ln349' <Predicate = true> <Delay = 2.42> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 389 [1/1] (0.00ns)   --->   "%accSum_1_addr = getelementptr inbounds [17 x i8]* %accSum_1, i64 0, i64 %zext_ln342" [poly1305/.apc/.src/poly1305_hw.cpp:349]   --->   Operation 389 'getelementptr' 'accSum_1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 390 [1/1] (1.42ns)   --->   "store i8 %add_ln349, i8* %accSum_1_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:349]   --->   Operation 390 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 391 [1/1] (0.00ns)   --->   "br label %.preheader420" [poly1305/.apc/.src/poly1305_hw.cpp:341]   --->   Operation 391 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 15> <Delay = 1.42>
ST_19 : Operation 392 [1/1] (0.00ns)   --->   "%k40_0 = phi i6 [ %k_1, %43 ], [ 0, %.preheader419.preheader ]"   --->   Operation 392 'phi' 'k40_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 393 [1/1] (1.12ns)   --->   "%icmp_ln360 = icmp eq i6 %k40_0, -31" [poly1305/.apc/.src/poly1305_hw.cpp:360]   --->   Operation 393 'icmp' 'icmp_ln360' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 394 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)"   --->   Operation 394 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 395 [1/1] (1.37ns)   --->   "%k_1 = add i6 %k40_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:360]   --->   Operation 395 'add' 'k_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 396 [1/1] (0.00ns)   --->   "br i1 %icmp_ln360, label %.preheader147.preheader, label %43" [poly1305/.apc/.src/poly1305_hw.cpp:360]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln361 = zext i6 %k40_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:361]   --->   Operation 397 'zext' 'zext_ln361' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "%mul_1_addr = getelementptr inbounds [33 x i8]* %mul_1, i64 0, i64 %zext_ln361" [poly1305/.apc/.src/poly1305_hw.cpp:361]   --->   Operation 398 'getelementptr' 'mul_1_addr' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_19 : Operation 399 [1/1] (1.42ns)   --->   "store i8 0, i8* %mul_1_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:361]   --->   Operation 399 'store' <Predicate = (!icmp_ln360)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 400 [1/1] (0.00ns)   --->   "br label %.preheader419" [poly1305/.apc/.src/poly1305_hw.cpp:360]   --->   Operation 400 'br' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_19 : Operation 401 [1/1] (1.18ns)   --->   "br label %.preheader147" [poly1305/.apc/.src/poly1305_hw.cpp:365]   --->   Operation 401 'br' <Predicate = (icmp_ln360)> <Delay = 1.18>

State 20 <SV = 16> <Delay = 1.42>
ST_20 : Operation 402 [1/1] (0.00ns)   --->   "%addCarry34_2 = phi i8 [ %addCarry34_3, %.preheader147.loopexit ], [ 0, %.preheader147.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:367]   --->   Operation 402 'phi' 'addCarry34_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 403 [1/1] (0.00ns)   --->   "%i41_0 = phi i5 [ %i_45, %.preheader147.loopexit ], [ 0, %.preheader147.preheader ]"   --->   Operation 403 'phi' 'i41_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln365 = zext i5 %i41_0 to i6" [poly1305/.apc/.src/poly1305_hw.cpp:365]   --->   Operation 404 'zext' 'zext_ln365' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 405 [1/1] (1.12ns)   --->   "%icmp_ln365 = icmp eq i5 %i41_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:365]   --->   Operation 405 'icmp' 'icmp_ln365' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 406 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 406 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 407 [1/1] (1.36ns)   --->   "%i_45 = add i5 %i41_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:391]   --->   Operation 407 'add' 'i_45' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 408 [1/1] (0.00ns)   --->   "br i1 %icmp_ln365, label %.preheader418.preheader, label %.preheader146.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:365]   --->   Operation 408 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln368_3 = zext i5 %i41_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 409 'zext' 'zext_ln368_3' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_20 : Operation 410 [1/1] (0.00ns)   --->   "%r_addr_9 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 %zext_ln368_3" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 410 'getelementptr' 'r_addr_9' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_20 : Operation 411 [2/2] (1.42ns)   --->   "%r_load_8 = load i8* %r_addr_9, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 411 'load' 'r_load_8' <Predicate = (!icmp_ln365)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 412 [1/1] (1.18ns)   --->   "br label %.preheader418" [poly1305/.apc/.src/poly1305_hw.cpp:406]   --->   Operation 412 'br' <Predicate = (icmp_ln365)> <Delay = 1.18>

State 21 <SV = 17> <Delay = 1.42>
ST_21 : Operation 413 [1/2] (1.42ns)   --->   "%r_load_8 = load i8* %r_addr_9, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 413 'load' 'r_load_8' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i8 %r_load_8 to i16" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 414 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 415 [1/1] (1.12ns)   --->   "%icmp_ln390 = icmp ne i5 %i41_0, 15" [poly1305/.apc/.src/poly1305_hw.cpp:390]   --->   Operation 415 'icmp' 'icmp_ln390' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 416 [1/1] (1.37ns)   --->   "%add_ln377 = add i6 %zext_ln365, 17" [poly1305/.apc/.src/poly1305_hw.cpp:377]   --->   Operation 416 'add' 'add_ln377' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i6 %add_ln377 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:377]   --->   Operation 417 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 418 [1/1] (0.00ns)   --->   "%mul_1_addr_3 = getelementptr inbounds [33 x i8]* %mul_1, i64 0, i64 %zext_ln377" [poly1305/.apc/.src/poly1305_hw.cpp:377]   --->   Operation 418 'getelementptr' 'mul_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 419 [1/1] (1.18ns)   --->   "br label %.preheader146" [poly1305/.apc/.src/poly1305_hw.cpp:367]   --->   Operation 419 'br' <Predicate = true> <Delay = 1.18>

State 22 <SV = 18> <Delay = 1.42>
ST_22 : Operation 420 [1/1] (0.00ns)   --->   "%addCarry34_3 = phi i8 [ %zext_ln367, %._crit_edge227 ], [ %addCarry34_2, %.preheader146.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:367]   --->   Operation 420 'phi' 'addCarry34_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 421 [1/1] (0.00ns)   --->   "%mulCarry42_0 = phi i8 [ %mulCarry42_2, %._crit_edge227 ], [ 0, %.preheader146.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:369]   --->   Operation 421 'phi' 'mulCarry42_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 422 [1/1] (0.00ns)   --->   "%j43_0 = phi i5 [ %j_6, %._crit_edge227 ], [ 0, %.preheader146.preheader ]"   --->   Operation 422 'phi' 'j43_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 423 [1/1] (1.12ns)   --->   "%icmp_ln367 = icmp eq i5 %j43_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:367]   --->   Operation 423 'icmp' 'icmp_ln367' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 424 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 424 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 425 [1/1] (1.36ns)   --->   "%j_6 = add i5 %j43_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:367]   --->   Operation 425 'add' 'j_6' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 426 [1/1] (0.00ns)   --->   "br i1 %icmp_ln367, label %.preheader147.loopexit, label %_ifconv3" [poly1305/.apc/.src/poly1305_hw.cpp:367]   --->   Operation 426 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln368_4 = zext i5 %j43_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 427 'zext' 'zext_ln368_4' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%accSum_1_addr_1 = getelementptr inbounds [17 x i8]* %accSum_1, i64 0, i64 %zext_ln368_4" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 428 'getelementptr' 'accSum_1_addr_1' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_22 : Operation 429 [2/2] (1.42ns)   --->   "%accSum_1_load = load i8* %accSum_1_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 429 'load' 'accSum_1_load' <Predicate = (!icmp_ln367)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 430 [1/1] (0.00ns)   --->   "br label %.preheader147"   --->   Operation 430 'br' <Predicate = (icmp_ln367)> <Delay = 0.00>

State 23 <SV = 19> <Delay = 8.61>
ST_23 : Operation 431 [1/2] (1.42ns)   --->   "%accSum_1_load = load i8* %accSum_1_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 431 'load' 'accSum_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i8 %accSum_1_load to i16" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 432 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 433 [1/1] (2.84ns) (grouped into DSP with root node mulTemp_1)   --->   "%mul_ln368 = mul i16 %zext_ln368_1, %zext_ln368" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 433 'mul' 'mul_ln368' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln368_2 = zext i8 %mulCarry42_0 to i16" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 434 'zext' 'zext_ln368_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (2.75ns) (root node of the DSP)   --->   "%mulTemp_1 = add i16 %zext_ln368_2, %mul_ln368" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 435 'add' 'mulTemp_1' <Predicate = true> <Delay = 2.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i16 %mulTemp_1 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:368]   --->   Operation 436 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp_1, i32 8, i32 15)" [poly1305/.apc/.src/poly1305_hw.cpp:369]   --->   Operation 437 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 438 [1/1] (1.12ns)   --->   "%icmp_ln369 = icmp ne i8 %tmp_10, 0" [poly1305/.apc/.src/poly1305_hw.cpp:369]   --->   Operation 438 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 439 [1/1] (0.00ns)   --->   "%mulCarry_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp_1, i32 8, i32 15)" [poly1305/.apc/.src/poly1305_hw.cpp:370]   --->   Operation 439 'partselect' 'mulCarry_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 440 [1/1] (0.47ns)   --->   "%select_ln369 = select i1 %icmp_ln369, i8 %mulCarry_1, i8 0" [poly1305/.apc/.src/poly1305_hw.cpp:369]   --->   Operation 440 'select' 'select_ln369' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 20> <Delay = 2.92>
ST_24 : Operation 441 [1/1] (1.12ns)   --->   "%icmp_ln376 = icmp ne i5 %j43_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:376]   --->   Operation 441 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 442 [1/1] (1.12ns)   --->   "%icmp_ln376_1 = icmp eq i8 %select_ln369, 0" [poly1305/.apc/.src/poly1305_hw.cpp:376]   --->   Operation 442 'icmp' 'icmp_ln376_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 443 [1/1] (0.61ns)   --->   "%or_ln376 = or i1 %icmp_ln376, %icmp_ln376_1" [poly1305/.apc/.src/poly1305_hw.cpp:376]   --->   Operation 443 'or' 'or_ln376' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 444 [1/1] (1.18ns)   --->   "br i1 %or_ln376, label %._crit_edge225_ifconv, label %44" [poly1305/.apc/.src/poly1305_hw.cpp:376]   --->   Operation 444 'br' <Predicate = true> <Delay = 1.18>
ST_24 : Operation 445 [1/1] (1.42ns)   --->   "store i8 %select_ln369, i8* %mul_1_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:377]   --->   Operation 445 'store' <Predicate = (!or_ln376)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 446 [1/1] (1.18ns)   --->   "br label %._crit_edge225_ifconv" [poly1305/.apc/.src/poly1305_hw.cpp:379]   --->   Operation 446 'br' <Predicate = (!or_ln376)> <Delay = 1.18>
ST_24 : Operation 447 [1/1] (1.36ns)   --->   "%add_ln381 = add i5 %j43_0, %i41_0" [poly1305/.apc/.src/poly1305_hw.cpp:381]   --->   Operation 447 'add' 'add_ln381' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln381_1 = zext i5 %add_ln381 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:381]   --->   Operation 448 'zext' 'zext_ln381_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 449 [1/1] (0.00ns)   --->   "%mul_1_addr_4 = getelementptr inbounds [33 x i8]* %mul_1, i64 0, i64 %zext_ln381_1" [poly1305/.apc/.src/poly1305_hw.cpp:381]   --->   Operation 449 'getelementptr' 'mul_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 450 [2/2] (1.42ns)   --->   "%mul_1_load_1 = load i8* %mul_1_addr_4, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:381]   --->   Operation 450 'load' 'mul_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 25 <SV = 21> <Delay = 7.87>
ST_25 : Operation 451 [1/1] (0.00ns)   --->   "%mulCarry42_2 = phi i8 [ 0, %44 ], [ %select_ln369, %_ifconv3 ]" [poly1305/.apc/.src/poly1305_hw.cpp:369]   --->   Operation 451 'phi' 'mulCarry42_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i8 %trunc_ln368 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:381]   --->   Operation 452 'zext' 'zext_ln381' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 453 [1/2] (1.42ns)   --->   "%mul_1_load_1 = load i8* %mul_1_addr_4, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:381]   --->   Operation 453 'load' 'mul_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln381_2 = zext i8 %mul_1_load_1 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:381]   --->   Operation 454 'zext' 'zext_ln381_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln381_3 = zext i8 %addCarry34_3 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:381]   --->   Operation 455 'zext' 'zext_ln381_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 456 [1/1] (1.39ns)   --->   "%add_ln381_1 = add i9 %zext_ln381_3, %zext_ln381_2" [poly1305/.apc/.src/poly1305_hw.cpp:381]   --->   Operation 456 'add' 'add_ln381_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln381_4 = zext i9 %add_ln381_1 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:381]   --->   Operation 457 'zext' 'zext_ln381_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 458 [1/1] (1.41ns)   --->   "%addTemp_1 = add i10 %zext_ln381_4, %zext_ln381" [poly1305/.apc/.src/poly1305_hw.cpp:381]   --->   Operation 458 'add' 'addTemp_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp_1, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:382]   --->   Operation 459 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 460 [1/1] (0.61ns)   --->   "%icmp_ln382 = icmp ne i2 %tmp_14, 0" [poly1305/.apc/.src/poly1305_hw.cpp:382]   --->   Operation 460 'icmp' 'icmp_ln382' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp_1, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:383]   --->   Operation 461 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 462 [1/1] (0.62ns)   --->   "%select_ln382 = select i1 %icmp_ln382, i2 %trunc_ln1, i2 0" [poly1305/.apc/.src/poly1305_hw.cpp:382]   --->   Operation 462 'select' 'select_ln382' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i2 %select_ln382 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:382]   --->   Operation 463 'zext' 'zext_ln382' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln388_1 = add i8 %addCarry34_3, %trunc_ln368" [poly1305/.apc/.src/poly1305_hw.cpp:388]   --->   Operation 464 'add' 'add_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 465 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln388 = add i8 %add_ln388_1, %mul_1_load_1" [poly1305/.apc/.src/poly1305_hw.cpp:388]   --->   Operation 465 'add' 'add_ln388' <Predicate = true> <Delay = 2.42> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 466 [1/1] (1.42ns)   --->   "store i8 %add_ln388, i8* %mul_1_addr_4, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:388]   --->   Operation 466 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 467 [1/1] (0.61ns)   --->   "%icmp_ln390_1 = icmp eq i2 %select_ln382, 0" [poly1305/.apc/.src/poly1305_hw.cpp:390]   --->   Operation 467 'icmp' 'icmp_ln390_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node or_ln390_1)   --->   "%or_ln390 = or i1 %icmp_ln390, %icmp_ln390_1" [poly1305/.apc/.src/poly1305_hw.cpp:390]   --->   Operation 468 'or' 'or_ln390' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 469 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln390_1 = or i1 %or_ln390, %icmp_ln376" [poly1305/.apc/.src/poly1305_hw.cpp:390]   --->   Operation 469 'or' 'or_ln390_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 470 [1/1] (1.18ns)   --->   "br i1 %or_ln390_1, label %._crit_edge227, label %45" [poly1305/.apc/.src/poly1305_hw.cpp:390]   --->   Operation 470 'br' <Predicate = true> <Delay = 1.18>
ST_25 : Operation 471 [2/2] (1.42ns)   --->   "%mul_1_load_2 = load i8* %mul_1_addr_1, align 16" [poly1305/.apc/.src/poly1305_hw.cpp:391]   --->   Operation 471 'load' 'mul_1_load_2' <Predicate = (!or_ln390_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 26 <SV = 22> <Delay = 4.24>
ST_26 : Operation 472 [1/2] (1.42ns)   --->   "%mul_1_load_2 = load i8* %mul_1_addr_1, align 16" [poly1305/.apc/.src/poly1305_hw.cpp:391]   --->   Operation 472 'load' 'mul_1_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 473 [1/1] (1.39ns)   --->   "%add_ln391 = add i8 %mul_1_load_2, %zext_ln382" [poly1305/.apc/.src/poly1305_hw.cpp:391]   --->   Operation 473 'add' 'add_ln391' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 474 [1/1] (1.42ns)   --->   "store i8 %add_ln391, i8* %mul_1_addr_1, align 16" [poly1305/.apc/.src/poly1305_hw.cpp:391]   --->   Operation 474 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 475 [1/1] (1.18ns)   --->   "br label %._crit_edge227" [poly1305/.apc/.src/poly1305_hw.cpp:393]   --->   Operation 475 'br' <Predicate = true> <Delay = 1.18>

State 27 <SV = 23> <Delay = 0.00>
ST_27 : Operation 476 [1/1] (0.00ns)   --->   "%addCarry34_5 = phi i2 [ 0, %45 ], [ %select_ln382, %._crit_edge225_ifconv ]" [poly1305/.apc/.src/poly1305_hw.cpp:382]   --->   Operation 476 'phi' 'addCarry34_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln367 = zext i2 %addCarry34_5 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:367]   --->   Operation 477 'zext' 'zext_ln367' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 478 [1/1] (0.00ns)   --->   "br label %.preheader146" [poly1305/.apc/.src/poly1305_hw.cpp:367]   --->   Operation 478 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 17> <Delay = 1.42>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "%i48_0 = phi i6 [ %i_47, %46 ], [ 0, %.preheader418.preheader ]"   --->   Operation 479 'phi' 'i48_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 480 [1/1] (1.12ns)   --->   "%icmp_ln406 = icmp eq i6 %i48_0, -31" [poly1305/.apc/.src/poly1305_hw.cpp:406]   --->   Operation 480 'icmp' 'icmp_ln406' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 481 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)"   --->   Operation 481 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 482 [1/1] (1.37ns)   --->   "%i_47 = add i6 %i48_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:406]   --->   Operation 482 'add' 'i_47' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 483 [1/1] (0.00ns)   --->   "br i1 %icmp_ln406, label %.preheader4.preheader, label %46" [poly1305/.apc/.src/poly1305_hw.cpp:406]   --->   Operation 483 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln407_1 = zext i6 %i48_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:407]   --->   Operation 484 'zext' 'zext_ln407_1' <Predicate = (!icmp_ln406)> <Delay = 0.00>
ST_28 : Operation 485 [1/1] (0.00ns)   --->   "%mul_1_addr_2 = getelementptr inbounds [33 x i8]* %mul_1, i64 0, i64 %zext_ln407_1" [poly1305/.apc/.src/poly1305_hw.cpp:407]   --->   Operation 485 'getelementptr' 'mul_1_addr_2' <Predicate = (!icmp_ln406)> <Delay = 0.00>
ST_28 : Operation 486 [2/2] (1.42ns)   --->   "%mul_1_load = load i8* %mul_1_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:407]   --->   Operation 486 'load' 'mul_1_load' <Predicate = (!icmp_ln406)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 487 [1/1] (1.18ns)   --->   "br label %.preheader4" [poly1305/.apc/.src/poly1305_hw.cpp:419]   --->   Operation 487 'br' <Predicate = (icmp_ln406)> <Delay = 1.18>

State 29 <SV = 18> <Delay = 4.08>
ST_29 : Operation 488 [1/2] (1.42ns)   --->   "%mul_1_load = load i8* %mul_1_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:407]   --->   Operation 488 'load' 'mul_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln407 = zext i8 %mul_1_load to i32" [poly1305/.apc/.src/poly1305_hw.cpp:407]   --->   Operation 489 'zext' 'zext_ln407' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 490 [1/1] (0.00ns)   --->   "%arr1_1_addr = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln407_1" [poly1305/.apc/.src/poly1305_hw.cpp:407]   --->   Operation 490 'getelementptr' 'arr1_1_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 491 [1/1] (2.66ns)   --->   "store i32 %zext_ln407, i32* %arr1_1_addr, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:407]   --->   Operation 491 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 492 [1/1] (0.00ns)   --->   "br label %.preheader418" [poly1305/.apc/.src/poly1305_hw.cpp:406]   --->   Operation 492 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 18> <Delay = 2.66>
ST_30 : Operation 493 [1/1] (0.00ns)   --->   "%i55_0 = phi i7 [ %i_51, %48 ], [ 32, %.preheader4.preheader ]"   --->   Operation 493 'phi' 'i55_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 494 [1/1] (0.00ns)   --->   "%arr1Zeroes53_0 = phi i6 [ %arr1Zeroes_4, %48 ], [ 0, %.preheader4.preheader ]"   --->   Operation 494 'phi' 'arr1Zeroes53_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln419 = sext i7 %i55_0 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:419]   --->   Operation 495 'sext' 'sext_ln419' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i55_0, i32 6)" [poly1305/.apc/.src/poly1305_hw.cpp:419]   --->   Operation 496 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 497 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)"   --->   Operation 497 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 498 [1/1] (1.37ns)   --->   "%arr1Zeroes_4 = add i6 %arr1Zeroes53_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:421]   --->   Operation 498 'add' 'arr1Zeroes_4' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %.loopexit54, label %47" [poly1305/.apc/.src/poly1305_hw.cpp:419]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln420 = zext i32 %sext_ln419 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:420]   --->   Operation 500 'zext' 'zext_ln420' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_30 : Operation 501 [1/1] (0.00ns)   --->   "%arr1_1_addr_1 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln420" [poly1305/.apc/.src/poly1305_hw.cpp:420]   --->   Operation 501 'getelementptr' 'arr1_1_addr_1' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_30 : Operation 502 [2/2] (2.66ns)   --->   "%arr1_1_load = load i32* %arr1_1_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:420]   --->   Operation 502 'load' 'arr1_1_load' <Predicate = (!tmp_12)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 31 <SV = 19> <Delay = 4.23>
ST_31 : Operation 503 [1/2] (2.66ns)   --->   "%arr1_1_load = load i32* %arr1_1_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:420]   --->   Operation 503 'load' 'arr1_1_load' <Predicate = (!tmp_12)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_31 : Operation 504 [1/1] (1.57ns)   --->   "%icmp_ln420 = icmp eq i32 %arr1_1_load, 0" [poly1305/.apc/.src/poly1305_hw.cpp:420]   --->   Operation 504 'icmp' 'icmp_ln420' <Predicate = (!tmp_12)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 505 [1/1] (0.00ns)   --->   "br i1 %icmp_ln420, label %48, label %.loopexit54" [poly1305/.apc/.src/poly1305_hw.cpp:420]   --->   Operation 505 'br' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_31 : Operation 506 [1/1] (1.38ns)   --->   "%i_51 = add i7 %i55_0, -1" [poly1305/.apc/.src/poly1305_hw.cpp:419]   --->   Operation 506 'add' 'i_51' <Predicate = (!tmp_12 & icmp_ln420)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 507 [1/1] (0.00ns)   --->   "br label %.preheader4" [poly1305/.apc/.src/poly1305_hw.cpp:419]   --->   Operation 507 'br' <Predicate = (!tmp_12 & icmp_ln420)> <Delay = 0.00>
ST_31 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln419 = zext i6 %arr1Zeroes53_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:419]   --->   Operation 508 'zext' 'zext_ln419' <Predicate = (!icmp_ln420) | (tmp_12)> <Delay = 0.00>
ST_31 : Operation 509 [1/1] (1.37ns)   --->   "%sub_ln433 = sub i6 -31, %arr1Zeroes53_0" [poly1305/.apc/.src/poly1305_hw.cpp:433]   --->   Operation 509 'sub' 'sub_ln433' <Predicate = (!icmp_ln420) | (tmp_12)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln433 = zext i6 %sub_ln433 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:433]   --->   Operation 510 'zext' 'zext_ln433' <Predicate = (!icmp_ln420) | (tmp_12)> <Delay = 0.00>
ST_31 : Operation 511 [1/1] (1.12ns)   --->   "%icmp_ln433 = icmp ugt i6 %sub_ln433, 17" [poly1305/.apc/.src/poly1305_hw.cpp:433]   --->   Operation 511 'icmp' 'icmp_ln433' <Predicate = (!icmp_ln420) | (tmp_12)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 512 [1/1] (1.23ns)   --->   "br i1 %icmp_ln433, label %.loopexit52, label %49" [poly1305/.apc/.src/poly1305_hw.cpp:433]   --->   Operation 512 'br' <Predicate = (!icmp_ln420) | (tmp_12)> <Delay = 1.23>
ST_31 : Operation 513 [1/1] (1.12ns)   --->   "%icmp_ln436 = icmp ult i6 %sub_ln433, 17" [poly1305/.apc/.src/poly1305_hw.cpp:436]   --->   Operation 513 'icmp' 'icmp_ln436' <Predicate = (!icmp_ln420 & !icmp_ln433) | (tmp_12 & !icmp_ln433)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 514 [1/1] (1.23ns)   --->   "br i1 %icmp_ln436, label %.loopexit52, label %._crit_edge232.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:436]   --->   Operation 514 'br' <Predicate = (!icmp_ln420 & !icmp_ln433) | (tmp_12 & !icmp_ln433)> <Delay = 1.23>
ST_31 : Operation 515 [1/1] (1.18ns)   --->   "br label %._crit_edge232" [poly1305/.apc/.src/poly1305_hw.cpp:440]   --->   Operation 515 'br' <Predicate = (!icmp_ln420 & !icmp_ln433 & !icmp_ln436) | (tmp_12 & !icmp_ln433 & !icmp_ln436)> <Delay = 1.18>

State 32 <SV = 20> <Delay = 4.04>
ST_32 : Operation 516 [1/1] (0.00ns)   --->   "%i57_0_in = phi i7 [ %i_54, %51 ], [ %zext_ln433, %._crit_edge232.preheader ]"   --->   Operation 516 'phi' 'i57_0_in' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 517 [1/1] (0.00ns)   --->   "%boolean52_1 = phi i32 [ 0, %51 ], [ %boolean52_0, %._crit_edge232.preheader ]"   --->   Operation 517 'phi' 'boolean52_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 518 [1/1] (1.38ns)   --->   "%i_54 = add i7 %i57_0_in, -1" [poly1305/.apc/.src/poly1305_hw.cpp:440]   --->   Operation 518 'add' 'i_54' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln440 = sext i7 %i_54 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:440]   --->   Operation 519 'sext' 'sext_ln440' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 520 [1/1] (1.12ns)   --->   "%icmp_ln440 = icmp sgt i7 %i57_0_in, 0" [poly1305/.apc/.src/poly1305_hw.cpp:440]   --->   Operation 520 'icmp' 'icmp_ln440' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 521 [1/1] (1.23ns)   --->   "br i1 %icmp_ln440, label %50, label %.loopexit52.loopexit" [poly1305/.apc/.src/poly1305_hw.cpp:440]   --->   Operation 521 'br' <Predicate = true> <Delay = 1.23>
ST_32 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln441 = zext i32 %sext_ln440 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:441]   --->   Operation 522 'zext' 'zext_ln441' <Predicate = (icmp_ln440)> <Delay = 0.00>
ST_32 : Operation 523 [1/1] (0.00ns)   --->   "%arr1_1_addr_2 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln441" [poly1305/.apc/.src/poly1305_hw.cpp:441]   --->   Operation 523 'getelementptr' 'arr1_1_addr_2' <Predicate = (icmp_ln440)> <Delay = 0.00>
ST_32 : Operation 524 [2/2] (2.66ns)   --->   "%arr1_1_load_1 = load i32* %arr1_1_addr_2, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:441]   --->   Operation 524 'load' 'arr1_1_load_1' <Predicate = (icmp_ln440)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 525 [1/1] (0.00ns)   --->   "%arr2_1_addr = getelementptr [17 x i4]* @arr2_1, i64 0, i64 %zext_ln441" [poly1305/.apc/.src/poly1305_hw.cpp:441]   --->   Operation 525 'getelementptr' 'arr2_1_addr' <Predicate = (icmp_ln440)> <Delay = 0.00>
ST_32 : Operation 526 [2/2] (2.66ns)   --->   "%arr2_1_load = load i4* %arr2_1_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:441]   --->   Operation 526 'load' 'arr2_1_load' <Predicate = (icmp_ln440)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>

State 33 <SV = 21> <Delay = 6.71>
ST_33 : Operation 527 [1/2] (2.66ns)   --->   "%arr1_1_load_1 = load i32* %arr1_1_addr_2, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:441]   --->   Operation 527 'load' 'arr1_1_load_1' <Predicate = (!icmp_ln433 & !icmp_ln436 & icmp_ln440)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 528 [1/2] (2.66ns)   --->   "%arr2_1_load = load i4* %arr2_1_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:441]   --->   Operation 528 'load' 'arr2_1_load' <Predicate = (!icmp_ln433 & !icmp_ln436 & icmp_ln440)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_33 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln441 = sext i4 %arr2_1_load to i8" [poly1305/.apc/.src/poly1305_hw.cpp:441]   --->   Operation 529 'sext' 'sext_ln441' <Predicate = (!icmp_ln433 & !icmp_ln436 & icmp_ln440)> <Delay = 0.00>
ST_33 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln441_1 = zext i8 %sext_ln441 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:441]   --->   Operation 530 'zext' 'zext_ln441_1' <Predicate = (!icmp_ln433 & !icmp_ln436 & icmp_ln440)> <Delay = 0.00>
ST_33 : Operation 531 [1/1] (1.57ns)   --->   "%icmp_ln441 = icmp sgt i32 %arr1_1_load_1, %zext_ln441_1" [poly1305/.apc/.src/poly1305_hw.cpp:441]   --->   Operation 531 'icmp' 'icmp_ln441' <Predicate = (!icmp_ln433 & !icmp_ln436 & icmp_ln440)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 532 [1/1] (1.23ns)   --->   "br i1 %icmp_ln441, label %.loopexit52.loopexit, label %51" [poly1305/.apc/.src/poly1305_hw.cpp:441]   --->   Operation 532 'br' <Predicate = (!icmp_ln433 & !icmp_ln436 & icmp_ln440)> <Delay = 1.23>
ST_33 : Operation 533 [1/1] (1.57ns)   --->   "%icmp_ln445 = icmp slt i32 %arr1_1_load_1, %zext_ln441_1" [poly1305/.apc/.src/poly1305_hw.cpp:445]   --->   Operation 533 'icmp' 'icmp_ln445' <Predicate = (!icmp_ln433 & !icmp_ln436 & icmp_ln440 & !icmp_ln441)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 534 [1/1] (1.23ns)   --->   "br i1 %icmp_ln445, label %.loopexit52.loopexit, label %._crit_edge232" [poly1305/.apc/.src/poly1305_hw.cpp:445]   --->   Operation 534 'br' <Predicate = (!icmp_ln433 & !icmp_ln436 & icmp_ln440 & !icmp_ln441)> <Delay = 1.23>
ST_33 : Operation 535 [1/1] (0.00ns)   --->   "%boolean52_4_ph = phi i32 [ %boolean52_1, %._crit_edge232 ], [ 1, %50 ], [ -1, %51 ]"   --->   Operation 535 'phi' 'boolean52_4_ph' <Predicate = (!icmp_ln433 & !icmp_ln436 & icmp_ln445) | (!icmp_ln433 & !icmp_ln436 & icmp_ln441) | (!icmp_ln433 & !icmp_ln436 & !icmp_ln440)> <Delay = 0.00>
ST_33 : Operation 536 [1/1] (1.23ns)   --->   "br label %.loopexit52"   --->   Operation 536 'br' <Predicate = (!icmp_ln433 & !icmp_ln436 & icmp_ln445) | (!icmp_ln433 & !icmp_ln436 & icmp_ln441) | (!icmp_ln433 & !icmp_ln436 & !icmp_ln440)> <Delay = 1.23>
ST_33 : Operation 537 [1/1] (0.00ns)   --->   "%boolean52_4 = phi i32 [ 1, %.loopexit54 ], [ -1, %49 ], [ %boolean52_4_ph, %.loopexit52.loopexit ]"   --->   Operation 537 'phi' 'boolean52_4' <Predicate = (icmp_ln445) | (icmp_ln441) | (!icmp_ln440) | (icmp_ln436) | (icmp_ln433)> <Delay = 0.00>
ST_33 : Operation 538 [1/1] (1.18ns)   --->   "br label %52" [poly1305/.apc/.src/poly1305_hw.cpp:455]   --->   Operation 538 'br' <Predicate = (icmp_ln445) | (icmp_ln441) | (!icmp_ln440) | (icmp_ln436) | (icmp_ln433)> <Delay = 1.18>

State 34 <SV = 22> <Delay = 2.66>
ST_34 : Operation 539 [1/1] (0.00ns)   --->   "%i58_0 = phi i7 [ 32, %.loopexit52 ], [ %i_56, %54 ]"   --->   Operation 539 'phi' 'i58_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 540 [1/1] (0.00ns)   --->   "%arr1Zeroes53_1 = phi i7 [ %zext_ln419, %.loopexit52 ], [ %arr1Zeroes_7, %54 ]"   --->   Operation 540 'phi' 'arr1Zeroes53_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln455 = sext i7 %i58_0 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:455]   --->   Operation 541 'sext' 'sext_ln455' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i58_0, i32 6)" [poly1305/.apc/.src/poly1305_hw.cpp:455]   --->   Operation 542 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 543 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)"   --->   Operation 543 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 544 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %.loopexit51, label %53" [poly1305/.apc/.src/poly1305_hw.cpp:455]   --->   Operation 544 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln456 = zext i32 %sext_ln455 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:456]   --->   Operation 545 'zext' 'zext_ln456' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_34 : Operation 546 [1/1] (0.00ns)   --->   "%arr1_1_addr_3 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln456" [poly1305/.apc/.src/poly1305_hw.cpp:456]   --->   Operation 546 'getelementptr' 'arr1_1_addr_3' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_34 : Operation 547 [2/2] (2.66ns)   --->   "%arr1_1_load_2 = load i32* %arr1_1_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:456]   --->   Operation 547 'load' 'arr1_1_load_2' <Predicate = (!tmp_20)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 35 <SV = 23> <Delay = 4.23>
ST_35 : Operation 548 [1/2] (2.66ns)   --->   "%arr1_1_load_2 = load i32* %arr1_1_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:456]   --->   Operation 548 'load' 'arr1_1_load_2' <Predicate = (!tmp_20)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_35 : Operation 549 [1/1] (1.57ns)   --->   "%icmp_ln456 = icmp eq i32 %arr1_1_load_2, 0" [poly1305/.apc/.src/poly1305_hw.cpp:456]   --->   Operation 549 'icmp' 'icmp_ln456' <Predicate = (!tmp_20)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 550 [1/1] (0.00ns)   --->   "br i1 %icmp_ln456, label %54, label %.loopexit51" [poly1305/.apc/.src/poly1305_hw.cpp:456]   --->   Operation 550 'br' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_35 : Operation 551 [1/1] (1.38ns)   --->   "%arr1Zeroes_7 = add i7 %arr1Zeroes53_1, 1" [poly1305/.apc/.src/poly1305_hw.cpp:457]   --->   Operation 551 'add' 'arr1Zeroes_7' <Predicate = (!tmp_20 & icmp_ln456)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 552 [1/1] (1.38ns)   --->   "%i_56 = add i7 %i58_0, -1" [poly1305/.apc/.src/poly1305_hw.cpp:455]   --->   Operation 552 'add' 'i_56' <Predicate = (!tmp_20 & icmp_ln456)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 553 [1/1] (0.00ns)   --->   "br label %52" [poly1305/.apc/.src/poly1305_hw.cpp:455]   --->   Operation 553 'br' <Predicate = (!tmp_20 & icmp_ln456)> <Delay = 0.00>
ST_35 : Operation 554 [1/1] (1.12ns)   --->   "%icmp_ln469 = icmp eq i7 %arr1Zeroes53_1, 33" [poly1305/.apc/.src/poly1305_hw.cpp:469]   --->   Operation 554 'icmp' 'icmp_ln469' <Predicate = (!icmp_ln456) | (tmp_20)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 555 [1/1] (1.18ns)   --->   "br i1 %icmp_ln469, label %.loopexit49, label %.preheader144.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:469]   --->   Operation 555 'br' <Predicate = (!icmp_ln456) | (tmp_20)> <Delay = 1.18>
ST_35 : Operation 556 [1/1] (1.18ns)   --->   "br label %.preheader144" [poly1305/.apc/.src/poly1305_hw.cpp:470]   --->   Operation 556 'br' <Predicate = (!icmp_ln456 & !icmp_ln469) | (tmp_20 & !icmp_ln469)> <Delay = 1.18>

State 36 <SV = 24> <Delay = 1.38>
ST_36 : Operation 557 [1/1] (0.00ns)   --->   "%boolean52_5 = phi i32 [ %boolean52_9, %.loopexit46 ], [ %boolean52_4, %.preheader144.preheader ]"   --->   Operation 557 'phi' 'boolean52_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 558 [1/1] (0.00ns)   --->   "%arr1Zeroes53_2 = phi i7 [ %zext_ln551, %.loopexit46 ], [ %arr1Zeroes53_1, %.preheader144.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:551]   --->   Operation 558 'phi' 'arr1Zeroes53_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %boolean52_5, i32 31)" [poly1305/.apc/.src/poly1305_hw.cpp:470]   --->   Operation 559 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 560 [1/1] (1.18ns)   --->   "br i1 %tmp_22, label %.loopexit49.loopexit, label %.preheader143.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:470]   --->   Operation 560 'br' <Predicate = true> <Delay = 1.18>
ST_36 : Operation 561 [1/1] (1.38ns)   --->   "%sub_ln472 = sub i7 32, %arr1Zeroes53_2" [poly1305/.apc/.src/poly1305_hw.cpp:472]   --->   Operation 561 'sub' 'sub_ln472' <Predicate = (!tmp_22)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 562 [1/1] (1.18ns)   --->   "br label %.preheader143" [poly1305/.apc/.src/poly1305_hw.cpp:472]   --->   Operation 562 'br' <Predicate = (!tmp_22)> <Delay = 1.18>

State 37 <SV = 25> <Delay = 2.66>
ST_37 : Operation 563 [1/1] (0.00ns)   --->   "%k61_0 = phi i6 [ %k_6, %55 ], [ 0, %.preheader143.preheader ]"   --->   Operation 563 'phi' 'k61_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln472 = zext i6 %k61_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:472]   --->   Operation 564 'zext' 'zext_ln472' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 565 [1/1] (1.12ns)   --->   "%icmp_ln472 = icmp slt i7 %zext_ln472, %sub_ln472" [poly1305/.apc/.src/poly1305_hw.cpp:472]   --->   Operation 565 'icmp' 'icmp_ln472' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 566 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32, i64 0)"   --->   Operation 566 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 567 [1/1] (1.37ns)   --->   "%k_6 = add i6 %k61_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:472]   --->   Operation 567 'add' 'k_6' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 568 [1/1] (0.00ns)   --->   "br i1 %icmp_ln472, label %55, label %56" [poly1305/.apc/.src/poly1305_hw.cpp:472]   --->   Operation 568 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln473 = zext i6 %k61_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:473]   --->   Operation 569 'zext' 'zext_ln473' <Predicate = (icmp_ln472)> <Delay = 0.00>
ST_37 : Operation 570 [1/1] (0.00ns)   --->   "%temp_1_addr = getelementptr inbounds [40 x i32]* %temp_1, i64 0, i64 %zext_ln473" [poly1305/.apc/.src/poly1305_hw.cpp:473]   --->   Operation 570 'getelementptr' 'temp_1_addr' <Predicate = (icmp_ln472)> <Delay = 0.00>
ST_37 : Operation 571 [1/1] (2.66ns)   --->   "store i32 0, i32* %temp_1_addr, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:473]   --->   Operation 571 'store' <Predicate = (icmp_ln472)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_37 : Operation 572 [1/1] (0.00ns)   --->   "br label %.preheader143" [poly1305/.apc/.src/poly1305_hw.cpp:472]   --->   Operation 572 'br' <Predicate = (icmp_ln472)> <Delay = 0.00>
ST_37 : Operation 573 [1/1] (1.12ns)   --->   "%icmp_ln476 = icmp slt i7 %sub_ln472, 18" [poly1305/.apc/.src/poly1305_hw.cpp:476]   --->   Operation 573 'icmp' 'icmp_ln476' <Predicate = (!icmp_ln472)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 574 [1/1] (0.00ns)   --->   "br i1 %icmp_ln476, label %.preheader141.preheader, label %.preheader140.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:476]   --->   Operation 574 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_37 : Operation 575 [1/1] (1.38ns)   --->   "%sub_ln491 = sub i7 15, %arr1Zeroes53_2" [poly1305/.apc/.src/poly1305_hw.cpp:491]   --->   Operation 575 'sub' 'sub_ln491' <Predicate = (!icmp_ln472 & !icmp_ln476)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 576 [1/1] (1.18ns)   --->   "br label %.preheader140" [poly1305/.apc/.src/poly1305_hw.cpp:491]   --->   Operation 576 'br' <Predicate = (!icmp_ln472 & !icmp_ln476)> <Delay = 1.18>
ST_37 : Operation 577 [1/1] (1.18ns)   --->   "br label %.preheader141" [poly1305/.apc/.src/poly1305_hw.cpp:477]   --->   Operation 577 'br' <Predicate = (!icmp_ln472 & icmp_ln476)> <Delay = 1.18>

State 38 <SV = 26> <Delay = 2.77>
ST_38 : Operation 578 [1/1] (0.00ns)   --->   "%k64_0 = phi i4 [ %k_8, %60 ], [ 0, %.preheader140.preheader ]"   --->   Operation 578 'phi' 'k64_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln491 = zext i4 %k64_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:491]   --->   Operation 579 'zext' 'zext_ln491' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 580 [1/1] (1.12ns)   --->   "%icmp_ln491 = icmp slt i7 %zext_ln491, %sub_ln491" [poly1305/.apc/.src/poly1305_hw.cpp:491]   --->   Operation 580 'icmp' 'icmp_ln491' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 581 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 581 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 582 [1/1] (1.36ns)   --->   "%k_8 = add i4 %k64_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:491]   --->   Operation 582 'add' 'k_8' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 583 [1/1] (0.00ns)   --->   "br i1 %icmp_ln491, label %60, label %.preheader139.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:491]   --->   Operation 583 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i4 %k64_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:492]   --->   Operation 584 'zext' 'zext_ln492' <Predicate = (icmp_ln491)> <Delay = 0.00>
ST_38 : Operation 585 [1/1] (0.00ns)   --->   "%fullArr_1_addr = getelementptr [40 x i9]* %fullArr_1, i64 0, i64 %zext_ln492" [poly1305/.apc/.src/poly1305_hw.cpp:492]   --->   Operation 585 'getelementptr' 'fullArr_1_addr' <Predicate = (icmp_ln491)> <Delay = 0.00>
ST_38 : Operation 586 [1/1] (1.42ns)   --->   "store i9 255, i9* %fullArr_1_addr, align 2" [poly1305/.apc/.src/poly1305_hw.cpp:492]   --->   Operation 586 'store' <Predicate = (icmp_ln491)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_38 : Operation 587 [1/1] (0.00ns)   --->   "br label %.preheader140" [poly1305/.apc/.src/poly1305_hw.cpp:491]   --->   Operation 587 'br' <Predicate = (icmp_ln491)> <Delay = 0.00>
ST_38 : Operation 588 [1/1] (1.38ns)   --->   "%sub_ln521 = sub i7 14, %arr1Zeroes53_2" [poly1305/.apc/.src/poly1305_hw.cpp:521]   --->   Operation 588 'sub' 'sub_ln521' <Predicate = (!icmp_ln491)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 589 [1/1] (1.38ns)   --->   "%add_ln522 = add i7 %sub_ln521, 17" [poly1305/.apc/.src/poly1305_hw.cpp:522]   --->   Operation 589 'add' 'add_ln522' <Predicate = (!icmp_ln491)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln522 = sext i7 %add_ln522 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:522]   --->   Operation 590 'sext' 'sext_ln522' <Predicate = (!icmp_ln491)> <Delay = 0.00>
ST_38 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln522_1 = zext i32 %sext_ln522 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:522]   --->   Operation 591 'zext' 'zext_ln522_1' <Predicate = (!icmp_ln491)> <Delay = 0.00>
ST_38 : Operation 592 [1/1] (0.00ns)   --->   "%temp_1_addr_4 = getelementptr inbounds [40 x i32]* %temp_1, i64 0, i64 %zext_ln522_1" [poly1305/.apc/.src/poly1305_hw.cpp:522]   --->   Operation 592 'getelementptr' 'temp_1_addr_4' <Predicate = (!icmp_ln491)> <Delay = 0.00>
ST_38 : Operation 593 [1/1] (1.18ns)   --->   "br label %.preheader139" [poly1305/.apc/.src/poly1305_hw.cpp:496]   --->   Operation 593 'br' <Predicate = (!icmp_ln491)> <Delay = 1.18>

State 39 <SV = 27> <Delay = 1.42>
ST_39 : Operation 594 [1/1] (0.00ns)   --->   "%i65_0 = phi i4 [ 0, %.preheader139.preheader ], [ %i_64, %.preheader139.loopexit ]"   --->   Operation 594 'phi' 'i65_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 595 [1/1] (0.00ns)   --->   "%addCarry34_6 = phi i8 [ 0, %.preheader139.preheader ], [ %addCarry34_7, %.preheader139.loopexit ]" [poly1305/.apc/.src/poly1305_hw.cpp:513]   --->   Operation 595 'phi' 'addCarry34_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln496 = zext i4 %i65_0 to i5" [poly1305/.apc/.src/poly1305_hw.cpp:496]   --->   Operation 596 'zext' 'zext_ln496' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln496_1 = zext i4 %i65_0 to i6" [poly1305/.apc/.src/poly1305_hw.cpp:496]   --->   Operation 597 'zext' 'zext_ln496_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln496_2 = zext i4 %i65_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:496]   --->   Operation 598 'zext' 'zext_ln496_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 599 [1/1] (1.12ns)   --->   "%icmp_ln496 = icmp slt i7 %zext_ln496_2, %sub_ln491" [poly1305/.apc/.src/poly1305_hw.cpp:496]   --->   Operation 599 'icmp' 'icmp_ln496' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 600 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 600 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 601 [1/1] (1.36ns)   --->   "%i_64 = add i4 %i65_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:522]   --->   Operation 601 'add' 'i_64' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 602 [1/1] (0.00ns)   --->   "br i1 %icmp_ln496, label %.preheader138.preheader, label %.preheader263.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:496]   --->   Operation 602 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i4 %i65_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 603 'zext' 'zext_ln499' <Predicate = (icmp_ln496)> <Delay = 0.00>
ST_39 : Operation 604 [1/1] (0.00ns)   --->   "%fullArr_1_addr_1 = getelementptr [40 x i9]* %fullArr_1, i64 0, i64 %zext_ln499" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 604 'getelementptr' 'fullArr_1_addr_1' <Predicate = (icmp_ln496)> <Delay = 0.00>
ST_39 : Operation 605 [2/2] (1.42ns)   --->   "%fullArr_1_load = load i9* %fullArr_1_addr_1, align 2" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 605 'load' 'fullArr_1_load' <Predicate = (icmp_ln496)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_39 : Operation 606 [1/1] (1.12ns)   --->   "%icmp_ln521 = icmp ne i7 %zext_ln496_2, %sub_ln521" [poly1305/.apc/.src/poly1305_hw.cpp:521]   --->   Operation 606 'icmp' 'icmp_ln521' <Predicate = (icmp_ln496)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 607 [1/1] (1.18ns)   --->   "br label %.preheader263" [poly1305/.apc/.src/poly1305_hw.cpp:528]   --->   Operation 607 'br' <Predicate = (!icmp_ln496)> <Delay = 1.18>

State 40 <SV = 28> <Delay = 1.42>
ST_40 : Operation 608 [1/2] (1.42ns)   --->   "%fullArr_1_load = load i9* %fullArr_1_addr_1, align 2" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 608 'load' 'fullArr_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_40 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln521 = sext i9 %fullArr_1_load to i17" [poly1305/.apc/.src/poly1305_hw.cpp:521]   --->   Operation 609 'sext' 'sext_ln521' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 610 [1/1] (1.37ns)   --->   "%add_ln508 = add i6 %zext_ln496_1, 17" [poly1305/.apc/.src/poly1305_hw.cpp:508]   --->   Operation 610 'add' 'add_ln508' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i6 %add_ln508 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:508]   --->   Operation 611 'zext' 'zext_ln508' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 612 [1/1] (0.00ns)   --->   "%temp_1_addr_2 = getelementptr inbounds [40 x i32]* %temp_1, i64 0, i64 %zext_ln508" [poly1305/.apc/.src/poly1305_hw.cpp:508]   --->   Operation 612 'getelementptr' 'temp_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 613 [1/1] (1.18ns)   --->   "br label %.preheader138" [poly1305/.apc/.src/poly1305_hw.cpp:498]   --->   Operation 613 'br' <Predicate = true> <Delay = 1.18>

State 41 <SV = 29> <Delay = 2.66>
ST_41 : Operation 614 [1/1] (0.00ns)   --->   "%j67_0 = phi i5 [ 0, %.preheader138.preheader ], [ %j_10, %.preheader138.backedge ]"   --->   Operation 614 'phi' 'j67_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 615 [1/1] (0.00ns)   --->   "%mulCarry66_0 = phi i18 [ 0, %.preheader138.preheader ], [ %mulCarry66_2, %.preheader138.backedge ]" [poly1305/.apc/.src/poly1305_hw.cpp:500]   --->   Operation 615 'phi' 'mulCarry66_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 616 [1/1] (0.00ns)   --->   "%addCarry34_7 = phi i8 [ %addCarry34_6, %.preheader138.preheader ], [ %addCarry34_7_be, %.preheader138.backedge ]" [poly1305/.apc/.src/poly1305_hw.cpp:513]   --->   Operation 616 'phi' 'addCarry34_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln498 = sext i18 %mulCarry66_0 to i24" [poly1305/.apc/.src/poly1305_hw.cpp:498]   --->   Operation 617 'sext' 'sext_ln498' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 618 [1/1] (1.12ns)   --->   "%icmp_ln498 = icmp eq i5 %j67_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:498]   --->   Operation 618 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 619 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 619 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 620 [1/1] (1.36ns)   --->   "%j_10 = add i5 %j67_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:498]   --->   Operation 620 'add' 'j_10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 621 [1/1] (0.00ns)   --->   "br i1 %icmp_ln498, label %.preheader139.loopexit, label %._crit_edge235" [poly1305/.apc/.src/poly1305_hw.cpp:498]   --->   Operation 621 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln499_1 = zext i5 %j67_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 622 'zext' 'zext_ln499_1' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_41 : Operation 623 [1/1] (0.00ns)   --->   "%arr2_1_addr_2 = getelementptr [17 x i4]* @arr2_1, i64 0, i64 %zext_ln499_1" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 623 'getelementptr' 'arr2_1_addr_2' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_41 : Operation 624 [2/2] (2.66ns)   --->   "%arr2_1_load_2 = load i4* %arr2_1_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 624 'load' 'arr2_1_load_2' <Predicate = (!icmp_ln498)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_41 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln499_1 = trunc i18 %mulCarry66_0 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 625 'trunc' 'trunc_ln499_1' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_41 : Operation 626 [1/1] (0.00ns)   --->   "br label %.preheader139"   --->   Operation 626 'br' <Predicate = (icmp_ln498)> <Delay = 0.00>

State 42 <SV = 30> <Delay = 7.32>
ST_42 : Operation 627 [1/2] (2.66ns)   --->   "%arr2_1_load_2 = load i4* %arr2_1_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 627 'load' 'arr2_1_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_42 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln499 = sext i4 %arr2_1_load_2 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 628 'sext' 'sext_ln499' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln499_2 = zext i8 %sext_ln499 to i17" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 629 'zext' 'zext_ln499_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 630 [1/1] (3.05ns)   --->   "%mul_ln499 = mul i17 %sext_ln521, %zext_ln499_2" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 630 'mul' 'mul_ln499' <Predicate = true> <Delay = 3.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln499_1 = sext i17 %mul_ln499 to i26" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 631 'sext' 'sext_ln499_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln499 = trunc i17 %mul_ln499 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 632 'trunc' 'trunc_ln499' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i24 %sext_ln498 to i26" [poly1305/.apc/.src/poly1305_hw.cpp:498]   --->   Operation 633 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 634 [1/1] (1.61ns)   --->   "%mulTemp_5 = add i26 %zext_ln498, %sext_ln499_1" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 634 'add' 'mulTemp_5' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 635 [1/1] (1.39ns)   --->   "%add_ln499_1 = add i8 %trunc_ln499, %trunc_ln499_1" [poly1305/.apc/.src/poly1305_hw.cpp:499]   --->   Operation 635 'add' 'add_ln499_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_28 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_5, i32 8, i32 25)" [poly1305/.apc/.src/poly1305_hw.cpp:500]   --->   Operation 636 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_5, i32 8, i32 25)" [poly1305/.apc/.src/poly1305_hw.cpp:501]   --->   Operation 637 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>

State 43 <SV = 31> <Delay = 5.19>
ST_43 : Operation 638 [1/1] (1.44ns)   --->   "%icmp_ln500 = icmp sgt i18 %tmp_28, 0" [poly1305/.apc/.src/poly1305_hw.cpp:500]   --->   Operation 638 'icmp' 'icmp_ln500' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 639 [1/1] (0.51ns)   --->   "%mulCarry_6 = select i1 %icmp_ln500, i18 %trunc_ln5, i18 0" [poly1305/.apc/.src/poly1305_hw.cpp:500]   --->   Operation 639 'select' 'mulCarry_6' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln500 = sext i18 %mulCarry_6 to i24" [poly1305/.apc/.src/poly1305_hw.cpp:500]   --->   Operation 640 'sext' 'sext_ln500' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i24 %sext_ln500 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:500]   --->   Operation 641 'zext' 'zext_ln500' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 642 [1/1] (1.12ns)   --->   "%icmp_ln507 = icmp ne i5 %j67_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:507]   --->   Operation 642 'icmp' 'icmp_ln507' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 643 [1/1] (1.44ns)   --->   "%icmp_ln507_1 = icmp eq i18 %mulCarry_6, 0" [poly1305/.apc/.src/poly1305_hw.cpp:507]   --->   Operation 643 'icmp' 'icmp_ln507_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 644 [1/1] (0.61ns)   --->   "%or_ln507 = or i1 %icmp_ln507, %icmp_ln507_1" [poly1305/.apc/.src/poly1305_hw.cpp:507]   --->   Operation 644 'or' 'or_ln507' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 645 [1/1] (1.18ns)   --->   "br i1 %or_ln507, label %._crit_edge236_ifconv, label %61" [poly1305/.apc/.src/poly1305_hw.cpp:507]   --->   Operation 645 'br' <Predicate = true> <Delay = 1.18>
ST_43 : Operation 646 [1/1] (2.66ns)   --->   "store i32 %zext_ln500, i32* %temp_1_addr_2, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:508]   --->   Operation 646 'store' <Predicate = (!or_ln507)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_43 : Operation 647 [1/1] (1.18ns)   --->   "br label %._crit_edge236_ifconv" [poly1305/.apc/.src/poly1305_hw.cpp:510]   --->   Operation 647 'br' <Predicate = (!or_ln507)> <Delay = 1.18>
ST_43 : Operation 648 [1/1] (1.36ns)   --->   "%add_ln512 = add i5 %j67_0, %zext_ln496" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 648 'add' 'add_ln512' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln512_1 = zext i5 %add_ln512 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 649 'zext' 'zext_ln512_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 650 [1/1] (0.00ns)   --->   "%temp_1_addr_3 = getelementptr inbounds [40 x i32]* %temp_1, i64 0, i64 %zext_ln512_1" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 650 'getelementptr' 'temp_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 651 [2/2] (2.66ns)   --->   "%temp_1_load_1 = load i32* %temp_1_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 651 'load' 'temp_1_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 44 <SV = 32> <Delay = 8.00>
ST_44 : Operation 652 [1/1] (0.00ns)   --->   "%mulCarry66_2 = phi i18 [ 0, %61 ], [ %mulCarry_6, %._crit_edge235 ]"   --->   Operation 652 'phi' 'mulCarry66_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln512 = zext i8 %add_ln499_1 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 653 'zext' 'zext_ln512' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 654 [1/2] (2.66ns)   --->   "%temp_1_load_1 = load i32* %temp_1_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 654 'load' 'temp_1_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_44 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln512_2 = zext i8 %addCarry34_7 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 655 'zext' 'zext_ln512_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln512_2 = add i8 %add_ln499_1, %addCarry34_7" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 656 'add' 'add_ln512_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 657 [1/1] (1.39ns)   --->   "%add_ln512_1 = add i9 %zext_ln512_2, %zext_ln512" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 657 'add' 'add_ln512_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln512_3 = zext i9 %add_ln512_1 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 658 'zext' 'zext_ln512_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln512 = trunc i32 %temp_1_load_1 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 659 'trunc' 'trunc_ln512' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 660 [1/1] (1.63ns)   --->   "%addTemp_5 = add i32 %temp_1_load_1, %zext_ln512_3" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 660 'add' 'addTemp_5' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 661 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln512_3 = add i8 %add_ln512_2, %trunc_ln512" [poly1305/.apc/.src/poly1305_hw.cpp:512]   --->   Operation 661 'add' 'add_ln512_3' <Predicate = true> <Delay = 2.42> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_30 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %addTemp_5, i32 8, i32 31)" [poly1305/.apc/.src/poly1305_hw.cpp:513]   --->   Operation 662 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 663 [1/1] (1.49ns)   --->   "%icmp_ln513 = icmp sgt i24 %tmp_30, 0" [poly1305/.apc/.src/poly1305_hw.cpp:513]   --->   Operation 663 'icmp' 'icmp_ln513' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 664 [1/1] (0.00ns)   --->   "%addCarry_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %addTemp_5, i32 8, i32 15)" [poly1305/.apc/.src/poly1305_hw.cpp:514]   --->   Operation 664 'partselect' 'addCarry_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 665 [1/1] (0.47ns)   --->   "%select_ln513 = select i1 %icmp_ln513, i8 %addCarry_4, i8 0" [poly1305/.apc/.src/poly1305_hw.cpp:513]   --->   Operation 665 'select' 'select_ln513' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i8 %add_ln512_3 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:519]   --->   Operation 666 'zext' 'zext_ln519' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 667 [1/1] (2.66ns)   --->   "store i32 %zext_ln519, i32* %temp_1_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:519]   --->   Operation 667 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_44 : Operation 668 [1/1] (1.12ns)   --->   "%icmp_ln521_1 = icmp eq i8 %select_ln513, 0" [poly1305/.apc/.src/poly1305_hw.cpp:521]   --->   Operation 668 'icmp' 'icmp_ln521_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node or_ln521_1)   --->   "%or_ln521 = or i1 %icmp_ln521, %icmp_ln521_1" [poly1305/.apc/.src/poly1305_hw.cpp:521]   --->   Operation 669 'or' 'or_ln521' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 670 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln521_1 = or i1 %or_ln521, %icmp_ln507" [poly1305/.apc/.src/poly1305_hw.cpp:521]   --->   Operation 670 'or' 'or_ln521_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 33> <Delay = 1.18>
ST_45 : Operation 671 [1/1] (1.18ns)   --->   "br i1 %or_ln521_1, label %.preheader138.backedge, label %62" [poly1305/.apc/.src/poly1305_hw.cpp:521]   --->   Operation 671 'br' <Predicate = true> <Delay = 1.18>

State 46 <SV = 34> <Delay = 2.66>
ST_46 : Operation 672 [2/2] (2.66ns)   --->   "%temp_1_load_2 = load i32* %temp_1_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:522]   --->   Operation 672 'load' 'temp_1_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 47 <SV = 35> <Delay = 6.95>
ST_47 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i8 %select_ln513 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:522]   --->   Operation 673 'zext' 'zext_ln522' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 674 [1/2] (2.66ns)   --->   "%temp_1_load_2 = load i32* %temp_1_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:522]   --->   Operation 674 'load' 'temp_1_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_47 : Operation 675 [1/1] (1.63ns)   --->   "%add_ln522_1 = add nsw i32 %temp_1_load_2, %zext_ln522" [poly1305/.apc/.src/poly1305_hw.cpp:522]   --->   Operation 675 'add' 'add_ln522_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 676 [1/1] (2.66ns)   --->   "store i32 %add_ln522_1, i32* %temp_1_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:522]   --->   Operation 676 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_47 : Operation 677 [1/1] (1.18ns)   --->   "br label %.preheader138.backedge" [poly1305/.apc/.src/poly1305_hw.cpp:524]   --->   Operation 677 'br' <Predicate = true> <Delay = 1.18>

State 48 <SV = 36> <Delay = 0.00>
ST_48 : Operation 678 [1/1] (0.00ns)   --->   "%addCarry34_7_be = phi i8 [ 0, %62 ], [ %select_ln513, %._crit_edge236_ifconv ]" [poly1305/.apc/.src/poly1305_hw.cpp:513]   --->   Operation 678 'phi' 'addCarry34_7_be' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 679 [1/1] (0.00ns)   --->   "br label %.preheader138"   --->   Operation 679 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 28> <Delay = 2.66>
ST_49 : Operation 680 [1/1] (0.00ns)   --->   "%i70_0 = phi i6 [ %trunc_ln528, %65 ], [ 0, %.preheader263.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:528]   --->   Operation 680 'phi' 'i70_0' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_49 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln528 = zext i6 %i70_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:528]   --->   Operation 681 'zext' 'zext_ln528' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_49 : Operation 682 [1/1] (1.12ns)   --->   "%icmp_ln528 = icmp eq i7 %zext_ln528, %sub_ln472" [poly1305/.apc/.src/poly1305_hw.cpp:528]   --->   Operation 682 'icmp' 'icmp_ln528' <Predicate = (!icmp_ln476)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 683 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 63, i64 0)"   --->   Operation 683 'speclooptripcount' 'empty_55' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_49 : Operation 684 [1/1] (1.37ns)   --->   "%i_67 = add i7 1, %zext_ln528" [poly1305/.apc/.src/poly1305_hw.cpp:528]   --->   Operation 684 'add' 'i_67' <Predicate = (!icmp_ln476)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln528 = trunc i7 %i_67 to i6" [poly1305/.apc/.src/poly1305_hw.cpp:528]   --->   Operation 685 'trunc' 'trunc_ln528' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_49 : Operation 686 [1/1] (0.00ns)   --->   "br i1 %icmp_ln528, label %.loopexit137.loopexit, label %63" [poly1305/.apc/.src/poly1305_hw.cpp:528]   --->   Operation 686 'br' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_49 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln529 = zext i6 %i70_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:529]   --->   Operation 687 'zext' 'zext_ln529' <Predicate = (!icmp_ln476 & !icmp_ln528)> <Delay = 0.00>
ST_49 : Operation 688 [1/1] (0.00ns)   --->   "%arr1_1_addr_6 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln529" [poly1305/.apc/.src/poly1305_hw.cpp:529]   --->   Operation 688 'getelementptr' 'arr1_1_addr_6' <Predicate = (!icmp_ln476 & !icmp_ln528)> <Delay = 0.00>
ST_49 : Operation 689 [2/2] (2.66ns)   --->   "%arr1_1_load_5 = load i32* %arr1_1_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:529]   --->   Operation 689 'load' 'arr1_1_load_5' <Predicate = (!icmp_ln476 & !icmp_ln528)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_49 : Operation 690 [1/1] (0.00ns)   --->   "%temp_1_addr_1 = getelementptr inbounds [40 x i32]* %temp_1, i64 0, i64 %zext_ln529" [poly1305/.apc/.src/poly1305_hw.cpp:529]   --->   Operation 690 'getelementptr' 'temp_1_addr_1' <Predicate = (!icmp_ln476 & !icmp_ln528)> <Delay = 0.00>
ST_49 : Operation 691 [2/2] (2.66ns)   --->   "%temp_1_load = load i32* %temp_1_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:529]   --->   Operation 691 'load' 'temp_1_load' <Predicate = (!icmp_ln476 & !icmp_ln528)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_49 : Operation 692 [1/1] (0.00ns)   --->   "br label %.loopexit137"   --->   Operation 692 'br' <Predicate = (!icmp_ln476 & icmp_ln528)> <Delay = 0.00>
ST_49 : Operation 693 [1/1] (1.18ns)   --->   "br label %66" [poly1305/.apc/.src/poly1305_hw.cpp:541]   --->   Operation 693 'br' <Predicate = (icmp_ln528) | (icmp_ln476)> <Delay = 1.18>

State 50 <SV = 29> <Delay = 5.41>
ST_50 : Operation 694 [1/2] (2.66ns)   --->   "%arr1_1_load_5 = load i32* %arr1_1_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:529]   --->   Operation 694 'load' 'arr1_1_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_50 : Operation 695 [1/2] (2.66ns)   --->   "%temp_1_load = load i32* %temp_1_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:529]   --->   Operation 695 'load' 'temp_1_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_50 : Operation 696 [1/1] (1.57ns)   --->   "%icmp_ln529 = icmp slt i32 %arr1_1_load_5, %temp_1_load" [poly1305/.apc/.src/poly1305_hw.cpp:529]   --->   Operation 696 'icmp' 'icmp_ln529' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 697 [1/1] (1.18ns)   --->   "br i1 %icmp_ln529, label %64, label %65" [poly1305/.apc/.src/poly1305_hw.cpp:529]   --->   Operation 697 'br' <Predicate = true> <Delay = 1.18>
ST_50 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i7 %i_67 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:534]   --->   Operation 698 'zext' 'zext_ln534' <Predicate = (icmp_ln529)> <Delay = 0.00>
ST_50 : Operation 699 [1/1] (0.00ns)   --->   "%arr1_1_addr_7 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln534" [poly1305/.apc/.src/poly1305_hw.cpp:534]   --->   Operation 699 'getelementptr' 'arr1_1_addr_7' <Predicate = (icmp_ln529)> <Delay = 0.00>
ST_50 : Operation 700 [2/2] (2.66ns)   --->   "%arr1_1_load_6 = load i32* %arr1_1_addr_7, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:534]   --->   Operation 700 'load' 'arr1_1_load_6' <Predicate = (icmp_ln529)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 51 <SV = 30> <Delay = 6.95>
ST_51 : Operation 701 [1/1] (1.63ns)   --->   "%add_ln533 = add nsw i32 %arr1_1_load_5, 256" [poly1305/.apc/.src/poly1305_hw.cpp:533]   --->   Operation 701 'add' 'add_ln533' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 702 [1/2] (2.66ns)   --->   "%arr1_1_load_6 = load i32* %arr1_1_addr_7, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:534]   --->   Operation 702 'load' 'arr1_1_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_51 : Operation 703 [1/1] (1.63ns)   --->   "%add_ln534 = add nsw i32 %arr1_1_load_6, -1" [poly1305/.apc/.src/poly1305_hw.cpp:534]   --->   Operation 703 'add' 'add_ln534' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 704 [1/1] (2.66ns)   --->   "store i32 %add_ln534, i32* %arr1_1_addr_7, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:534]   --->   Operation 704 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_51 : Operation 705 [1/1] (1.18ns)   --->   "br label %65"   --->   Operation 705 'br' <Predicate = true> <Delay = 1.18>

State 52 <SV = 31> <Delay = 4.29>
ST_52 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node sub_ln535)   --->   "%p_pn196 = phi i32 [ %add_ln533, %64 ], [ %arr1_1_load_5, %63 ]" [poly1305/.apc/.src/poly1305_hw.cpp:533]   --->   Operation 706 'phi' 'p_pn196' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 707 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln535 = sub nsw i32 %p_pn196, %temp_1_load" [poly1305/.apc/.src/poly1305_hw.cpp:535]   --->   Operation 707 'sub' 'sub_ln535' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 708 [1/1] (2.66ns)   --->   "store i32 %sub_ln535, i32* %arr1_1_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:535]   --->   Operation 708 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_52 : Operation 709 [1/1] (0.00ns)   --->   "br label %.preheader263" [poly1305/.apc/.src/poly1305_hw.cpp:528]   --->   Operation 709 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 26> <Delay = 2.66>
ST_53 : Operation 710 [1/1] (0.00ns)   --->   "%i62_0 = phi i5 [ %i_62, %59 ], [ 0, %.preheader141.preheader ]"   --->   Operation 710 'phi' 'i62_0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 711 [1/1] (1.12ns)   --->   "%icmp_ln477 = icmp eq i5 %i62_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:477]   --->   Operation 711 'icmp' 'icmp_ln477' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 712 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 712 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 713 [1/1] (1.36ns)   --->   "%i_62 = add i5 %i62_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:477]   --->   Operation 713 'add' 'i_62' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 714 [1/1] (0.00ns)   --->   "br i1 %icmp_ln477, label %.loopexit137.loopexit113, label %57" [poly1305/.apc/.src/poly1305_hw.cpp:477]   --->   Operation 714 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln478 = zext i5 %i62_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:478]   --->   Operation 715 'zext' 'zext_ln478' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_53 : Operation 716 [1/1] (0.00ns)   --->   "%arr1_1_addr_4 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln478" [poly1305/.apc/.src/poly1305_hw.cpp:478]   --->   Operation 716 'getelementptr' 'arr1_1_addr_4' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_53 : Operation 717 [2/2] (2.66ns)   --->   "%arr1_1_load_3 = load i32* %arr1_1_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:478]   --->   Operation 717 'load' 'arr1_1_load_3' <Predicate = (!icmp_ln477)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_53 : Operation 718 [1/1] (0.00ns)   --->   "%arr2_1_addr_1 = getelementptr [17 x i4]* @arr2_1, i64 0, i64 %zext_ln478" [poly1305/.apc/.src/poly1305_hw.cpp:478]   --->   Operation 718 'getelementptr' 'arr2_1_addr_1' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_53 : Operation 719 [2/2] (2.66ns)   --->   "%arr2_1_load_1 = load i4* %arr2_1_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:478]   --->   Operation 719 'load' 'arr2_1_load_1' <Predicate = (!icmp_ln477)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_53 : Operation 720 [1/1] (0.00ns)   --->   "br label %.loopexit137"   --->   Operation 720 'br' <Predicate = (icmp_ln477)> <Delay = 0.00>

State 54 <SV = 27> <Delay = 5.41>
ST_54 : Operation 721 [1/2] (2.66ns)   --->   "%arr1_1_load_3 = load i32* %arr1_1_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:478]   --->   Operation 721 'load' 'arr1_1_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_54 : Operation 722 [1/2] (2.66ns)   --->   "%arr2_1_load_1 = load i4* %arr2_1_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:478]   --->   Operation 722 'load' 'arr2_1_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_54 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln478 = sext i4 %arr2_1_load_1 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:478]   --->   Operation 723 'sext' 'sext_ln478' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln478_1 = zext i8 %sext_ln478 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:478]   --->   Operation 724 'zext' 'zext_ln478_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 725 [1/1] (1.57ns)   --->   "%icmp_ln478 = icmp slt i32 %arr1_1_load_3, %zext_ln478_1" [poly1305/.apc/.src/poly1305_hw.cpp:478]   --->   Operation 725 'icmp' 'icmp_ln478' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 726 [1/1] (1.18ns)   --->   "br i1 %icmp_ln478, label %58, label %59" [poly1305/.apc/.src/poly1305_hw.cpp:478]   --->   Operation 726 'br' <Predicate = true> <Delay = 1.18>
ST_54 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln483 = zext i5 %i_62 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:483]   --->   Operation 727 'zext' 'zext_ln483' <Predicate = (icmp_ln478)> <Delay = 0.00>
ST_54 : Operation 728 [1/1] (0.00ns)   --->   "%arr1_1_addr_5 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln483" [poly1305/.apc/.src/poly1305_hw.cpp:483]   --->   Operation 728 'getelementptr' 'arr1_1_addr_5' <Predicate = (icmp_ln478)> <Delay = 0.00>
ST_54 : Operation 729 [2/2] (2.66ns)   --->   "%arr1_1_load_4 = load i32* %arr1_1_addr_5, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:483]   --->   Operation 729 'load' 'arr1_1_load_4' <Predicate = (icmp_ln478)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 55 <SV = 28> <Delay = 6.95>
ST_55 : Operation 730 [1/1] (1.63ns)   --->   "%add_ln482 = add nsw i32 %arr1_1_load_3, 256" [poly1305/.apc/.src/poly1305_hw.cpp:482]   --->   Operation 730 'add' 'add_ln482' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 731 [1/2] (2.66ns)   --->   "%arr1_1_load_4 = load i32* %arr1_1_addr_5, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:483]   --->   Operation 731 'load' 'arr1_1_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_55 : Operation 732 [1/1] (1.63ns)   --->   "%add_ln483 = add nsw i32 %arr1_1_load_4, -1" [poly1305/.apc/.src/poly1305_hw.cpp:483]   --->   Operation 732 'add' 'add_ln483' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 733 [1/1] (2.66ns)   --->   "store i32 %add_ln483, i32* %arr1_1_addr_5, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:483]   --->   Operation 733 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_55 : Operation 734 [1/1] (1.18ns)   --->   "br label %59"   --->   Operation 734 'br' <Predicate = true> <Delay = 1.18>

State 56 <SV = 29> <Delay = 4.29>
ST_56 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node sub_ln484)   --->   "%p_pn198 = phi i32 [ %add_ln482, %58 ], [ %arr1_1_load_3, %57 ]" [poly1305/.apc/.src/poly1305_hw.cpp:482]   --->   Operation 735 'phi' 'p_pn198' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 736 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln484 = sub nsw i32 %p_pn198, %zext_ln478_1" [poly1305/.apc/.src/poly1305_hw.cpp:484]   --->   Operation 736 'sub' 'sub_ln484' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 737 [1/1] (2.66ns)   --->   "store i32 %sub_ln484, i32* %arr1_1_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:484]   --->   Operation 737 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_56 : Operation 738 [1/1] (0.00ns)   --->   "br label %.preheader141" [poly1305/.apc/.src/poly1305_hw.cpp:477]   --->   Operation 738 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 29> <Delay = 2.66>
ST_57 : Operation 739 [1/1] (0.00ns)   --->   "%i71_0 = phi i6 [ 0, %.loopexit137 ], [ %i_70, %._crit_edge239 ]"   --->   Operation 739 'phi' 'i71_0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 740 [1/1] (1.12ns)   --->   "%icmp_ln541 = icmp eq i6 %i71_0, -32" [poly1305/.apc/.src/poly1305_hw.cpp:541]   --->   Operation 740 'icmp' 'icmp_ln541' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 741 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 741 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 742 [1/1] (1.37ns)   --->   "%i_70 = add i6 %i71_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:541]   --->   Operation 742 'add' 'i_70' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 743 [1/1] (0.00ns)   --->   "br i1 %icmp_ln541, label %.preheader136.preheader, label %67" [poly1305/.apc/.src/poly1305_hw.cpp:541]   --->   Operation 743 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln542 = zext i6 %i71_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:542]   --->   Operation 744 'zext' 'zext_ln542' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 745 [1/1] (0.00ns)   --->   "%arr1_1_addr_8 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln542" [poly1305/.apc/.src/poly1305_hw.cpp:542]   --->   Operation 745 'getelementptr' 'arr1_1_addr_8' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 746 [2/2] (2.66ns)   --->   "%arr1_1_load_7 = load i32* %arr1_1_addr_8, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:542]   --->   Operation 746 'load' 'arr1_1_load_7' <Predicate = (!icmp_ln541)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_57 : Operation 747 [1/1] (1.18ns)   --->   "br label %.preheader136" [poly1305/.apc/.src/poly1305_hw.cpp:551]   --->   Operation 747 'br' <Predicate = (icmp_ln541)> <Delay = 1.18>

State 58 <SV = 30> <Delay = 6.95>
ST_58 : Operation 748 [1/2] (2.66ns)   --->   "%arr1_1_load_7 = load i32* %arr1_1_addr_8, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:542]   --->   Operation 748 'load' 'arr1_1_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_58 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %arr1_1_load_7, i32 31)" [poly1305/.apc/.src/poly1305_hw.cpp:542]   --->   Operation 749 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 750 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %68, label %._crit_edge239" [poly1305/.apc/.src/poly1305_hw.cpp:542]   --->   Operation 750 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 751 [1/1] (1.63ns)   --->   "%add_ln543 = add nsw i32 %arr1_1_load_7, 256" [poly1305/.apc/.src/poly1305_hw.cpp:543]   --->   Operation 751 'add' 'add_ln543' <Predicate = (tmp_32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 752 [1/1] (2.66ns)   --->   "store i32 %add_ln543, i32* %arr1_1_addr_8, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:543]   --->   Operation 752 'store' <Predicate = (tmp_32)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_58 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i6 %i_70 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:544]   --->   Operation 753 'zext' 'zext_ln544' <Predicate = (tmp_32)> <Delay = 0.00>
ST_58 : Operation 754 [1/1] (0.00ns)   --->   "%arr1_1_addr_9 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln544" [poly1305/.apc/.src/poly1305_hw.cpp:544]   --->   Operation 754 'getelementptr' 'arr1_1_addr_9' <Predicate = (tmp_32)> <Delay = 0.00>
ST_58 : Operation 755 [2/2] (2.66ns)   --->   "%arr1_1_load_8 = load i32* %arr1_1_addr_9, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:544]   --->   Operation 755 'load' 'arr1_1_load_8' <Predicate = (tmp_32)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 59 <SV = 31> <Delay = 6.95>
ST_59 : Operation 756 [1/2] (2.66ns)   --->   "%arr1_1_load_8 = load i32* %arr1_1_addr_9, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:544]   --->   Operation 756 'load' 'arr1_1_load_8' <Predicate = (tmp_32)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_59 : Operation 757 [1/1] (1.63ns)   --->   "%add_ln544 = add nsw i32 %arr1_1_load_8, -1" [poly1305/.apc/.src/poly1305_hw.cpp:544]   --->   Operation 757 'add' 'add_ln544' <Predicate = (tmp_32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 758 [1/1] (2.66ns)   --->   "store i32 %add_ln544, i32* %arr1_1_addr_9, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:544]   --->   Operation 758 'store' <Predicate = (tmp_32)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_59 : Operation 759 [1/1] (0.00ns)   --->   "br label %._crit_edge239" [poly1305/.apc/.src/poly1305_hw.cpp:545]   --->   Operation 759 'br' <Predicate = (tmp_32)> <Delay = 0.00>
ST_59 : Operation 760 [1/1] (0.00ns)   --->   "br label %66" [poly1305/.apc/.src/poly1305_hw.cpp:541]   --->   Operation 760 'br' <Predicate = true> <Delay = 0.00>

State 60 <SV = 30> <Delay = 2.66>
ST_60 : Operation 761 [1/1] (0.00ns)   --->   "%i72_0 = phi i7 [ %i_72, %70 ], [ 32, %.preheader136.preheader ]"   --->   Operation 761 'phi' 'i72_0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 762 [1/1] (0.00ns)   --->   "%arr1Zeroes53_3 = phi i6 [ %arr1Zeroes_10, %70 ], [ 0, %.preheader136.preheader ]"   --->   Operation 762 'phi' 'arr1Zeroes53_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln551 = sext i7 %i72_0 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:551]   --->   Operation 763 'sext' 'sext_ln551' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i72_0, i32 6)" [poly1305/.apc/.src/poly1305_hw.cpp:551]   --->   Operation 764 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 765 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)"   --->   Operation 765 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 766 [1/1] (1.37ns)   --->   "%arr1Zeroes_10 = add i6 %arr1Zeroes53_3, 1" [poly1305/.apc/.src/poly1305_hw.cpp:553]   --->   Operation 766 'add' 'arr1Zeroes_10' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 767 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %.loopexit48, label %69" [poly1305/.apc/.src/poly1305_hw.cpp:551]   --->   Operation 767 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i32 %sext_ln551 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:552]   --->   Operation 768 'zext' 'zext_ln552' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_60 : Operation 769 [1/1] (0.00ns)   --->   "%arr1_1_addr_10 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln552" [poly1305/.apc/.src/poly1305_hw.cpp:552]   --->   Operation 769 'getelementptr' 'arr1_1_addr_10' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_60 : Operation 770 [2/2] (2.66ns)   --->   "%arr1_1_load_9 = load i32* %arr1_1_addr_10, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:552]   --->   Operation 770 'load' 'arr1_1_load_9' <Predicate = (!tmp_34)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 61 <SV = 31> <Delay = 4.23>
ST_61 : Operation 771 [1/2] (2.66ns)   --->   "%arr1_1_load_9 = load i32* %arr1_1_addr_10, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:552]   --->   Operation 771 'load' 'arr1_1_load_9' <Predicate = (!tmp_34)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_61 : Operation 772 [1/1] (1.57ns)   --->   "%icmp_ln552 = icmp eq i32 %arr1_1_load_9, 0" [poly1305/.apc/.src/poly1305_hw.cpp:552]   --->   Operation 772 'icmp' 'icmp_ln552' <Predicate = (!tmp_34)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 773 [1/1] (0.00ns)   --->   "br i1 %icmp_ln552, label %70, label %.loopexit48" [poly1305/.apc/.src/poly1305_hw.cpp:552]   --->   Operation 773 'br' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_61 : Operation 774 [1/1] (1.38ns)   --->   "%i_72 = add i7 %i72_0, -1" [poly1305/.apc/.src/poly1305_hw.cpp:551]   --->   Operation 774 'add' 'i_72' <Predicate = (!tmp_34 & icmp_ln552)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 775 [1/1] (0.00ns)   --->   "br label %.preheader136" [poly1305/.apc/.src/poly1305_hw.cpp:551]   --->   Operation 775 'br' <Predicate = (!tmp_34 & icmp_ln552)> <Delay = 0.00>
ST_61 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln551 = zext i6 %arr1Zeroes53_3 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:551]   --->   Operation 776 'zext' 'zext_ln551' <Predicate = (!icmp_ln552) | (tmp_34)> <Delay = 0.00>
ST_61 : Operation 777 [1/1] (1.37ns)   --->   "%sub_ln565 = sub i6 -31, %arr1Zeroes53_3" [poly1305/.apc/.src/poly1305_hw.cpp:565]   --->   Operation 777 'sub' 'sub_ln565' <Predicate = (!icmp_ln552) | (tmp_34)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln565 = zext i6 %sub_ln565 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:565]   --->   Operation 778 'zext' 'zext_ln565' <Predicate = (!icmp_ln552) | (tmp_34)> <Delay = 0.00>
ST_61 : Operation 779 [1/1] (1.12ns)   --->   "%icmp_ln565 = icmp ugt i6 %sub_ln565, 17" [poly1305/.apc/.src/poly1305_hw.cpp:565]   --->   Operation 779 'icmp' 'icmp_ln565' <Predicate = (!icmp_ln552) | (tmp_34)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 780 [1/1] (1.23ns)   --->   "br i1 %icmp_ln565, label %.loopexit46, label %71" [poly1305/.apc/.src/poly1305_hw.cpp:565]   --->   Operation 780 'br' <Predicate = (!icmp_ln552) | (tmp_34)> <Delay = 1.23>
ST_61 : Operation 781 [1/1] (1.12ns)   --->   "%icmp_ln568 = icmp ult i6 %sub_ln565, 17" [poly1305/.apc/.src/poly1305_hw.cpp:568]   --->   Operation 781 'icmp' 'icmp_ln568' <Predicate = (!icmp_ln552 & !icmp_ln565) | (tmp_34 & !icmp_ln565)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 782 [1/1] (1.23ns)   --->   "br i1 %icmp_ln568, label %.loopexit46, label %._crit_edge243.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:568]   --->   Operation 782 'br' <Predicate = (!icmp_ln552 & !icmp_ln565) | (tmp_34 & !icmp_ln565)> <Delay = 1.23>
ST_61 : Operation 783 [1/1] (1.18ns)   --->   "br label %._crit_edge243" [poly1305/.apc/.src/poly1305_hw.cpp:572]   --->   Operation 783 'br' <Predicate = (!icmp_ln552 & !icmp_ln565 & !icmp_ln568) | (tmp_34 & !icmp_ln565 & !icmp_ln568)> <Delay = 1.18>

State 62 <SV = 32> <Delay = 4.04>
ST_62 : Operation 784 [1/1] (0.00ns)   --->   "%i74_0_in = phi i7 [ %i_74, %73 ], [ %zext_ln565, %._crit_edge243.preheader ]"   --->   Operation 784 'phi' 'i74_0_in' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 785 [1/1] (0.00ns)   --->   "%boolean52_6 = phi i32 [ 0, %73 ], [ %boolean52_5, %._crit_edge243.preheader ]"   --->   Operation 785 'phi' 'boolean52_6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 786 [1/1] (1.38ns)   --->   "%i_74 = add i7 %i74_0_in, -1" [poly1305/.apc/.src/poly1305_hw.cpp:572]   --->   Operation 786 'add' 'i_74' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln572 = sext i7 %i_74 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:572]   --->   Operation 787 'sext' 'sext_ln572' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 788 [1/1] (1.12ns)   --->   "%icmp_ln572 = icmp sgt i7 %i74_0_in, 0" [poly1305/.apc/.src/poly1305_hw.cpp:572]   --->   Operation 788 'icmp' 'icmp_ln572' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 789 [1/1] (1.23ns)   --->   "br i1 %icmp_ln572, label %72, label %.loopexit46.loopexit" [poly1305/.apc/.src/poly1305_hw.cpp:572]   --->   Operation 789 'br' <Predicate = true> <Delay = 1.23>
ST_62 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i32 %sext_ln572 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:573]   --->   Operation 790 'zext' 'zext_ln573' <Predicate = (icmp_ln572)> <Delay = 0.00>
ST_62 : Operation 791 [1/1] (0.00ns)   --->   "%arr1_1_addr_11 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln573" [poly1305/.apc/.src/poly1305_hw.cpp:573]   --->   Operation 791 'getelementptr' 'arr1_1_addr_11' <Predicate = (icmp_ln572)> <Delay = 0.00>
ST_62 : Operation 792 [2/2] (2.66ns)   --->   "%arr1_1_load_10 = load i32* %arr1_1_addr_11, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:573]   --->   Operation 792 'load' 'arr1_1_load_10' <Predicate = (icmp_ln572)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_62 : Operation 793 [1/1] (0.00ns)   --->   "%arr2_1_addr_3 = getelementptr [17 x i4]* @arr2_1, i64 0, i64 %zext_ln573" [poly1305/.apc/.src/poly1305_hw.cpp:573]   --->   Operation 793 'getelementptr' 'arr2_1_addr_3' <Predicate = (icmp_ln572)> <Delay = 0.00>
ST_62 : Operation 794 [2/2] (2.66ns)   --->   "%arr2_1_load_3 = load i4* %arr2_1_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:573]   --->   Operation 794 'load' 'arr2_1_load_3' <Predicate = (icmp_ln572)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>

State 63 <SV = 33> <Delay = 5.47>
ST_63 : Operation 795 [1/2] (2.66ns)   --->   "%arr1_1_load_10 = load i32* %arr1_1_addr_11, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:573]   --->   Operation 795 'load' 'arr1_1_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_63 : Operation 796 [1/2] (2.66ns)   --->   "%arr2_1_load_3 = load i4* %arr2_1_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:573]   --->   Operation 796 'load' 'arr2_1_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_63 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln573 = sext i4 %arr2_1_load_3 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:573]   --->   Operation 797 'sext' 'sext_ln573' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln573_1 = zext i8 %sext_ln573 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:573]   --->   Operation 798 'zext' 'zext_ln573_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 799 [1/1] (1.57ns)   --->   "%icmp_ln573 = icmp sgt i32 %arr1_1_load_10, %zext_ln573_1" [poly1305/.apc/.src/poly1305_hw.cpp:573]   --->   Operation 799 'icmp' 'icmp_ln573' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 800 [1/1] (1.23ns)   --->   "br i1 %icmp_ln573, label %.loopexit46.loopexit, label %73" [poly1305/.apc/.src/poly1305_hw.cpp:573]   --->   Operation 800 'br' <Predicate = true> <Delay = 1.23>
ST_63 : Operation 801 [1/1] (1.57ns)   --->   "%icmp_ln577 = icmp slt i32 %arr1_1_load_10, %zext_ln573_1" [poly1305/.apc/.src/poly1305_hw.cpp:577]   --->   Operation 801 'icmp' 'icmp_ln577' <Predicate = (!icmp_ln573)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 802 [1/1] (1.23ns)   --->   "br i1 %icmp_ln577, label %.loopexit46.loopexit, label %._crit_edge243" [poly1305/.apc/.src/poly1305_hw.cpp:577]   --->   Operation 802 'br' <Predicate = (!icmp_ln573)> <Delay = 1.23>

State 64 <SV = 34> <Delay = 3.60>
ST_64 : Operation 803 [1/1] (0.00ns)   --->   "%boolean52_9_ph = phi i32 [ %boolean52_6, %._crit_edge243 ], [ 1, %72 ], [ -1, %73 ]"   --->   Operation 803 'phi' 'boolean52_9_ph' <Predicate = (!icmp_ln469 & !tmp_22 & !icmp_ln565 & !icmp_ln568)> <Delay = 0.00>
ST_64 : Operation 804 [1/1] (1.23ns)   --->   "br label %.loopexit46"   --->   Operation 804 'br' <Predicate = (!icmp_ln469 & !tmp_22 & !icmp_ln565 & !icmp_ln568)> <Delay = 1.23>
ST_64 : Operation 805 [1/1] (0.00ns)   --->   "%boolean52_9 = phi i32 [ 1, %.loopexit48 ], [ -1, %71 ], [ %boolean52_9_ph, %.loopexit46.loopexit ]"   --->   Operation 805 'phi' 'boolean52_9' <Predicate = (!icmp_ln469 & !tmp_22)> <Delay = 0.00>
ST_64 : Operation 806 [1/1] (1.12ns)   --->   "%icmp_ln586 = icmp eq i6 %arr1Zeroes53_3, -31" [poly1305/.apc/.src/poly1305_hw.cpp:586]   --->   Operation 806 'icmp' 'icmp_ln586' <Predicate = (!icmp_ln469 & !tmp_22)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 807 [1/1] (1.18ns)   --->   "br i1 %icmp_ln586, label %.loopexit49.loopexit, label %.preheader144" [poly1305/.apc/.src/poly1305_hw.cpp:586]   --->   Operation 807 'br' <Predicate = (!icmp_ln469 & !tmp_22)> <Delay = 1.18>
ST_64 : Operation 808 [1/1] (0.00ns)   --->   "%boolean52_11_ph = phi i32 [ %boolean52_9, %.loopexit46 ], [ %boolean52_5, %.preheader144 ]"   --->   Operation 808 'phi' 'boolean52_11_ph' <Predicate = (!icmp_ln469 & icmp_ln586) | (!icmp_ln469 & tmp_22)> <Delay = 0.00>
ST_64 : Operation 809 [1/1] (1.18ns)   --->   "br label %.loopexit49"   --->   Operation 809 'br' <Predicate = (!icmp_ln469 & icmp_ln586) | (!icmp_ln469 & tmp_22)> <Delay = 1.18>
ST_64 : Operation 810 [1/1] (0.00ns)   --->   "%boolean52_11 = phi i32 [ %boolean52_4, %.loopexit51 ], [ %boolean52_11_ph, %.loopexit49.loopexit ]"   --->   Operation 810 'phi' 'boolean52_11' <Predicate = (icmp_ln586) | (tmp_22) | (icmp_ln469)> <Delay = 0.00>
ST_64 : Operation 811 [1/1] (1.18ns)   --->   "br label %74" [poly1305/.apc/.src/poly1305_hw.cpp:593]   --->   Operation 811 'br' <Predicate = (icmp_ln586) | (tmp_22) | (icmp_ln469)> <Delay = 1.18>

State 65 <SV = 35> <Delay = 2.66>
ST_65 : Operation 812 [1/1] (0.00ns)   --->   "%i75_0 = phi i5 [ 0, %.loopexit49 ], [ %i_78, %75 ]"   --->   Operation 812 'phi' 'i75_0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 813 [1/1] (1.12ns)   --->   "%icmp_ln593 = icmp eq i5 %i75_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:593]   --->   Operation 813 'icmp' 'icmp_ln593' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 814 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 814 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 815 [1/1] (1.36ns)   --->   "%i_78 = add i5 %i75_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:593]   --->   Operation 815 'add' 'i_78' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 816 [1/1] (0.00ns)   --->   "br i1 %icmp_ln593, label %.preheader150.loopexit, label %75" [poly1305/.apc/.src/poly1305_hw.cpp:593]   --->   Operation 816 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln594 = zext i5 %i75_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:594]   --->   Operation 817 'zext' 'zext_ln594' <Predicate = (!icmp_ln593)> <Delay = 0.00>
ST_65 : Operation 818 [1/1] (0.00ns)   --->   "%arr1_1_addr_12 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln594" [poly1305/.apc/.src/poly1305_hw.cpp:594]   --->   Operation 818 'getelementptr' 'arr1_1_addr_12' <Predicate = (!icmp_ln593)> <Delay = 0.00>
ST_65 : Operation 819 [2/2] (2.66ns)   --->   "%arr1_1_load_11 = load i32* %arr1_1_addr_12, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:594]   --->   Operation 819 'load' 'arr1_1_load_11' <Predicate = (!icmp_ln593)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_65 : Operation 820 [1/1] (0.00ns)   --->   "br label %.preheader150"   --->   Operation 820 'br' <Predicate = (icmp_ln593)> <Delay = 0.00>

State 66 <SV = 36> <Delay = 4.08>
ST_66 : Operation 821 [1/2] (2.66ns)   --->   "%arr1_1_load_11 = load i32* %arr1_1_addr_12, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:594]   --->   Operation 821 'load' 'arr1_1_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_66 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i32 %arr1_1_load_11 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:594]   --->   Operation 822 'trunc' 'trunc_ln594' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 823 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln594" [poly1305/.apc/.src/poly1305_hw.cpp:594]   --->   Operation 823 'getelementptr' 'acc_addr_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 824 [1/1] (1.42ns)   --->   "store i8 %trunc_ln594, i8* %acc_addr_7, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:594]   --->   Operation 824 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_66 : Operation 825 [1/1] (0.00ns)   --->   "br label %74" [poly1305/.apc/.src/poly1305_hw.cpp:593]   --->   Operation 825 'br' <Predicate = true> <Delay = 0.00>

State 67 <SV = 13> <Delay = 2.66>
ST_67 : Operation 826 [1/1] (0.00ns)   --->   "%i77_0 = phi i4 [ %i_42, %76 ], [ 0, %.preheader135.preheader ]"   --->   Operation 826 'phi' 'i77_0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln603 = zext i4 %i77_0 to i5" [poly1305/.apc/.src/poly1305_hw.cpp:603]   --->   Operation 827 'zext' 'zext_ln603' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 828 [1/1] (1.12ns)   --->   "%icmp_ln603 = icmp slt i5 %zext_ln603, %trunc_ln604" [poly1305/.apc/.src/poly1305_hw.cpp:603]   --->   Operation 828 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 829 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 829 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 830 [1/1] (1.36ns)   --->   "%i_42 = add i4 %i77_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:603]   --->   Operation 830 'add' 'i_42' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 831 [1/1] (0.00ns)   --->   "br i1 %icmp_ln603, label %76, label %77" [poly1305/.apc/.src/poly1305_hw.cpp:603]   --->   Operation 831 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln604_1 = trunc i29 %select_ln49 to i28" [poly1305/.apc/.src/poly1305_hw.cpp:604]   --->   Operation 832 'trunc' 'trunc_ln604_1' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_67 : Operation 833 [1/1] (0.00ns)   --->   "%add_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %trunc_ln604_1, i4 %i77_0)" [poly1305/.apc/.src/poly1305_hw.cpp:604]   --->   Operation 833 'bitconcatenate' 'add_ln' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_67 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln604 = sext i32 %add_ln to i64" [poly1305/.apc/.src/poly1305_hw.cpp:604]   --->   Operation 834 'sext' 'sext_ln604' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_67 : Operation 835 [1/1] (0.00ns)   --->   "%text_addr_3 = getelementptr inbounds [1000 x i8]* %text, i64 0, i64 %sext_ln604" [poly1305/.apc/.src/poly1305_hw.cpp:604]   --->   Operation 835 'getelementptr' 'text_addr_3' <Predicate = (icmp_ln603)> <Delay = 0.00>
ST_67 : Operation 836 [2/2] (2.66ns)   --->   "%text_load_2 = load i8* %text_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:604]   --->   Operation 836 'load' 'text_load_2' <Predicate = (icmp_ln603)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_67 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln606 = sext i32 %select_ln603 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:606]   --->   Operation 837 'sext' 'sext_ln606' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_67 : Operation 838 [1/1] (0.00ns)   --->   "%textBlock_2_addr_1 = getelementptr inbounds [17 x i8]* %textBlock_2, i64 0, i64 %sext_ln606" [poly1305/.apc/.src/poly1305_hw.cpp:606]   --->   Operation 838 'getelementptr' 'textBlock_2_addr_1' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_67 : Operation 839 [1/1] (1.42ns)   --->   "store i8 1, i8* %textBlock_2_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:606]   --->   Operation 839 'store' <Predicate = (!icmp_ln603)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_67 : Operation 840 [1/1] (1.18ns)   --->   "br label %78" [poly1305/.apc/.src/poly1305_hw.cpp:608]   --->   Operation 840 'br' <Predicate = (!icmp_ln603)> <Delay = 1.18>

State 68 <SV = 14> <Delay = 4.08>
ST_68 : Operation 841 [1/2] (2.66ns)   --->   "%text_load_2 = load i8* %text_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:604]   --->   Operation 841 'load' 'text_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_68 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i4 %i77_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:604]   --->   Operation 842 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 843 [1/1] (0.00ns)   --->   "%textBlock_2_addr = getelementptr inbounds [17 x i8]* %textBlock_2, i64 0, i64 %zext_ln604" [poly1305/.apc/.src/poly1305_hw.cpp:604]   --->   Operation 843 'getelementptr' 'textBlock_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 844 [1/1] (1.42ns)   --->   "store i8 %text_load_2, i8* %textBlock_2_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:604]   --->   Operation 844 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_68 : Operation 845 [1/1] (0.00ns)   --->   "br label %.preheader135" [poly1305/.apc/.src/poly1305_hw.cpp:603]   --->   Operation 845 'br' <Predicate = true> <Delay = 0.00>

State 69 <SV = 14> <Delay = 3.20>
ST_69 : Operation 846 [1/1] (0.00ns)   --->   "%i78_0_in = phi i32 [ %select_ln603, %77 ], [ %i_43, %79 ]"   --->   Operation 846 'phi' 'i78_0_in' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 847 [1/1] (1.63ns)   --->   "%i_43 = add nsw i32 %i78_0_in, 1" [poly1305/.apc/.src/poly1305_hw.cpp:608]   --->   Operation 847 'add' 'i_43' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 848 [1/1] (1.57ns)   --->   "%icmp_ln608 = icmp slt i32 %i_43, 17" [poly1305/.apc/.src/poly1305_hw.cpp:608]   --->   Operation 848 'icmp' 'icmp_ln608' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 849 [1/1] (0.00ns)   --->   "br i1 %icmp_ln608, label %79, label %.preheader416.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:608]   --->   Operation 849 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln609 = sext i32 %i_43 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:609]   --->   Operation 850 'sext' 'sext_ln609' <Predicate = (icmp_ln608)> <Delay = 0.00>
ST_69 : Operation 851 [1/1] (0.00ns)   --->   "%textBlock_2_addr_2 = getelementptr inbounds [17 x i8]* %textBlock_2, i64 0, i64 %sext_ln609" [poly1305/.apc/.src/poly1305_hw.cpp:609]   --->   Operation 851 'getelementptr' 'textBlock_2_addr_2' <Predicate = (icmp_ln608)> <Delay = 0.00>
ST_69 : Operation 852 [1/1] (1.42ns)   --->   "store i8 0, i8* %textBlock_2_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:609]   --->   Operation 852 'store' <Predicate = (icmp_ln608)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_69 : Operation 853 [1/1] (0.00ns)   --->   "br label %78" [poly1305/.apc/.src/poly1305_hw.cpp:608]   --->   Operation 853 'br' <Predicate = (icmp_ln608)> <Delay = 0.00>
ST_69 : Operation 854 [1/1] (1.18ns)   --->   "br label %.preheader416" [poly1305/.apc/.src/poly1305_hw.cpp:622]   --->   Operation 854 'br' <Predicate = (!icmp_ln608)> <Delay = 1.18>

State 70 <SV = 15> <Delay = 1.42>
ST_70 : Operation 855 [1/1] (0.00ns)   --->   "%j82_0 = phi i5 [ %j_4, %_ifconv4 ], [ 0, %.preheader416.preheader ]"   --->   Operation 855 'phi' 'j82_0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 856 [1/1] (0.00ns)   --->   "%addCarry80_0 = phi i2 [ %select_ln624, %_ifconv4 ], [ 0, %.preheader416.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:624]   --->   Operation 856 'phi' 'addCarry80_0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 857 [1/1] (1.12ns)   --->   "%icmp_ln622 = icmp eq i5 %j82_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:622]   --->   Operation 857 'icmp' 'icmp_ln622' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 858 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 858 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 859 [1/1] (1.36ns)   --->   "%j_4 = add i5 %j82_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:622]   --->   Operation 859 'add' 'j_4' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 860 [1/1] (0.00ns)   --->   "br i1 %icmp_ln622, label %.preheader415.preheader, label %_ifconv4" [poly1305/.apc/.src/poly1305_hw.cpp:622]   --->   Operation 860 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln623 = zext i5 %j82_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 861 'zext' 'zext_ln623' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_70 : Operation 862 [1/1] (0.00ns)   --->   "%textBlock_2_addr_3 = getelementptr inbounds [17 x i8]* %textBlock_2, i64 0, i64 %zext_ln623" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 862 'getelementptr' 'textBlock_2_addr_3' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_70 : Operation 863 [2/2] (1.42ns)   --->   "%textBlock_2_load = load i8* %textBlock_2_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 863 'load' 'textBlock_2_load' <Predicate = (!icmp_ln622)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_70 : Operation 864 [1/1] (0.00ns)   --->   "%acc_addr_3 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln623" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 864 'getelementptr' 'acc_addr_3' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_70 : Operation 865 [2/2] (1.42ns)   --->   "%acc_load_2 = load i8* %acc_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 865 'load' 'acc_load_2' <Predicate = (!icmp_ln622)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_70 : Operation 866 [1/1] (1.18ns)   --->   "br label %.preheader415" [poly1305/.apc/.src/poly1305_hw.cpp:640]   --->   Operation 866 'br' <Predicate = (icmp_ln622)> <Delay = 1.18>

State 71 <SV = 16> <Delay = 5.47>
ST_71 : Operation 867 [1/2] (1.42ns)   --->   "%textBlock_2_load = load i8* %textBlock_2_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 867 'load' 'textBlock_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_71 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln623_1 = zext i8 %textBlock_2_load to i9" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 868 'zext' 'zext_ln623_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 869 [1/2] (1.42ns)   --->   "%acc_load_2 = load i8* %acc_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 869 'load' 'acc_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_71 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln623_2 = zext i8 %acc_load_2 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 870 'zext' 'zext_ln623_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln623_3 = zext i2 %addCarry80_0 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 871 'zext' 'zext_ln623_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 872 [1/1] (1.39ns)   --->   "%add_ln623 = add i9 %zext_ln623_1, %zext_ln623_2" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 872 'add' 'add_ln623' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln623_4 = zext i9 %add_ln623 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 873 'zext' 'zext_ln623_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 874 [1/1] (1.41ns)   --->   "%sum_2 = add i10 %zext_ln623_4, %zext_ln623_3" [poly1305/.apc/.src/poly1305_hw.cpp:623]   --->   Operation 874 'add' 'sum_2' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_2, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:624]   --->   Operation 875 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 876 [1/1] (0.61ns)   --->   "%icmp_ln624 = icmp ne i2 %tmp_8, 0" [poly1305/.apc/.src/poly1305_hw.cpp:624]   --->   Operation 876 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_2, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:625]   --->   Operation 877 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 878 [1/1] (0.62ns)   --->   "%select_ln624 = select i1 %icmp_ln624, i2 %trunc_ln8, i2 0" [poly1305/.apc/.src/poly1305_hw.cpp:624]   --->   Operation 878 'select' 'select_ln624' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln622 = zext i2 %addCarry80_0 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:622]   --->   Operation 879 'zext' 'zext_ln622' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln630_1 = add i8 %acc_load_2, %zext_ln622" [poly1305/.apc/.src/poly1305_hw.cpp:630]   --->   Operation 880 'add' 'add_ln630_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 881 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln630 = add i8 %add_ln630_1, %textBlock_2_load" [poly1305/.apc/.src/poly1305_hw.cpp:630]   --->   Operation 881 'add' 'add_ln630' <Predicate = true> <Delay = 2.42> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 882 [1/1] (0.00ns)   --->   "%accSum81_addr = getelementptr inbounds [17 x i8]* %accSum81, i64 0, i64 %zext_ln623" [poly1305/.apc/.src/poly1305_hw.cpp:630]   --->   Operation 882 'getelementptr' 'accSum81_addr' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 883 [1/1] (1.42ns)   --->   "store i8 %add_ln630, i8* %accSum81_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:630]   --->   Operation 883 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_71 : Operation 884 [1/1] (0.00ns)   --->   "br label %.preheader416" [poly1305/.apc/.src/poly1305_hw.cpp:622]   --->   Operation 884 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 16> <Delay = 1.42>
ST_72 : Operation 885 [1/1] (0.00ns)   --->   "%k86_0 = phi i6 [ %k_2, %80 ], [ 0, %.preheader415.preheader ]"   --->   Operation 885 'phi' 'k86_0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 886 [1/1] (1.12ns)   --->   "%icmp_ln640 = icmp eq i6 %k86_0, -31" [poly1305/.apc/.src/poly1305_hw.cpp:640]   --->   Operation 886 'icmp' 'icmp_ln640' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 887 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)"   --->   Operation 887 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 888 [1/1] (1.37ns)   --->   "%k_2 = add i6 %k86_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:640]   --->   Operation 888 'add' 'k_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 889 [1/1] (0.00ns)   --->   "br i1 %icmp_ln640, label %.preheader132.preheader, label %80" [poly1305/.apc/.src/poly1305_hw.cpp:640]   --->   Operation 889 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln641 = zext i6 %k86_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:641]   --->   Operation 890 'zext' 'zext_ln641' <Predicate = (!icmp_ln640)> <Delay = 0.00>
ST_72 : Operation 891 [1/1] (0.00ns)   --->   "%mul_2_addr = getelementptr inbounds [33 x i8]* %mul_2, i64 0, i64 %zext_ln641" [poly1305/.apc/.src/poly1305_hw.cpp:641]   --->   Operation 891 'getelementptr' 'mul_2_addr' <Predicate = (!icmp_ln640)> <Delay = 0.00>
ST_72 : Operation 892 [1/1] (1.42ns)   --->   "store i8 0, i8* %mul_2_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:641]   --->   Operation 892 'store' <Predicate = (!icmp_ln640)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_72 : Operation 893 [1/1] (0.00ns)   --->   "br label %.preheader415" [poly1305/.apc/.src/poly1305_hw.cpp:640]   --->   Operation 893 'br' <Predicate = (!icmp_ln640)> <Delay = 0.00>
ST_72 : Operation 894 [1/1] (0.00ns)   --->   "%addCarry80_2 = alloca i8"   --->   Operation 894 'alloca' 'addCarry80_2' <Predicate = (icmp_ln640)> <Delay = 0.00>
ST_72 : Operation 895 [1/1] (0.00ns)   --->   "%mul_2_addr_1 = getelementptr inbounds [33 x i8]* %mul_2, i64 0, i64 32" [poly1305/.apc/.src/poly1305_hw.cpp:671]   --->   Operation 895 'getelementptr' 'mul_2_addr_1' <Predicate = (icmp_ln640)> <Delay = 0.00>
ST_72 : Operation 896 [1/1] (1.18ns)   --->   "store i8 0, i8* %addCarry80_2" [poly1305/.apc/.src/poly1305_hw.cpp:645]   --->   Operation 896 'store' <Predicate = (icmp_ln640)> <Delay = 1.18>
ST_72 : Operation 897 [1/1] (1.18ns)   --->   "br label %.preheader132" [poly1305/.apc/.src/poly1305_hw.cpp:645]   --->   Operation 897 'br' <Predicate = (icmp_ln640)> <Delay = 1.18>

State 73 <SV = 17> <Delay = 1.42>
ST_73 : Operation 898 [1/1] (0.00ns)   --->   "%i87_0 = phi i5 [ 0, %.preheader132.preheader ], [ %i_48, %.preheader132.loopexit ]"   --->   Operation 898 'phi' 'i87_0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln645 = zext i5 %i87_0 to i6" [poly1305/.apc/.src/poly1305_hw.cpp:645]   --->   Operation 899 'zext' 'zext_ln645' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 900 [1/1] (1.12ns)   --->   "%icmp_ln645 = icmp eq i5 %i87_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:645]   --->   Operation 900 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 901 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 901 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 902 [1/1] (1.36ns)   --->   "%i_48 = add i5 %i87_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:671]   --->   Operation 902 'add' 'i_48' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 903 [1/1] (0.00ns)   --->   "br i1 %icmp_ln645, label %.preheader414.preheader, label %.preheader131.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:645]   --->   Operation 903 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln648_3 = zext i5 %i87_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 904 'zext' 'zext_ln648_3' <Predicate = (!icmp_ln645)> <Delay = 0.00>
ST_73 : Operation 905 [1/1] (0.00ns)   --->   "%r_addr_10 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 %zext_ln648_3" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 905 'getelementptr' 'r_addr_10' <Predicate = (!icmp_ln645)> <Delay = 0.00>
ST_73 : Operation 906 [2/2] (1.42ns)   --->   "%r_load_9 = load i8* %r_addr_10, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 906 'load' 'r_load_9' <Predicate = (!icmp_ln645)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_73 : Operation 907 [1/1] (1.18ns)   --->   "br label %.preheader414" [poly1305/.apc/.src/poly1305_hw.cpp:684]   --->   Operation 907 'br' <Predicate = (icmp_ln645)> <Delay = 1.18>

State 74 <SV = 18> <Delay = 1.42>
ST_74 : Operation 908 [1/2] (1.42ns)   --->   "%r_load_9 = load i8* %r_addr_10, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 908 'load' 'r_load_9' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_74 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln648 = zext i8 %r_load_9 to i16" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 909 'zext' 'zext_ln648' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 910 [1/1] (1.12ns)   --->   "%icmp_ln670 = icmp ne i5 %i87_0, 15" [poly1305/.apc/.src/poly1305_hw.cpp:670]   --->   Operation 910 'icmp' 'icmp_ln670' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 911 [1/1] (1.37ns)   --->   "%add_ln657 = add i6 %zext_ln645, 17" [poly1305/.apc/.src/poly1305_hw.cpp:657]   --->   Operation 911 'add' 'add_ln657' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i6 %add_ln657 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:657]   --->   Operation 912 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 913 [1/1] (0.00ns)   --->   "%mul_2_addr_3 = getelementptr inbounds [33 x i8]* %mul_2, i64 0, i64 %zext_ln657" [poly1305/.apc/.src/poly1305_hw.cpp:657]   --->   Operation 913 'getelementptr' 'mul_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 914 [1/1] (1.18ns)   --->   "br label %.preheader131" [poly1305/.apc/.src/poly1305_hw.cpp:647]   --->   Operation 914 'br' <Predicate = true> <Delay = 1.18>

State 75 <SV = 19> <Delay = 1.42>
ST_75 : Operation 915 [1/1] (0.00ns)   --->   "%j89_0 = phi i5 [ %j_7, %._crit_edge248 ], [ 0, %.preheader131.preheader ]"   --->   Operation 915 'phi' 'j89_0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 916 [1/1] (0.00ns)   --->   "%mulCarry88_0 = phi i8 [ %mulCarry88_2, %._crit_edge248 ], [ 0, %.preheader131.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:649]   --->   Operation 916 'phi' 'mulCarry88_0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 917 [1/1] (1.12ns)   --->   "%icmp_ln647 = icmp eq i5 %j89_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:647]   --->   Operation 917 'icmp' 'icmp_ln647' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 918 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 918 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 919 [1/1] (1.36ns)   --->   "%j_7 = add i5 %j89_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:647]   --->   Operation 919 'add' 'j_7' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 920 [1/1] (0.00ns)   --->   "br i1 %icmp_ln647, label %.preheader132.loopexit, label %_ifconv5" [poly1305/.apc/.src/poly1305_hw.cpp:647]   --->   Operation 920 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln648_4 = zext i5 %j89_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 921 'zext' 'zext_ln648_4' <Predicate = (!icmp_ln647)> <Delay = 0.00>
ST_75 : Operation 922 [1/1] (0.00ns)   --->   "%accSum81_addr_1 = getelementptr inbounds [17 x i8]* %accSum81, i64 0, i64 %zext_ln648_4" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 922 'getelementptr' 'accSum81_addr_1' <Predicate = (!icmp_ln647)> <Delay = 0.00>
ST_75 : Operation 923 [2/2] (1.42ns)   --->   "%accSum81_load = load i8* %accSum81_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 923 'load' 'accSum81_load' <Predicate = (!icmp_ln647)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_75 : Operation 924 [1/1] (0.00ns)   --->   "br label %.preheader132"   --->   Operation 924 'br' <Predicate = (icmp_ln647)> <Delay = 0.00>

State 76 <SV = 20> <Delay = 8.61>
ST_76 : Operation 925 [1/2] (1.42ns)   --->   "%accSum81_load = load i8* %accSum81_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 925 'load' 'accSum81_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln648_1 = zext i8 %accSum81_load to i16" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 926 'zext' 'zext_ln648_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 927 [1/1] (2.84ns) (grouped into DSP with root node mulTemp_2)   --->   "%mul_ln648 = mul i16 %zext_ln648_1, %zext_ln648" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 927 'mul' 'mul_ln648' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln648_2 = zext i8 %mulCarry88_0 to i16" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 928 'zext' 'zext_ln648_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 929 [1/1] (2.75ns) (root node of the DSP)   --->   "%mulTemp_2 = add i16 %zext_ln648_2, %mul_ln648" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 929 'add' 'mulTemp_2' <Predicate = true> <Delay = 2.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln648 = trunc i16 %mulTemp_2 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:648]   --->   Operation 930 'trunc' 'trunc_ln648' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp_2, i32 8, i32 15)" [poly1305/.apc/.src/poly1305_hw.cpp:649]   --->   Operation 931 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 932 [1/1] (1.12ns)   --->   "%icmp_ln649 = icmp ne i8 %tmp_15, 0" [poly1305/.apc/.src/poly1305_hw.cpp:649]   --->   Operation 932 'icmp' 'icmp_ln649' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 933 [1/1] (0.00ns)   --->   "%mulCarry_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp_2, i32 8, i32 15)" [poly1305/.apc/.src/poly1305_hw.cpp:650]   --->   Operation 933 'partselect' 'mulCarry_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 934 [1/1] (0.47ns)   --->   "%select_ln649 = select i1 %icmp_ln649, i8 %mulCarry_3, i8 0" [poly1305/.apc/.src/poly1305_hw.cpp:649]   --->   Operation 934 'select' 'select_ln649' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 77 <SV = 21> <Delay = 2.92>
ST_77 : Operation 935 [1/1] (1.12ns)   --->   "%icmp_ln656 = icmp ne i5 %j89_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:656]   --->   Operation 935 'icmp' 'icmp_ln656' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 936 [1/1] (1.12ns)   --->   "%icmp_ln656_1 = icmp eq i8 %select_ln649, 0" [poly1305/.apc/.src/poly1305_hw.cpp:656]   --->   Operation 936 'icmp' 'icmp_ln656_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 937 [1/1] (0.61ns)   --->   "%or_ln656 = or i1 %icmp_ln656, %icmp_ln656_1" [poly1305/.apc/.src/poly1305_hw.cpp:656]   --->   Operation 937 'or' 'or_ln656' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 938 [1/1] (1.18ns)   --->   "br i1 %or_ln656, label %._crit_edge246_ifconv, label %81" [poly1305/.apc/.src/poly1305_hw.cpp:656]   --->   Operation 938 'br' <Predicate = true> <Delay = 1.18>
ST_77 : Operation 939 [1/1] (1.42ns)   --->   "store i8 %select_ln649, i8* %mul_2_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:657]   --->   Operation 939 'store' <Predicate = (!or_ln656)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_77 : Operation 940 [1/1] (1.18ns)   --->   "br label %._crit_edge246_ifconv" [poly1305/.apc/.src/poly1305_hw.cpp:659]   --->   Operation 940 'br' <Predicate = (!or_ln656)> <Delay = 1.18>
ST_77 : Operation 941 [1/1] (1.36ns)   --->   "%add_ln661 = add i5 %j89_0, %i87_0" [poly1305/.apc/.src/poly1305_hw.cpp:661]   --->   Operation 941 'add' 'add_ln661' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln661_1 = zext i5 %add_ln661 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:661]   --->   Operation 942 'zext' 'zext_ln661_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 943 [1/1] (0.00ns)   --->   "%mul_2_addr_4 = getelementptr inbounds [33 x i8]* %mul_2, i64 0, i64 %zext_ln661_1" [poly1305/.apc/.src/poly1305_hw.cpp:661]   --->   Operation 943 'getelementptr' 'mul_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 944 [2/2] (1.42ns)   --->   "%mul_2_load_1 = load i8* %mul_2_addr_4, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:661]   --->   Operation 944 'load' 'mul_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 78 <SV = 22> <Delay = 7.87>
ST_78 : Operation 945 [1/1] (0.00ns)   --->   "%mulCarry88_2 = phi i8 [ 0, %81 ], [ %select_ln649, %_ifconv5 ]" [poly1305/.apc/.src/poly1305_hw.cpp:649]   --->   Operation 945 'phi' 'mulCarry88_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 946 [1/1] (0.00ns)   --->   "%addCarry80_2_load = load i8* %addCarry80_2" [poly1305/.apc/.src/poly1305_hw.cpp:668]   --->   Operation 946 'load' 'addCarry80_2_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln661 = zext i8 %trunc_ln648 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:661]   --->   Operation 947 'zext' 'zext_ln661' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 948 [1/2] (1.42ns)   --->   "%mul_2_load_1 = load i8* %mul_2_addr_4, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:661]   --->   Operation 948 'load' 'mul_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln661_2 = zext i8 %mul_2_load_1 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:661]   --->   Operation 949 'zext' 'zext_ln661_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln661_3 = zext i8 %addCarry80_2_load to i9" [poly1305/.apc/.src/poly1305_hw.cpp:661]   --->   Operation 950 'zext' 'zext_ln661_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 951 [1/1] (1.39ns)   --->   "%add_ln661_1 = add i9 %zext_ln661_3, %zext_ln661_2" [poly1305/.apc/.src/poly1305_hw.cpp:661]   --->   Operation 951 'add' 'add_ln661_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln661_4 = zext i9 %add_ln661_1 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:661]   --->   Operation 952 'zext' 'zext_ln661_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 953 [1/1] (1.41ns)   --->   "%addTemp_2 = add i10 %zext_ln661_4, %zext_ln661" [poly1305/.apc/.src/poly1305_hw.cpp:661]   --->   Operation 953 'add' 'addTemp_2' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp_2, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:662]   --->   Operation 954 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 955 [1/1] (0.61ns)   --->   "%icmp_ln662 = icmp ne i2 %tmp_17, 0" [poly1305/.apc/.src/poly1305_hw.cpp:662]   --->   Operation 955 'icmp' 'icmp_ln662' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp_2, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:663]   --->   Operation 956 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 957 [1/1] (0.62ns)   --->   "%select_ln662 = select i1 %icmp_ln662, i2 %trunc_ln2, i2 0" [poly1305/.apc/.src/poly1305_hw.cpp:662]   --->   Operation 957 'select' 'select_ln662' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i2 %select_ln662 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:662]   --->   Operation 958 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln668_1 = add i8 %addCarry80_2_load, %trunc_ln648" [poly1305/.apc/.src/poly1305_hw.cpp:668]   --->   Operation 959 'add' 'add_ln668_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 960 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln668 = add i8 %add_ln668_1, %mul_2_load_1" [poly1305/.apc/.src/poly1305_hw.cpp:668]   --->   Operation 960 'add' 'add_ln668' <Predicate = true> <Delay = 2.42> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 961 [1/1] (1.42ns)   --->   "store i8 %add_ln668, i8* %mul_2_addr_4, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:668]   --->   Operation 961 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 962 [1/1] (0.61ns)   --->   "%icmp_ln670_1 = icmp eq i2 %select_ln662, 0" [poly1305/.apc/.src/poly1305_hw.cpp:670]   --->   Operation 962 'icmp' 'icmp_ln670_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node or_ln670_1)   --->   "%or_ln670 = or i1 %icmp_ln670, %icmp_ln670_1" [poly1305/.apc/.src/poly1305_hw.cpp:670]   --->   Operation 963 'or' 'or_ln670' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 964 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln670_1 = or i1 %or_ln670, %icmp_ln656" [poly1305/.apc/.src/poly1305_hw.cpp:670]   --->   Operation 964 'or' 'or_ln670_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 965 [1/1] (1.18ns)   --->   "br i1 %or_ln670_1, label %._crit_edge248, label %82" [poly1305/.apc/.src/poly1305_hw.cpp:670]   --->   Operation 965 'br' <Predicate = true> <Delay = 1.18>
ST_78 : Operation 966 [2/2] (1.42ns)   --->   "%mul_2_load_2 = load i8* %mul_2_addr_1, align 16" [poly1305/.apc/.src/poly1305_hw.cpp:671]   --->   Operation 966 'load' 'mul_2_load_2' <Predicate = (!or_ln670_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 79 <SV = 23> <Delay = 4.24>
ST_79 : Operation 967 [1/2] (1.42ns)   --->   "%mul_2_load_2 = load i8* %mul_2_addr_1, align 16" [poly1305/.apc/.src/poly1305_hw.cpp:671]   --->   Operation 967 'load' 'mul_2_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 968 [1/1] (1.39ns)   --->   "%add_ln671 = add i8 %mul_2_load_2, %zext_ln662" [poly1305/.apc/.src/poly1305_hw.cpp:671]   --->   Operation 968 'add' 'add_ln671' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 969 [1/1] (1.42ns)   --->   "store i8 %add_ln671, i8* %mul_2_addr_1, align 16" [poly1305/.apc/.src/poly1305_hw.cpp:671]   --->   Operation 969 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 970 [1/1] (1.18ns)   --->   "br label %._crit_edge248" [poly1305/.apc/.src/poly1305_hw.cpp:673]   --->   Operation 970 'br' <Predicate = true> <Delay = 1.18>

State 80 <SV = 24> <Delay = 1.18>
ST_80 : Operation 971 [1/1] (0.00ns)   --->   "%addCarry80_5 = phi i2 [ 0, %82 ], [ %select_ln662, %._crit_edge246_ifconv ]" [poly1305/.apc/.src/poly1305_hw.cpp:662]   --->   Operation 971 'phi' 'addCarry80_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i2 %addCarry80_5 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:647]   --->   Operation 972 'zext' 'zext_ln647' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 973 [1/1] (1.18ns)   --->   "store i8 %zext_ln647, i8* %addCarry80_2" [poly1305/.apc/.src/poly1305_hw.cpp:647]   --->   Operation 973 'store' <Predicate = true> <Delay = 1.18>
ST_80 : Operation 974 [1/1] (0.00ns)   --->   "br label %.preheader131" [poly1305/.apc/.src/poly1305_hw.cpp:647]   --->   Operation 974 'br' <Predicate = true> <Delay = 0.00>

State 81 <SV = 18> <Delay = 1.42>
ST_81 : Operation 975 [1/1] (0.00ns)   --->   "%i94_0 = phi i6 [ %i_49, %83 ], [ 0, %.preheader414.preheader ]"   --->   Operation 975 'phi' 'i94_0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 976 [1/1] (1.12ns)   --->   "%icmp_ln684 = icmp eq i6 %i94_0, -31" [poly1305/.apc/.src/poly1305_hw.cpp:684]   --->   Operation 976 'icmp' 'icmp_ln684' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 977 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)"   --->   Operation 977 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 978 [1/1] (1.37ns)   --->   "%i_49 = add i6 %i94_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:684]   --->   Operation 978 'add' 'i_49' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 979 [1/1] (0.00ns)   --->   "br i1 %icmp_ln684, label %.preheader2.preheader, label %83" [poly1305/.apc/.src/poly1305_hw.cpp:684]   --->   Operation 979 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln685_1 = zext i6 %i94_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:685]   --->   Operation 980 'zext' 'zext_ln685_1' <Predicate = (!icmp_ln684)> <Delay = 0.00>
ST_81 : Operation 981 [1/1] (0.00ns)   --->   "%mul_2_addr_2 = getelementptr inbounds [33 x i8]* %mul_2, i64 0, i64 %zext_ln685_1" [poly1305/.apc/.src/poly1305_hw.cpp:685]   --->   Operation 981 'getelementptr' 'mul_2_addr_2' <Predicate = (!icmp_ln684)> <Delay = 0.00>
ST_81 : Operation 982 [2/2] (1.42ns)   --->   "%mul_2_load = load i8* %mul_2_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:685]   --->   Operation 982 'load' 'mul_2_load' <Predicate = (!icmp_ln684)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_81 : Operation 983 [1/1] (1.18ns)   --->   "br label %.preheader2" [poly1305/.apc/.src/poly1305_hw.cpp:697]   --->   Operation 983 'br' <Predicate = (icmp_ln684)> <Delay = 1.18>

State 82 <SV = 19> <Delay = 4.08>
ST_82 : Operation 984 [1/2] (1.42ns)   --->   "%mul_2_load = load i8* %mul_2_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:685]   --->   Operation 984 'load' 'mul_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_82 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln685 = zext i8 %mul_2_load to i32" [poly1305/.apc/.src/poly1305_hw.cpp:685]   --->   Operation 985 'zext' 'zext_ln685' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 986 [1/1] (0.00ns)   --->   "%arr1_2_addr = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln685_1" [poly1305/.apc/.src/poly1305_hw.cpp:685]   --->   Operation 986 'getelementptr' 'arr1_2_addr' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 987 [1/1] (2.66ns)   --->   "store i32 %zext_ln685, i32* %arr1_2_addr, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:685]   --->   Operation 987 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_82 : Operation 988 [1/1] (0.00ns)   --->   "br label %.preheader414" [poly1305/.apc/.src/poly1305_hw.cpp:684]   --->   Operation 988 'br' <Predicate = true> <Delay = 0.00>

State 83 <SV = 19> <Delay = 2.66>
ST_83 : Operation 989 [1/1] (0.00ns)   --->   "%i101_0 = phi i7 [ %i_52, %85 ], [ 32, %.preheader2.preheader ]"   --->   Operation 989 'phi' 'i101_0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 990 [1/1] (0.00ns)   --->   "%arr1Zeroes99_0 = phi i6 [ %arr1Zeroes_5, %85 ], [ 0, %.preheader2.preheader ]"   --->   Operation 990 'phi' 'arr1Zeroes99_0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln697 = sext i7 %i101_0 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:697]   --->   Operation 991 'sext' 'sext_ln697' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i101_0, i32 6)" [poly1305/.apc/.src/poly1305_hw.cpp:697]   --->   Operation 992 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 993 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)"   --->   Operation 993 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 994 [1/1] (1.37ns)   --->   "%arr1Zeroes_5 = add i6 %arr1Zeroes99_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:699]   --->   Operation 994 'add' 'arr1Zeroes_5' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 995 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %.loopexit45, label %84" [poly1305/.apc/.src/poly1305_hw.cpp:697]   --->   Operation 995 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln698 = zext i32 %sext_ln697 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:698]   --->   Operation 996 'zext' 'zext_ln698' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_83 : Operation 997 [1/1] (0.00ns)   --->   "%arr1_2_addr_1 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln698" [poly1305/.apc/.src/poly1305_hw.cpp:698]   --->   Operation 997 'getelementptr' 'arr1_2_addr_1' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_83 : Operation 998 [2/2] (2.66ns)   --->   "%arr1_2_load = load i32* %arr1_2_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:698]   --->   Operation 998 'load' 'arr1_2_load' <Predicate = (!tmp_16)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 84 <SV = 20> <Delay = 4.23>
ST_84 : Operation 999 [1/2] (2.66ns)   --->   "%arr1_2_load = load i32* %arr1_2_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:698]   --->   Operation 999 'load' 'arr1_2_load' <Predicate = (!tmp_16)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_84 : Operation 1000 [1/1] (1.57ns)   --->   "%icmp_ln698 = icmp eq i32 %arr1_2_load, 0" [poly1305/.apc/.src/poly1305_hw.cpp:698]   --->   Operation 1000 'icmp' 'icmp_ln698' <Predicate = (!tmp_16)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1001 [1/1] (0.00ns)   --->   "br i1 %icmp_ln698, label %85, label %.loopexit45" [poly1305/.apc/.src/poly1305_hw.cpp:698]   --->   Operation 1001 'br' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_84 : Operation 1002 [1/1] (1.38ns)   --->   "%i_52 = add i7 %i101_0, -1" [poly1305/.apc/.src/poly1305_hw.cpp:697]   --->   Operation 1002 'add' 'i_52' <Predicate = (!tmp_16 & icmp_ln698)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1003 [1/1] (0.00ns)   --->   "br label %.preheader2" [poly1305/.apc/.src/poly1305_hw.cpp:697]   --->   Operation 1003 'br' <Predicate = (!tmp_16 & icmp_ln698)> <Delay = 0.00>
ST_84 : Operation 1004 [1/1] (1.12ns)   --->   "%icmp_ln711 = icmp eq i6 %arr1Zeroes99_0, -31" [poly1305/.apc/.src/poly1305_hw.cpp:711]   --->   Operation 1004 'icmp' 'icmp_ln711' <Predicate = (!icmp_ln698) | (tmp_16)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1005 [1/1] (0.00ns)   --->   "br i1 %icmp_ln711, label %.loopexit44._crit_edge, label %.preheader129.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:711]   --->   Operation 1005 'br' <Predicate = (!icmp_ln698) | (tmp_16)> <Delay = 0.00>
ST_84 : Operation 1006 [1/1] (1.18ns)   --->   "br label %.preheader129" [poly1305/.apc/.src/poly1305_hw.cpp:714]   --->   Operation 1006 'br' <Predicate = (!icmp_ln698 & !icmp_ln711) | (tmp_16 & !icmp_ln711)> <Delay = 1.18>

State 85 <SV = 21> <Delay = 1.38>
ST_85 : Operation 1007 [1/1] (0.00ns)   --->   "%arr1Zeroes99_1 = phi i6 [ %arr1Zeroes99_2, %.loopexit ], [ %arr1Zeroes99_0, %.preheader129.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:797]   --->   Operation 1007 'phi' 'arr1Zeroes99_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1008 [1/1] (0.00ns)   --->   "%boolean98_0 = phi i3 [ %boolean98_4, %.loopexit ], [ 1, %.preheader129.preheader ]"   --->   Operation 1008 'phi' 'boolean98_0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %boolean98_0, i32 2)" [poly1305/.apc/.src/poly1305_hw.cpp:714]   --->   Operation 1009 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1010 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %.loopexit43, label %.preheader128.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:714]   --->   Operation 1010 'br' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln714 = zext i6 %arr1Zeroes99_1 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:714]   --->   Operation 1011 'zext' 'zext_ln714' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_85 : Operation 1012 [1/1] (1.38ns)   --->   "%sub_ln716 = sub i7 32, %zext_ln714" [poly1305/.apc/.src/poly1305_hw.cpp:716]   --->   Operation 1012 'sub' 'sub_ln716' <Predicate = (!tmp_18)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1013 [1/1] (1.18ns)   --->   "br label %.preheader128" [poly1305/.apc/.src/poly1305_hw.cpp:716]   --->   Operation 1013 'br' <Predicate = (!tmp_18)> <Delay = 1.18>

State 86 <SV = 22> <Delay = 2.66>
ST_86 : Operation 1014 [1/1] (0.00ns)   --->   "%k104_0 = phi i6 [ %k_3, %86 ], [ 0, %.preheader128.preheader ]"   --->   Operation 1014 'phi' 'k104_0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln716 = zext i6 %k104_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:716]   --->   Operation 1015 'zext' 'zext_ln716' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1016 [1/1] (1.12ns)   --->   "%icmp_ln716 = icmp slt i7 %zext_ln716, %sub_ln716" [poly1305/.apc/.src/poly1305_hw.cpp:716]   --->   Operation 1016 'icmp' 'icmp_ln716' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1017 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32, i64 0)"   --->   Operation 1017 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1018 [1/1] (1.37ns)   --->   "%k_3 = add i6 %k104_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:716]   --->   Operation 1018 'add' 'k_3' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1019 [1/1] (0.00ns)   --->   "br i1 %icmp_ln716, label %86, label %87" [poly1305/.apc/.src/poly1305_hw.cpp:716]   --->   Operation 1019 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i6 %k104_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:717]   --->   Operation 1020 'zext' 'zext_ln717' <Predicate = (icmp_ln716)> <Delay = 0.00>
ST_86 : Operation 1021 [1/1] (0.00ns)   --->   "%temp_2_addr = getelementptr inbounds [40 x i32]* %temp_2, i64 0, i64 %zext_ln717" [poly1305/.apc/.src/poly1305_hw.cpp:717]   --->   Operation 1021 'getelementptr' 'temp_2_addr' <Predicate = (icmp_ln716)> <Delay = 0.00>
ST_86 : Operation 1022 [1/1] (2.66ns)   --->   "store i32 0, i32* %temp_2_addr, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:717]   --->   Operation 1022 'store' <Predicate = (icmp_ln716)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 1023 [1/1] (0.00ns)   --->   "br label %.preheader128" [poly1305/.apc/.src/poly1305_hw.cpp:716]   --->   Operation 1023 'br' <Predicate = (icmp_ln716)> <Delay = 0.00>
ST_86 : Operation 1024 [1/1] (1.12ns)   --->   "%icmp_ln720 = icmp slt i7 %sub_ln716, 18" [poly1305/.apc/.src/poly1305_hw.cpp:720]   --->   Operation 1024 'icmp' 'icmp_ln720' <Predicate = (!icmp_ln716)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1025 [1/1] (0.00ns)   --->   "br i1 %icmp_ln720, label %.preheader126.preheader, label %.preheader125.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:720]   --->   Operation 1025 'br' <Predicate = (!icmp_ln716)> <Delay = 0.00>
ST_86 : Operation 1026 [1/1] (1.37ns)   --->   "%sub_ln735 = sub i6 15, %arr1Zeroes99_1" [poly1305/.apc/.src/poly1305_hw.cpp:735]   --->   Operation 1026 'sub' 'sub_ln735' <Predicate = (!icmp_ln716 & !icmp_ln720)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1027 [1/1] (1.18ns)   --->   "br label %.preheader125" [poly1305/.apc/.src/poly1305_hw.cpp:735]   --->   Operation 1027 'br' <Predicate = (!icmp_ln716 & !icmp_ln720)> <Delay = 1.18>
ST_86 : Operation 1028 [1/1] (1.18ns)   --->   "br label %.preheader126" [poly1305/.apc/.src/poly1305_hw.cpp:721]   --->   Operation 1028 'br' <Predicate = (!icmp_ln716 & icmp_ln720)> <Delay = 1.18>

State 87 <SV = 23> <Delay = 2.75>
ST_87 : Operation 1029 [1/1] (0.00ns)   --->   "%k107_0 = phi i4 [ %k_4, %91 ], [ 0, %.preheader125.preheader ]"   --->   Operation 1029 'phi' 'k107_0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln735 = zext i4 %k107_0 to i6" [poly1305/.apc/.src/poly1305_hw.cpp:735]   --->   Operation 1030 'zext' 'zext_ln735' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1031 [1/1] (1.12ns)   --->   "%icmp_ln735 = icmp slt i6 %zext_ln735, %sub_ln735" [poly1305/.apc/.src/poly1305_hw.cpp:735]   --->   Operation 1031 'icmp' 'icmp_ln735' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1032 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 1032 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1033 [1/1] (1.36ns)   --->   "%k_4 = add i4 %k107_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:735]   --->   Operation 1033 'add' 'k_4' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1034 [1/1] (0.00ns)   --->   "br i1 %icmp_ln735, label %91, label %.preheader124.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:735]   --->   Operation 1034 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i4 %k107_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:736]   --->   Operation 1035 'zext' 'zext_ln736' <Predicate = (icmp_ln735)> <Delay = 0.00>
ST_87 : Operation 1036 [1/1] (0.00ns)   --->   "%fullArr_2_addr = getelementptr [40 x i9]* %fullArr_2, i64 0, i64 %zext_ln736" [poly1305/.apc/.src/poly1305_hw.cpp:736]   --->   Operation 1036 'getelementptr' 'fullArr_2_addr' <Predicate = (icmp_ln735)> <Delay = 0.00>
ST_87 : Operation 1037 [1/1] (1.42ns)   --->   "store i9 255, i9* %fullArr_2_addr, align 2" [poly1305/.apc/.src/poly1305_hw.cpp:736]   --->   Operation 1037 'store' <Predicate = (icmp_ln735)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 1038 [1/1] (0.00ns)   --->   "br label %.preheader125" [poly1305/.apc/.src/poly1305_hw.cpp:735]   --->   Operation 1038 'br' <Predicate = (icmp_ln735)> <Delay = 0.00>
ST_87 : Operation 1039 [1/1] (1.37ns)   --->   "%sub_ln765 = sub i6 14, %arr1Zeroes99_1" [poly1305/.apc/.src/poly1305_hw.cpp:765]   --->   Operation 1039 'sub' 'sub_ln765' <Predicate = (!icmp_ln735)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1040 [1/1] (1.37ns)   --->   "%add_ln766 = add i6 %sub_ln765, 17" [poly1305/.apc/.src/poly1305_hw.cpp:766]   --->   Operation 1040 'add' 'add_ln766' <Predicate = (!icmp_ln735)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln766 = sext i6 %add_ln766 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:766]   --->   Operation 1041 'sext' 'sext_ln766' <Predicate = (!icmp_ln735)> <Delay = 0.00>
ST_87 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln766_1 = zext i32 %sext_ln766 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:766]   --->   Operation 1042 'zext' 'zext_ln766_1' <Predicate = (!icmp_ln735)> <Delay = 0.00>
ST_87 : Operation 1043 [1/1] (0.00ns)   --->   "%temp_2_addr_4 = getelementptr inbounds [40 x i32]* %temp_2, i64 0, i64 %zext_ln766_1" [poly1305/.apc/.src/poly1305_hw.cpp:766]   --->   Operation 1043 'getelementptr' 'temp_2_addr_4' <Predicate = (!icmp_ln735)> <Delay = 0.00>
ST_87 : Operation 1044 [1/1] (1.18ns)   --->   "br label %.preheader124" [poly1305/.apc/.src/poly1305_hw.cpp:740]   --->   Operation 1044 'br' <Predicate = (!icmp_ln735)> <Delay = 1.18>

State 88 <SV = 24> <Delay = 1.42>
ST_88 : Operation 1045 [1/1] (0.00ns)   --->   "%i108_0 = phi i4 [ 0, %.preheader124.preheader ], [ %i_58, %.preheader124.loopexit ]"   --->   Operation 1045 'phi' 'i108_0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1046 [1/1] (0.00ns)   --->   "%addCarry80_6 = phi i8 [ 0, %.preheader124.preheader ], [ %addCarry80_7, %.preheader124.loopexit ]" [poly1305/.apc/.src/poly1305_hw.cpp:757]   --->   Operation 1046 'phi' 'addCarry80_6' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i4 %i108_0 to i5" [poly1305/.apc/.src/poly1305_hw.cpp:740]   --->   Operation 1047 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln740_1 = zext i4 %i108_0 to i6" [poly1305/.apc/.src/poly1305_hw.cpp:740]   --->   Operation 1048 'zext' 'zext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1049 [1/1] (1.12ns)   --->   "%icmp_ln740 = icmp slt i6 %zext_ln740_1, %sub_ln735" [poly1305/.apc/.src/poly1305_hw.cpp:740]   --->   Operation 1049 'icmp' 'icmp_ln740' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1050 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 1050 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1051 [1/1] (1.36ns)   --->   "%i_58 = add i4 %i108_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:766]   --->   Operation 1051 'add' 'i_58' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1052 [1/1] (0.00ns)   --->   "br i1 %icmp_ln740, label %.preheader123.preheader, label %.preheader261.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:740]   --->   Operation 1052 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln743 = zext i4 %i108_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1053 'zext' 'zext_ln743' <Predicate = (icmp_ln740)> <Delay = 0.00>
ST_88 : Operation 1054 [1/1] (0.00ns)   --->   "%fullArr_2_addr_1 = getelementptr [40 x i9]* %fullArr_2, i64 0, i64 %zext_ln743" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1054 'getelementptr' 'fullArr_2_addr_1' <Predicate = (icmp_ln740)> <Delay = 0.00>
ST_88 : Operation 1055 [2/2] (1.42ns)   --->   "%fullArr_2_load = load i9* %fullArr_2_addr_1, align 2" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1055 'load' 'fullArr_2_load' <Predicate = (icmp_ln740)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 1056 [1/1] (1.12ns)   --->   "%icmp_ln765 = icmp ne i6 %zext_ln740_1, %sub_ln765" [poly1305/.apc/.src/poly1305_hw.cpp:765]   --->   Operation 1056 'icmp' 'icmp_ln765' <Predicate = (icmp_ln740)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1057 [1/1] (1.18ns)   --->   "br label %.preheader261" [poly1305/.apc/.src/poly1305_hw.cpp:772]   --->   Operation 1057 'br' <Predicate = (!icmp_ln740)> <Delay = 1.18>

State 89 <SV = 25> <Delay = 1.42>
ST_89 : Operation 1058 [1/2] (1.42ns)   --->   "%fullArr_2_load = load i9* %fullArr_2_addr_1, align 2" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1058 'load' 'fullArr_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln765 = sext i9 %fullArr_2_load to i17" [poly1305/.apc/.src/poly1305_hw.cpp:765]   --->   Operation 1059 'sext' 'sext_ln765' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1060 [1/1] (1.37ns)   --->   "%add_ln752 = add i6 %zext_ln740_1, 17" [poly1305/.apc/.src/poly1305_hw.cpp:752]   --->   Operation 1060 'add' 'add_ln752' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln752 = zext i6 %add_ln752 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:752]   --->   Operation 1061 'zext' 'zext_ln752' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1062 [1/1] (0.00ns)   --->   "%temp_2_addr_2 = getelementptr inbounds [40 x i32]* %temp_2, i64 0, i64 %zext_ln752" [poly1305/.apc/.src/poly1305_hw.cpp:752]   --->   Operation 1062 'getelementptr' 'temp_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1063 [1/1] (1.18ns)   --->   "br label %.preheader123" [poly1305/.apc/.src/poly1305_hw.cpp:742]   --->   Operation 1063 'br' <Predicate = true> <Delay = 1.18>

State 90 <SV = 26> <Delay = 2.66>
ST_90 : Operation 1064 [1/1] (0.00ns)   --->   "%j110_0 = phi i5 [ 0, %.preheader123.preheader ], [ %j_8, %.preheader123.backedge ]"   --->   Operation 1064 'phi' 'j110_0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1065 [1/1] (0.00ns)   --->   "%mulCarry109_0 = phi i18 [ 0, %.preheader123.preheader ], [ %mulCarry109_2, %.preheader123.backedge ]" [poly1305/.apc/.src/poly1305_hw.cpp:744]   --->   Operation 1065 'phi' 'mulCarry109_0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1066 [1/1] (0.00ns)   --->   "%addCarry80_7 = phi i8 [ %addCarry80_6, %.preheader123.preheader ], [ %addCarry80_7_be, %.preheader123.backedge ]" [poly1305/.apc/.src/poly1305_hw.cpp:757]   --->   Operation 1066 'phi' 'addCarry80_7' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln742 = sext i18 %mulCarry109_0 to i24" [poly1305/.apc/.src/poly1305_hw.cpp:742]   --->   Operation 1067 'sext' 'sext_ln742' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1068 [1/1] (1.12ns)   --->   "%icmp_ln742 = icmp eq i5 %j110_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:742]   --->   Operation 1068 'icmp' 'icmp_ln742' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1069 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 1069 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1070 [1/1] (1.36ns)   --->   "%j_8 = add i5 %j110_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:742]   --->   Operation 1070 'add' 'j_8' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1071 [1/1] (0.00ns)   --->   "br i1 %icmp_ln742, label %.preheader124.loopexit, label %._crit_edge251" [poly1305/.apc/.src/poly1305_hw.cpp:742]   --->   Operation 1071 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln743_1 = zext i5 %j110_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1072 'zext' 'zext_ln743_1' <Predicate = (!icmp_ln742)> <Delay = 0.00>
ST_90 : Operation 1073 [1/1] (0.00ns)   --->   "%arr2_2_addr_1 = getelementptr [17 x i4]* @arr2_2, i64 0, i64 %zext_ln743_1" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1073 'getelementptr' 'arr2_2_addr_1' <Predicate = (!icmp_ln742)> <Delay = 0.00>
ST_90 : Operation 1074 [2/2] (2.66ns)   --->   "%arr2_2_load_1 = load i4* %arr2_2_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1074 'load' 'arr2_2_load_1' <Predicate = (!icmp_ln742)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_90 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln743_1 = trunc i18 %mulCarry109_0 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1075 'trunc' 'trunc_ln743_1' <Predicate = (!icmp_ln742)> <Delay = 0.00>
ST_90 : Operation 1076 [1/1] (0.00ns)   --->   "br label %.preheader124"   --->   Operation 1076 'br' <Predicate = (icmp_ln742)> <Delay = 0.00>

State 91 <SV = 27> <Delay = 7.32>
ST_91 : Operation 1077 [1/2] (2.66ns)   --->   "%arr2_2_load_1 = load i4* %arr2_2_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1077 'load' 'arr2_2_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_91 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln743 = sext i4 %arr2_2_load_1 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1078 'sext' 'sext_ln743' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln743_2 = zext i8 %sext_ln743 to i17" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1079 'zext' 'zext_ln743_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1080 [1/1] (3.05ns)   --->   "%mul_ln743 = mul i17 %sext_ln765, %zext_ln743_2" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1080 'mul' 'mul_ln743' <Predicate = true> <Delay = 3.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln743_1 = sext i17 %mul_ln743 to i26" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1081 'sext' 'sext_ln743_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln743 = trunc i17 %mul_ln743 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1082 'trunc' 'trunc_ln743' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln742 = zext i24 %sext_ln742 to i26" [poly1305/.apc/.src/poly1305_hw.cpp:742]   --->   Operation 1083 'zext' 'zext_ln742' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1084 [1/1] (1.61ns)   --->   "%mulTemp_3 = add i26 %zext_ln742, %sext_ln743_1" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1084 'add' 'mulTemp_3' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1085 [1/1] (1.39ns)   --->   "%add_ln743_1 = add i8 %trunc_ln743, %trunc_ln743_1" [poly1305/.apc/.src/poly1305_hw.cpp:743]   --->   Operation 1085 'add' 'add_ln743_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_23 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_3, i32 8, i32 25)" [poly1305/.apc/.src/poly1305_hw.cpp:744]   --->   Operation 1086 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_3, i32 8, i32 25)" [poly1305/.apc/.src/poly1305_hw.cpp:745]   --->   Operation 1087 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 92 <SV = 28> <Delay = 5.19>
ST_92 : Operation 1088 [1/1] (1.44ns)   --->   "%icmp_ln744 = icmp sgt i18 %tmp_23, 0" [poly1305/.apc/.src/poly1305_hw.cpp:744]   --->   Operation 1088 'icmp' 'icmp_ln744' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1089 [1/1] (0.51ns)   --->   "%mulCarry_4 = select i1 %icmp_ln744, i18 %trunc_ln3, i18 0" [poly1305/.apc/.src/poly1305_hw.cpp:744]   --->   Operation 1089 'select' 'mulCarry_4' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln744 = sext i18 %mulCarry_4 to i24" [poly1305/.apc/.src/poly1305_hw.cpp:744]   --->   Operation 1090 'sext' 'sext_ln744' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln744 = zext i24 %sext_ln744 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:744]   --->   Operation 1091 'zext' 'zext_ln744' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1092 [1/1] (1.12ns)   --->   "%icmp_ln751 = icmp ne i5 %j110_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:751]   --->   Operation 1092 'icmp' 'icmp_ln751' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1093 [1/1] (1.44ns)   --->   "%icmp_ln751_1 = icmp eq i18 %mulCarry_4, 0" [poly1305/.apc/.src/poly1305_hw.cpp:751]   --->   Operation 1093 'icmp' 'icmp_ln751_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1094 [1/1] (0.61ns)   --->   "%or_ln751 = or i1 %icmp_ln751, %icmp_ln751_1" [poly1305/.apc/.src/poly1305_hw.cpp:751]   --->   Operation 1094 'or' 'or_ln751' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1095 [1/1] (1.18ns)   --->   "br i1 %or_ln751, label %._crit_edge252_ifconv, label %92" [poly1305/.apc/.src/poly1305_hw.cpp:751]   --->   Operation 1095 'br' <Predicate = true> <Delay = 1.18>
ST_92 : Operation 1096 [1/1] (2.66ns)   --->   "store i32 %zext_ln744, i32* %temp_2_addr_2, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:752]   --->   Operation 1096 'store' <Predicate = (!or_ln751)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_92 : Operation 1097 [1/1] (1.18ns)   --->   "br label %._crit_edge252_ifconv" [poly1305/.apc/.src/poly1305_hw.cpp:754]   --->   Operation 1097 'br' <Predicate = (!or_ln751)> <Delay = 1.18>
ST_92 : Operation 1098 [1/1] (1.36ns)   --->   "%add_ln756 = add i5 %j110_0, %zext_ln740" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1098 'add' 'add_ln756' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln756_1 = zext i5 %add_ln756 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1099 'zext' 'zext_ln756_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1100 [1/1] (0.00ns)   --->   "%temp_2_addr_3 = getelementptr inbounds [40 x i32]* %temp_2, i64 0, i64 %zext_ln756_1" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1100 'getelementptr' 'temp_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1101 [2/2] (2.66ns)   --->   "%temp_2_load_1 = load i32* %temp_2_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1101 'load' 'temp_2_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 93 <SV = 29> <Delay = 8.00>
ST_93 : Operation 1102 [1/1] (0.00ns)   --->   "%mulCarry109_2 = phi i18 [ 0, %92 ], [ %mulCarry_4, %._crit_edge251 ]"   --->   Operation 1102 'phi' 'mulCarry109_2' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln756 = zext i8 %add_ln743_1 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1103 'zext' 'zext_ln756' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1104 [1/2] (2.66ns)   --->   "%temp_2_load_1 = load i32* %temp_2_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1104 'load' 'temp_2_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln756_2 = zext i8 %addCarry80_7 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1105 'zext' 'zext_ln756_2' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln756_2 = add i8 %add_ln743_1, %addCarry80_7" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1106 'add' 'add_ln756_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1107 [1/1] (1.39ns)   --->   "%add_ln756_1 = add i9 %zext_ln756_2, %zext_ln756" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1107 'add' 'add_ln756_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln756_3 = zext i9 %add_ln756_1 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1108 'zext' 'zext_ln756_3' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln756 = trunc i32 %temp_2_load_1 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1109 'trunc' 'trunc_ln756' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1110 [1/1] (1.63ns)   --->   "%addTemp_3 = add i32 %temp_2_load_1, %zext_ln756_3" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1110 'add' 'addTemp_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1111 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln756_3 = add i8 %add_ln756_2, %trunc_ln756" [poly1305/.apc/.src/poly1305_hw.cpp:756]   --->   Operation 1111 'add' 'add_ln756_3' <Predicate = true> <Delay = 2.42> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_24 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %addTemp_3, i32 8, i32 31)" [poly1305/.apc/.src/poly1305_hw.cpp:757]   --->   Operation 1112 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1113 [1/1] (1.49ns)   --->   "%icmp_ln757 = icmp sgt i24 %tmp_24, 0" [poly1305/.apc/.src/poly1305_hw.cpp:757]   --->   Operation 1113 'icmp' 'icmp_ln757' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1114 [1/1] (0.00ns)   --->   "%addCarry = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %addTemp_3, i32 8, i32 15)" [poly1305/.apc/.src/poly1305_hw.cpp:758]   --->   Operation 1114 'partselect' 'addCarry' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1115 [1/1] (0.47ns)   --->   "%select_ln757 = select i1 %icmp_ln757, i8 %addCarry, i8 0" [poly1305/.apc/.src/poly1305_hw.cpp:757]   --->   Operation 1115 'select' 'select_ln757' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln763 = zext i8 %add_ln756_3 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:763]   --->   Operation 1116 'zext' 'zext_ln763' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1117 [1/1] (2.66ns)   --->   "store i32 %zext_ln763, i32* %temp_2_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:763]   --->   Operation 1117 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 1118 [1/1] (1.12ns)   --->   "%icmp_ln765_1 = icmp eq i8 %select_ln757, 0" [poly1305/.apc/.src/poly1305_hw.cpp:765]   --->   Operation 1118 'icmp' 'icmp_ln765_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node or_ln765_1)   --->   "%or_ln765 = or i1 %icmp_ln765, %icmp_ln765_1" [poly1305/.apc/.src/poly1305_hw.cpp:765]   --->   Operation 1119 'or' 'or_ln765' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1120 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln765_1 = or i1 %or_ln765, %icmp_ln751" [poly1305/.apc/.src/poly1305_hw.cpp:765]   --->   Operation 1120 'or' 'or_ln765_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 30> <Delay = 1.18>
ST_94 : Operation 1121 [1/1] (1.18ns)   --->   "br i1 %or_ln765_1, label %.preheader123.backedge, label %93" [poly1305/.apc/.src/poly1305_hw.cpp:765]   --->   Operation 1121 'br' <Predicate = true> <Delay = 1.18>

State 95 <SV = 31> <Delay = 2.66>
ST_95 : Operation 1122 [2/2] (2.66ns)   --->   "%temp_2_load_2 = load i32* %temp_2_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:766]   --->   Operation 1122 'load' 'temp_2_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 96 <SV = 32> <Delay = 6.95>
ST_96 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln766 = zext i8 %select_ln757 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:766]   --->   Operation 1123 'zext' 'zext_ln766' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1124 [1/2] (2.66ns)   --->   "%temp_2_load_2 = load i32* %temp_2_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:766]   --->   Operation 1124 'load' 'temp_2_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_96 : Operation 1125 [1/1] (1.63ns)   --->   "%add_ln766_1 = add nsw i32 %temp_2_load_2, %zext_ln766" [poly1305/.apc/.src/poly1305_hw.cpp:766]   --->   Operation 1125 'add' 'add_ln766_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1126 [1/1] (2.66ns)   --->   "store i32 %add_ln766_1, i32* %temp_2_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:766]   --->   Operation 1126 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_96 : Operation 1127 [1/1] (1.18ns)   --->   "br label %.preheader123.backedge" [poly1305/.apc/.src/poly1305_hw.cpp:768]   --->   Operation 1127 'br' <Predicate = true> <Delay = 1.18>

State 97 <SV = 33> <Delay = 0.00>
ST_97 : Operation 1128 [1/1] (0.00ns)   --->   "%addCarry80_7_be = phi i8 [ 0, %93 ], [ %select_ln757, %._crit_edge252_ifconv ]" [poly1305/.apc/.src/poly1305_hw.cpp:757]   --->   Operation 1128 'phi' 'addCarry80_7_be' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1129 [1/1] (0.00ns)   --->   "br label %.preheader123"   --->   Operation 1129 'br' <Predicate = true> <Delay = 0.00>

State 98 <SV = 25> <Delay = 2.66>
ST_98 : Operation 1130 [1/1] (0.00ns)   --->   "%i113_0 = phi i6 [ %i_59, %96 ], [ 0, %.preheader261.preheader ]"   --->   Operation 1130 'phi' 'i113_0' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_98 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln772 = zext i6 %i113_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:772]   --->   Operation 1131 'zext' 'zext_ln772' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_98 : Operation 1132 [1/1] (1.12ns)   --->   "%icmp_ln772 = icmp eq i7 %zext_ln772, %sub_ln716" [poly1305/.apc/.src/poly1305_hw.cpp:772]   --->   Operation 1132 'icmp' 'icmp_ln772' <Predicate = (!icmp_ln720)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1133 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 32, i64 0)"   --->   Operation 1133 'speclooptripcount' 'empty_71' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_98 : Operation 1134 [1/1] (1.37ns)   --->   "%i_59 = add i6 %i113_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:772]   --->   Operation 1134 'add' 'i_59' <Predicate = (!icmp_ln720)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln772, label %.loopexit122.loopexit, label %94" [poly1305/.apc/.src/poly1305_hw.cpp:772]   --->   Operation 1135 'br' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_98 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln773 = zext i6 %i113_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:773]   --->   Operation 1136 'zext' 'zext_ln773' <Predicate = (!icmp_ln720 & !icmp_ln772)> <Delay = 0.00>
ST_98 : Operation 1137 [1/1] (0.00ns)   --->   "%arr1_2_addr_4 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln773" [poly1305/.apc/.src/poly1305_hw.cpp:773]   --->   Operation 1137 'getelementptr' 'arr1_2_addr_4' <Predicate = (!icmp_ln720 & !icmp_ln772)> <Delay = 0.00>
ST_98 : Operation 1138 [2/2] (2.66ns)   --->   "%arr1_2_load_3 = load i32* %arr1_2_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:773]   --->   Operation 1138 'load' 'arr1_2_load_3' <Predicate = (!icmp_ln720 & !icmp_ln772)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 1139 [1/1] (0.00ns)   --->   "%temp_2_addr_1 = getelementptr inbounds [40 x i32]* %temp_2, i64 0, i64 %zext_ln773" [poly1305/.apc/.src/poly1305_hw.cpp:773]   --->   Operation 1139 'getelementptr' 'temp_2_addr_1' <Predicate = (!icmp_ln720 & !icmp_ln772)> <Delay = 0.00>
ST_98 : Operation 1140 [2/2] (2.66ns)   --->   "%temp_2_load = load i32* %temp_2_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:773]   --->   Operation 1140 'load' 'temp_2_load' <Predicate = (!icmp_ln720 & !icmp_ln772)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 1141 [1/1] (0.00ns)   --->   "br label %.loopexit122"   --->   Operation 1141 'br' <Predicate = (!icmp_ln720 & icmp_ln772)> <Delay = 0.00>
ST_98 : Operation 1142 [1/1] (1.18ns)   --->   "br label %97" [poly1305/.apc/.src/poly1305_hw.cpp:785]   --->   Operation 1142 'br' <Predicate = (icmp_ln772) | (icmp_ln720)> <Delay = 1.18>

State 99 <SV = 26> <Delay = 5.41>
ST_99 : Operation 1143 [1/2] (2.66ns)   --->   "%arr1_2_load_3 = load i32* %arr1_2_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:773]   --->   Operation 1143 'load' 'arr1_2_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 1144 [1/2] (2.66ns)   --->   "%temp_2_load = load i32* %temp_2_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:773]   --->   Operation 1144 'load' 'temp_2_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 1145 [1/1] (1.57ns)   --->   "%icmp_ln773 = icmp slt i32 %arr1_2_load_3, %temp_2_load" [poly1305/.apc/.src/poly1305_hw.cpp:773]   --->   Operation 1145 'icmp' 'icmp_ln773' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1146 [1/1] (1.18ns)   --->   "br i1 %icmp_ln773, label %95, label %96" [poly1305/.apc/.src/poly1305_hw.cpp:773]   --->   Operation 1146 'br' <Predicate = true> <Delay = 1.18>
ST_99 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln778 = zext i6 %i_59 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:778]   --->   Operation 1147 'zext' 'zext_ln778' <Predicate = (icmp_ln773)> <Delay = 0.00>
ST_99 : Operation 1148 [1/1] (0.00ns)   --->   "%arr1_2_addr_5 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln778" [poly1305/.apc/.src/poly1305_hw.cpp:778]   --->   Operation 1148 'getelementptr' 'arr1_2_addr_5' <Predicate = (icmp_ln773)> <Delay = 0.00>
ST_99 : Operation 1149 [2/2] (2.66ns)   --->   "%arr1_2_load_4 = load i32* %arr1_2_addr_5, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:778]   --->   Operation 1149 'load' 'arr1_2_load_4' <Predicate = (icmp_ln773)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 100 <SV = 27> <Delay = 6.95>
ST_100 : Operation 1150 [1/1] (1.63ns)   --->   "%add_ln777 = add nsw i32 %arr1_2_load_3, 256" [poly1305/.apc/.src/poly1305_hw.cpp:777]   --->   Operation 1150 'add' 'add_ln777' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1151 [1/2] (2.66ns)   --->   "%arr1_2_load_4 = load i32* %arr1_2_addr_5, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:778]   --->   Operation 1151 'load' 'arr1_2_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 1152 [1/1] (1.63ns)   --->   "%add_ln778 = add nsw i32 %arr1_2_load_4, -1" [poly1305/.apc/.src/poly1305_hw.cpp:778]   --->   Operation 1152 'add' 'add_ln778' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1153 [1/1] (2.66ns)   --->   "store i32 %add_ln778, i32* %arr1_2_addr_5, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:778]   --->   Operation 1153 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 1154 [1/1] (1.18ns)   --->   "br label %96"   --->   Operation 1154 'br' <Predicate = true> <Delay = 1.18>

State 101 <SV = 28> <Delay = 4.29>
ST_101 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%p_pn = phi i32 [ %add_ln777, %95 ], [ %arr1_2_load_3, %94 ]" [poly1305/.apc/.src/poly1305_hw.cpp:777]   --->   Operation 1155 'phi' 'p_pn' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1156 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln779 = sub nsw i32 %p_pn, %temp_2_load" [poly1305/.apc/.src/poly1305_hw.cpp:779]   --->   Operation 1156 'sub' 'sub_ln779' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1157 [1/1] (2.66ns)   --->   "store i32 %sub_ln779, i32* %arr1_2_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:779]   --->   Operation 1157 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 1158 [1/1] (0.00ns)   --->   "br label %.preheader261" [poly1305/.apc/.src/poly1305_hw.cpp:772]   --->   Operation 1158 'br' <Predicate = true> <Delay = 0.00>

State 102 <SV = 23> <Delay = 2.66>
ST_102 : Operation 1159 [1/1] (0.00ns)   --->   "%i105_0 = phi i5 [ %i_57, %90 ], [ 0, %.preheader126.preheader ]"   --->   Operation 1159 'phi' 'i105_0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1160 [1/1] (1.12ns)   --->   "%icmp_ln721 = icmp eq i5 %i105_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:721]   --->   Operation 1160 'icmp' 'icmp_ln721' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1161 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 1161 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1162 [1/1] (1.36ns)   --->   "%i_57 = add i5 %i105_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:721]   --->   Operation 1162 'add' 'i_57' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln721, label %.loopexit122.loopexit112, label %88" [poly1305/.apc/.src/poly1305_hw.cpp:721]   --->   Operation 1163 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i5 %i105_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:722]   --->   Operation 1164 'zext' 'zext_ln722' <Predicate = (!icmp_ln721)> <Delay = 0.00>
ST_102 : Operation 1165 [1/1] (0.00ns)   --->   "%arr1_2_addr_2 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln722" [poly1305/.apc/.src/poly1305_hw.cpp:722]   --->   Operation 1165 'getelementptr' 'arr1_2_addr_2' <Predicate = (!icmp_ln721)> <Delay = 0.00>
ST_102 : Operation 1166 [2/2] (2.66ns)   --->   "%arr1_2_load_1 = load i32* %arr1_2_addr_2, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:722]   --->   Operation 1166 'load' 'arr1_2_load_1' <Predicate = (!icmp_ln721)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 1167 [1/1] (0.00ns)   --->   "%arr2_2_addr = getelementptr [17 x i4]* @arr2_2, i64 0, i64 %zext_ln722" [poly1305/.apc/.src/poly1305_hw.cpp:722]   --->   Operation 1167 'getelementptr' 'arr2_2_addr' <Predicate = (!icmp_ln721)> <Delay = 0.00>
ST_102 : Operation 1168 [2/2] (2.66ns)   --->   "%arr2_2_load = load i4* %arr2_2_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:722]   --->   Operation 1168 'load' 'arr2_2_load' <Predicate = (!icmp_ln721)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_102 : Operation 1169 [1/1] (0.00ns)   --->   "br label %.loopexit122"   --->   Operation 1169 'br' <Predicate = (icmp_ln721)> <Delay = 0.00>

State 103 <SV = 24> <Delay = 5.41>
ST_103 : Operation 1170 [1/2] (2.66ns)   --->   "%arr1_2_load_1 = load i32* %arr1_2_addr_2, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:722]   --->   Operation 1170 'load' 'arr1_2_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 1171 [1/2] (2.66ns)   --->   "%arr2_2_load = load i4* %arr2_2_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:722]   --->   Operation 1171 'load' 'arr2_2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_103 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln722 = sext i4 %arr2_2_load to i8" [poly1305/.apc/.src/poly1305_hw.cpp:722]   --->   Operation 1172 'sext' 'sext_ln722' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln722_1 = zext i8 %sext_ln722 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:722]   --->   Operation 1173 'zext' 'zext_ln722_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1174 [1/1] (1.57ns)   --->   "%icmp_ln722 = icmp slt i32 %arr1_2_load_1, %zext_ln722_1" [poly1305/.apc/.src/poly1305_hw.cpp:722]   --->   Operation 1174 'icmp' 'icmp_ln722' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1175 [1/1] (1.18ns)   --->   "br i1 %icmp_ln722, label %89, label %90" [poly1305/.apc/.src/poly1305_hw.cpp:722]   --->   Operation 1175 'br' <Predicate = true> <Delay = 1.18>
ST_103 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln727 = zext i5 %i_57 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:727]   --->   Operation 1176 'zext' 'zext_ln727' <Predicate = (icmp_ln722)> <Delay = 0.00>
ST_103 : Operation 1177 [1/1] (0.00ns)   --->   "%arr1_2_addr_3 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln727" [poly1305/.apc/.src/poly1305_hw.cpp:727]   --->   Operation 1177 'getelementptr' 'arr1_2_addr_3' <Predicate = (icmp_ln722)> <Delay = 0.00>
ST_103 : Operation 1178 [2/2] (2.66ns)   --->   "%arr1_2_load_2 = load i32* %arr1_2_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:727]   --->   Operation 1178 'load' 'arr1_2_load_2' <Predicate = (icmp_ln722)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 104 <SV = 25> <Delay = 6.95>
ST_104 : Operation 1179 [1/1] (1.63ns)   --->   "%add_ln726 = add nsw i32 %arr1_2_load_1, 256" [poly1305/.apc/.src/poly1305_hw.cpp:726]   --->   Operation 1179 'add' 'add_ln726' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1180 [1/2] (2.66ns)   --->   "%arr1_2_load_2 = load i32* %arr1_2_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:727]   --->   Operation 1180 'load' 'arr1_2_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 1181 [1/1] (1.63ns)   --->   "%add_ln727 = add nsw i32 %arr1_2_load_2, -1" [poly1305/.apc/.src/poly1305_hw.cpp:727]   --->   Operation 1181 'add' 'add_ln727' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1182 [1/1] (2.66ns)   --->   "store i32 %add_ln727, i32* %arr1_2_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:727]   --->   Operation 1182 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 1183 [1/1] (1.18ns)   --->   "br label %90"   --->   Operation 1183 'br' <Predicate = true> <Delay = 1.18>

State 105 <SV = 26> <Delay = 4.29>
ST_105 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node sub_ln728)   --->   "%p_pn194 = phi i32 [ %add_ln726, %89 ], [ %arr1_2_load_1, %88 ]" [poly1305/.apc/.src/poly1305_hw.cpp:726]   --->   Operation 1184 'phi' 'p_pn194' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1185 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln728 = sub nsw i32 %p_pn194, %zext_ln722_1" [poly1305/.apc/.src/poly1305_hw.cpp:728]   --->   Operation 1185 'sub' 'sub_ln728' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1186 [1/1] (2.66ns)   --->   "store i32 %sub_ln728, i32* %arr1_2_addr_2, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:728]   --->   Operation 1186 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 1187 [1/1] (0.00ns)   --->   "br label %.preheader126" [poly1305/.apc/.src/poly1305_hw.cpp:721]   --->   Operation 1187 'br' <Predicate = true> <Delay = 0.00>

State 106 <SV = 26> <Delay = 2.66>
ST_106 : Operation 1188 [1/1] (0.00ns)   --->   "%i114_0 = phi i6 [ 0, %.loopexit122 ], [ %i_60, %._crit_edge255 ]"   --->   Operation 1188 'phi' 'i114_0' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1189 [1/1] (1.12ns)   --->   "%icmp_ln785 = icmp eq i6 %i114_0, -32" [poly1305/.apc/.src/poly1305_hw.cpp:785]   --->   Operation 1189 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1190 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1190 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1191 [1/1] (1.37ns)   --->   "%i_60 = add i6 %i114_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:785]   --->   Operation 1191 'add' 'i_60' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln785, label %.preheader121.preheader, label %98" [poly1305/.apc/.src/poly1305_hw.cpp:785]   --->   Operation 1192 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln786 = zext i6 %i114_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:786]   --->   Operation 1193 'zext' 'zext_ln786' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_106 : Operation 1194 [1/1] (0.00ns)   --->   "%arr1_2_addr_6 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln786" [poly1305/.apc/.src/poly1305_hw.cpp:786]   --->   Operation 1194 'getelementptr' 'arr1_2_addr_6' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_106 : Operation 1195 [2/2] (2.66ns)   --->   "%arr1_2_load_5 = load i32* %arr1_2_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:786]   --->   Operation 1195 'load' 'arr1_2_load_5' <Predicate = (!icmp_ln785)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_106 : Operation 1196 [1/1] (1.18ns)   --->   "br label %.preheader121" [poly1305/.apc/.src/poly1305_hw.cpp:795]   --->   Operation 1196 'br' <Predicate = (icmp_ln785)> <Delay = 1.18>

State 107 <SV = 27> <Delay = 6.95>
ST_107 : Operation 1197 [1/2] (2.66ns)   --->   "%arr1_2_load_5 = load i32* %arr1_2_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:786]   --->   Operation 1197 'load' 'arr1_2_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_107 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %arr1_2_load_5, i32 31)" [poly1305/.apc/.src/poly1305_hw.cpp:786]   --->   Operation 1198 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1199 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %99, label %._crit_edge255" [poly1305/.apc/.src/poly1305_hw.cpp:786]   --->   Operation 1199 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1200 [1/1] (1.63ns)   --->   "%add_ln787 = add nsw i32 %arr1_2_load_5, 256" [poly1305/.apc/.src/poly1305_hw.cpp:787]   --->   Operation 1200 'add' 'add_ln787' <Predicate = (tmp_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1201 [1/1] (2.66ns)   --->   "store i32 %add_ln787, i32* %arr1_2_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:787]   --->   Operation 1201 'store' <Predicate = (tmp_25)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_107 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln788 = zext i6 %i_60 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:788]   --->   Operation 1202 'zext' 'zext_ln788' <Predicate = (tmp_25)> <Delay = 0.00>
ST_107 : Operation 1203 [1/1] (0.00ns)   --->   "%arr1_2_addr_7 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln788" [poly1305/.apc/.src/poly1305_hw.cpp:788]   --->   Operation 1203 'getelementptr' 'arr1_2_addr_7' <Predicate = (tmp_25)> <Delay = 0.00>
ST_107 : Operation 1204 [2/2] (2.66ns)   --->   "%arr1_2_load_6 = load i32* %arr1_2_addr_7, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:788]   --->   Operation 1204 'load' 'arr1_2_load_6' <Predicate = (tmp_25)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 108 <SV = 28> <Delay = 6.95>
ST_108 : Operation 1205 [1/2] (2.66ns)   --->   "%arr1_2_load_6 = load i32* %arr1_2_addr_7, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:788]   --->   Operation 1205 'load' 'arr1_2_load_6' <Predicate = (tmp_25)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_108 : Operation 1206 [1/1] (1.63ns)   --->   "%add_ln788 = add nsw i32 %arr1_2_load_6, -1" [poly1305/.apc/.src/poly1305_hw.cpp:788]   --->   Operation 1206 'add' 'add_ln788' <Predicate = (tmp_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1207 [1/1] (2.66ns)   --->   "store i32 %add_ln788, i32* %arr1_2_addr_7, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:788]   --->   Operation 1207 'store' <Predicate = (tmp_25)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_108 : Operation 1208 [1/1] (0.00ns)   --->   "br label %._crit_edge255" [poly1305/.apc/.src/poly1305_hw.cpp:789]   --->   Operation 1208 'br' <Predicate = (tmp_25)> <Delay = 0.00>
ST_108 : Operation 1209 [1/1] (0.00ns)   --->   "br label %97" [poly1305/.apc/.src/poly1305_hw.cpp:785]   --->   Operation 1209 'br' <Predicate = true> <Delay = 0.00>

State 109 <SV = 27> <Delay = 2.66>
ST_109 : Operation 1210 [1/1] (0.00ns)   --->   "%arr1Zeroes99_2 = phi i6 [ %arr1Zeroes_8, %101 ], [ 0, %.preheader121.preheader ]"   --->   Operation 1210 'phi' 'arr1Zeroes99_2' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1211 [1/1] (0.00ns)   --->   "%i115_0 = phi i7 [ %i_65, %101 ], [ 32, %.preheader121.preheader ]"   --->   Operation 1211 'phi' 'i115_0' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln795 = sext i7 %i115_0 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:795]   --->   Operation 1212 'sext' 'sext_ln795' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i115_0, i32 6)" [poly1305/.apc/.src/poly1305_hw.cpp:795]   --->   Operation 1213 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1214 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)"   --->   Operation 1214 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1215 [1/1] (1.37ns)   --->   "%arr1Zeroes_8 = add i6 %arr1Zeroes99_2, 1" [poly1305/.apc/.src/poly1305_hw.cpp:797]   --->   Operation 1215 'add' 'arr1Zeroes_8' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1216 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %.loopexit42, label %100" [poly1305/.apc/.src/poly1305_hw.cpp:795]   --->   Operation 1216 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln796 = zext i32 %sext_ln795 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:796]   --->   Operation 1217 'zext' 'zext_ln796' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_109 : Operation 1218 [1/1] (0.00ns)   --->   "%arr1_2_addr_8 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln796" [poly1305/.apc/.src/poly1305_hw.cpp:796]   --->   Operation 1218 'getelementptr' 'arr1_2_addr_8' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_109 : Operation 1219 [2/2] (2.66ns)   --->   "%arr1_2_load_7 = load i32* %arr1_2_addr_8, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:796]   --->   Operation 1219 'load' 'arr1_2_load_7' <Predicate = (!tmp_26)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 110 <SV = 28> <Delay = 4.23>
ST_110 : Operation 1220 [1/2] (2.66ns)   --->   "%arr1_2_load_7 = load i32* %arr1_2_addr_8, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:796]   --->   Operation 1220 'load' 'arr1_2_load_7' <Predicate = (!tmp_26)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_110 : Operation 1221 [1/1] (1.57ns)   --->   "%icmp_ln796 = icmp eq i32 %arr1_2_load_7, 0" [poly1305/.apc/.src/poly1305_hw.cpp:796]   --->   Operation 1221 'icmp' 'icmp_ln796' <Predicate = (!tmp_26)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1222 [1/1] (0.00ns)   --->   "br i1 %icmp_ln796, label %101, label %.loopexit42" [poly1305/.apc/.src/poly1305_hw.cpp:796]   --->   Operation 1222 'br' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_110 : Operation 1223 [1/1] (1.38ns)   --->   "%i_65 = add i7 %i115_0, -1" [poly1305/.apc/.src/poly1305_hw.cpp:795]   --->   Operation 1223 'add' 'i_65' <Predicate = (!tmp_26 & icmp_ln796)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1224 [1/1] (0.00ns)   --->   "br label %.preheader121" [poly1305/.apc/.src/poly1305_hw.cpp:795]   --->   Operation 1224 'br' <Predicate = (!tmp_26 & icmp_ln796)> <Delay = 0.00>
ST_110 : Operation 1225 [1/1] (1.37ns)   --->   "%sub_ln809 = sub i6 -31, %arr1Zeroes99_2" [poly1305/.apc/.src/poly1305_hw.cpp:809]   --->   Operation 1225 'sub' 'sub_ln809' <Predicate = (!icmp_ln796) | (tmp_26)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln809 = zext i6 %sub_ln809 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:809]   --->   Operation 1226 'zext' 'zext_ln809' <Predicate = (!icmp_ln796) | (tmp_26)> <Delay = 0.00>
ST_110 : Operation 1227 [1/1] (1.12ns)   --->   "%icmp_ln809 = icmp ugt i6 %sub_ln809, 17" [poly1305/.apc/.src/poly1305_hw.cpp:809]   --->   Operation 1227 'icmp' 'icmp_ln809' <Predicate = (!icmp_ln796) | (tmp_26)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1228 [1/1] (1.23ns)   --->   "br i1 %icmp_ln809, label %.loopexit, label %102" [poly1305/.apc/.src/poly1305_hw.cpp:809]   --->   Operation 1228 'br' <Predicate = (!icmp_ln796) | (tmp_26)> <Delay = 1.23>
ST_110 : Operation 1229 [1/1] (1.12ns)   --->   "%icmp_ln812 = icmp ult i6 %sub_ln809, 17" [poly1305/.apc/.src/poly1305_hw.cpp:812]   --->   Operation 1229 'icmp' 'icmp_ln812' <Predicate = (!icmp_ln796 & !icmp_ln809) | (tmp_26 & !icmp_ln809)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1230 [1/1] (1.23ns)   --->   "br i1 %icmp_ln812, label %.loopexit, label %._crit_edge259.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:812]   --->   Operation 1230 'br' <Predicate = (!icmp_ln796 & !icmp_ln809) | (tmp_26 & !icmp_ln809)> <Delay = 1.23>
ST_110 : Operation 1231 [1/1] (1.18ns)   --->   "br label %._crit_edge259" [poly1305/.apc/.src/poly1305_hw.cpp:816]   --->   Operation 1231 'br' <Predicate = (!icmp_ln796 & !icmp_ln809 & !icmp_ln812) | (tmp_26 & !icmp_ln809 & !icmp_ln812)> <Delay = 1.18>

State 111 <SV = 29> <Delay = 4.04>
ST_111 : Operation 1232 [1/1] (0.00ns)   --->   "%boolean98_1 = phi i3 [ 0, %104 ], [ %boolean98_0, %._crit_edge259.preheader ]"   --->   Operation 1232 'phi' 'boolean98_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1233 [1/1] (0.00ns)   --->   "%i117_0_in = phi i7 [ %i_68, %104 ], [ %zext_ln809, %._crit_edge259.preheader ]"   --->   Operation 1233 'phi' 'i117_0_in' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1234 [1/1] (1.38ns)   --->   "%i_68 = add i7 %i117_0_in, -1" [poly1305/.apc/.src/poly1305_hw.cpp:816]   --->   Operation 1234 'add' 'i_68' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln816 = sext i7 %i_68 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:816]   --->   Operation 1235 'sext' 'sext_ln816' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1236 [1/1] (1.12ns)   --->   "%icmp_ln816 = icmp sgt i7 %i117_0_in, 0" [poly1305/.apc/.src/poly1305_hw.cpp:816]   --->   Operation 1236 'icmp' 'icmp_ln816' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1237 [1/1] (1.23ns)   --->   "br i1 %icmp_ln816, label %103, label %.loopexit.loopexit" [poly1305/.apc/.src/poly1305_hw.cpp:816]   --->   Operation 1237 'br' <Predicate = true> <Delay = 1.23>
ST_111 : Operation 1238 [1/1] (0.00ns)   --->   "%zext_ln817 = zext i32 %sext_ln816 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:817]   --->   Operation 1238 'zext' 'zext_ln817' <Predicate = (icmp_ln816)> <Delay = 0.00>
ST_111 : Operation 1239 [1/1] (0.00ns)   --->   "%arr1_2_addr_9 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln817" [poly1305/.apc/.src/poly1305_hw.cpp:817]   --->   Operation 1239 'getelementptr' 'arr1_2_addr_9' <Predicate = (icmp_ln816)> <Delay = 0.00>
ST_111 : Operation 1240 [2/2] (2.66ns)   --->   "%arr1_2_load_8 = load i32* %arr1_2_addr_9, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:817]   --->   Operation 1240 'load' 'arr1_2_load_8' <Predicate = (icmp_ln816)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_111 : Operation 1241 [1/1] (0.00ns)   --->   "%arr2_2_addr_2 = getelementptr [17 x i4]* @arr2_2, i64 0, i64 %zext_ln817" [poly1305/.apc/.src/poly1305_hw.cpp:817]   --->   Operation 1241 'getelementptr' 'arr2_2_addr_2' <Predicate = (icmp_ln816)> <Delay = 0.00>
ST_111 : Operation 1242 [2/2] (2.66ns)   --->   "%arr2_2_load_2 = load i4* %arr2_2_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:817]   --->   Operation 1242 'load' 'arr2_2_load_2' <Predicate = (icmp_ln816)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>

State 112 <SV = 30> <Delay = 5.47>
ST_112 : Operation 1243 [1/2] (2.66ns)   --->   "%arr1_2_load_8 = load i32* %arr1_2_addr_9, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:817]   --->   Operation 1243 'load' 'arr1_2_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_112 : Operation 1244 [1/2] (2.66ns)   --->   "%arr2_2_load_2 = load i4* %arr2_2_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:817]   --->   Operation 1244 'load' 'arr2_2_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_112 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln817 = sext i4 %arr2_2_load_2 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:817]   --->   Operation 1245 'sext' 'sext_ln817' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1246 [1/1] (0.00ns)   --->   "%zext_ln817_1 = zext i8 %sext_ln817 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:817]   --->   Operation 1246 'zext' 'zext_ln817_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1247 [1/1] (1.57ns)   --->   "%icmp_ln817 = icmp sgt i32 %arr1_2_load_8, %zext_ln817_1" [poly1305/.apc/.src/poly1305_hw.cpp:817]   --->   Operation 1247 'icmp' 'icmp_ln817' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1248 [1/1] (1.23ns)   --->   "br i1 %icmp_ln817, label %.loopexit.loopexit, label %104" [poly1305/.apc/.src/poly1305_hw.cpp:817]   --->   Operation 1248 'br' <Predicate = true> <Delay = 1.23>
ST_112 : Operation 1249 [1/1] (1.57ns)   --->   "%icmp_ln821 = icmp slt i32 %arr1_2_load_8, %zext_ln817_1" [poly1305/.apc/.src/poly1305_hw.cpp:821]   --->   Operation 1249 'icmp' 'icmp_ln821' <Predicate = (!icmp_ln817)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1250 [1/1] (1.23ns)   --->   "br i1 %icmp_ln821, label %.loopexit.loopexit, label %._crit_edge259" [poly1305/.apc/.src/poly1305_hw.cpp:821]   --->   Operation 1250 'br' <Predicate = (!icmp_ln817)> <Delay = 1.23>

State 113 <SV = 31> <Delay = 1.23>
ST_113 : Operation 1251 [1/1] (0.00ns)   --->   "%boolean98_4_ph = phi i3 [ %boolean98_1, %._crit_edge259 ], [ 1, %103 ], [ -1, %104 ]"   --->   Operation 1251 'phi' 'boolean98_4_ph' <Predicate = (!icmp_ln809 & !icmp_ln812)> <Delay = 0.00>
ST_113 : Operation 1252 [1/1] (1.23ns)   --->   "br label %.loopexit"   --->   Operation 1252 'br' <Predicate = (!icmp_ln809 & !icmp_ln812)> <Delay = 1.23>
ST_113 : Operation 1253 [1/1] (1.12ns)   --->   "%icmp_ln831 = icmp eq i6 %arr1Zeroes99_2, -31" [poly1305/.apc/.src/poly1305_hw.cpp:831]   --->   Operation 1253 'icmp' 'icmp_ln831' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 32> <Delay = 1.18>
ST_114 : Operation 1254 [1/1] (0.00ns)   --->   "%boolean98_4 = phi i3 [ 1, %.loopexit42 ], [ -1, %102 ], [ %boolean98_4_ph, %.loopexit.loopexit ]"   --->   Operation 1254 'phi' 'boolean98_4' <Predicate = (!icmp_ln711 & !tmp_18)> <Delay = 0.00>
ST_114 : Operation 1255 [1/1] (0.00ns)   --->   "br i1 %icmp_ln831, label %.loopexit43, label %.preheader129" [poly1305/.apc/.src/poly1305_hw.cpp:831]   --->   Operation 1255 'br' <Predicate = (!icmp_ln711 & !tmp_18)> <Delay = 0.00>
ST_114 : Operation 1256 [1/1] (0.00ns)   --->   "br label %.loopexit44._crit_edge" [poly1305/.apc/.src/poly1305_hw.cpp:835]   --->   Operation 1256 'br' <Predicate = (!icmp_ln711 & icmp_ln831) | (!icmp_ln711 & tmp_18)> <Delay = 0.00>
ST_114 : Operation 1257 [1/1] (1.18ns)   --->   "br label %105" [poly1305/.apc/.src/poly1305_hw.cpp:838]   --->   Operation 1257 'br' <Predicate = (icmp_ln831) | (tmp_18) | (icmp_ln711)> <Delay = 1.18>

State 115 <SV = 33> <Delay = 2.66>
ST_115 : Operation 1258 [1/1] (0.00ns)   --->   "%i118_0 = phi i5 [ 0, %.loopexit44._crit_edge ], [ %i_75, %106 ]"   --->   Operation 1258 'phi' 'i118_0' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_115 : Operation 1259 [1/1] (1.12ns)   --->   "%icmp_ln838 = icmp eq i5 %i118_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:838]   --->   Operation 1259 'icmp' 'icmp_ln838' <Predicate = (!icmp_ln48)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1260 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 1260 'speclooptripcount' 'empty_74' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_115 : Operation 1261 [1/1] (1.36ns)   --->   "%i_75 = add i5 %i118_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:838]   --->   Operation 1261 'add' 'i_75' <Predicate = (!icmp_ln48)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1262 [1/1] (0.00ns)   --->   "br i1 %icmp_ln838, label %.loopexit165.loopexit, label %106" [poly1305/.apc/.src/poly1305_hw.cpp:838]   --->   Operation 1262 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_115 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln839 = zext i5 %i118_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:839]   --->   Operation 1263 'zext' 'zext_ln839' <Predicate = (!icmp_ln48 & !icmp_ln838)> <Delay = 0.00>
ST_115 : Operation 1264 [1/1] (0.00ns)   --->   "%arr1_2_addr_10 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln839" [poly1305/.apc/.src/poly1305_hw.cpp:839]   --->   Operation 1264 'getelementptr' 'arr1_2_addr_10' <Predicate = (!icmp_ln48 & !icmp_ln838)> <Delay = 0.00>
ST_115 : Operation 1265 [2/2] (2.66ns)   --->   "%arr1_2_load_9 = load i32* %arr1_2_addr_10, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:839]   --->   Operation 1265 'load' 'arr1_2_load_9' <Predicate = (!icmp_ln48 & !icmp_ln838)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_115 : Operation 1266 [1/1] (0.00ns)   --->   "br label %.loopexit165"   --->   Operation 1266 'br' <Predicate = (!icmp_ln48 & icmp_ln838)> <Delay = 0.00>
ST_115 : Operation 1267 [1/1] (1.18ns)   --->   "br label %107" [poly1305/.apc/.src/poly1305_hw.cpp:851]   --->   Operation 1267 'br' <Predicate = (icmp_ln838) | (icmp_ln48)> <Delay = 1.18>

State 116 <SV = 34> <Delay = 4.08>
ST_116 : Operation 1268 [1/2] (2.66ns)   --->   "%arr1_2_load_9 = load i32* %arr1_2_addr_10, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:839]   --->   Operation 1268 'load' 'arr1_2_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_116 : Operation 1269 [1/1] (0.00ns)   --->   "%trunc_ln839 = trunc i32 %arr1_2_load_9 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:839]   --->   Operation 1269 'trunc' 'trunc_ln839' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1270 [1/1] (0.00ns)   --->   "%acc_addr_4 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln839" [poly1305/.apc/.src/poly1305_hw.cpp:839]   --->   Operation 1270 'getelementptr' 'acc_addr_4' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1271 [1/1] (1.42ns)   --->   "store i8 %trunc_ln839, i8* %acc_addr_4, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:839]   --->   Operation 1271 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_116 : Operation 1272 [1/1] (0.00ns)   --->   "br label %105" [poly1305/.apc/.src/poly1305_hw.cpp:838]   --->   Operation 1272 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 12> <Delay = 1.62>
ST_117 : Operation 1273 [1/1] (0.00ns)   --->   "%i3_0 = phi i28 [ 0, %.preheader164.preheader ], [ %i_38, %.preheader164.loopexit ]"   --->   Operation 1273 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1274 [1/1] (0.00ns)   --->   "%boolean_0 = phi i32 [ undef, %.preheader164.preheader ], [ %boolean_11, %.preheader164.loopexit ]"   --->   Operation 1274 'phi' 'boolean_0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i28 %i3_0 to i29" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 1275 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1276 [1/1] (1.54ns)   --->   "%icmp_ln49 = icmp slt i29 %zext_ln49_1, %select_ln49" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 1276 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1277 [1/1] (1.62ns)   --->   "%i_38 = add i28 %i3_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 1277 'add' 'i_38' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1278 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %.preheader163.preheader, label %.loopexit165.loopexit115" [poly1305/.apc/.src/poly1305_hw.cpp:49]   --->   Operation 1278 'br' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1279 [1/1] (0.00ns)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %i3_0, i4 0)" [poly1305/.apc/.src/poly1305_hw.cpp:52]   --->   Operation 1279 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_117 : Operation 1280 [1/1] (1.18ns)   --->   "br label %.preheader163" [poly1305/.apc/.src/poly1305_hw.cpp:51]   --->   Operation 1280 'br' <Predicate = (icmp_ln49)> <Delay = 1.18>
ST_117 : Operation 1281 [1/1] (0.00ns)   --->   "br label %.loopexit165"   --->   Operation 1281 'br' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 118 <SV = 13> <Delay = 4.29>
ST_118 : Operation 1282 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ %j, %8 ], [ 0, %.preheader163.preheader ]"   --->   Operation 1282 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i5 %j_0 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:51]   --->   Operation 1283 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1284 [1/1] (1.12ns)   --->   "%icmp_ln51 = icmp eq i5 %j_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:51]   --->   Operation 1284 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1285 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1285 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1286 [1/1] (1.36ns)   --->   "%j = add i5 %j_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:51]   --->   Operation 1286 'add' 'j' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1287 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader423.preheader, label %8" [poly1305/.apc/.src/poly1305_hw.cpp:51]   --->   Operation 1287 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1288 [1/1] (1.63ns)   --->   "%add_ln52 = add nsw i32 %shl_ln, %zext_ln51" [poly1305/.apc/.src/poly1305_hw.cpp:52]   --->   Operation 1288 'add' 'add_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i32 %add_ln52 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:52]   --->   Operation 1289 'zext' 'zext_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_118 : Operation 1290 [1/1] (0.00ns)   --->   "%text_addr_1 = getelementptr inbounds [1000 x i8]* %text, i64 0, i64 %zext_ln52" [poly1305/.apc/.src/poly1305_hw.cpp:52]   --->   Operation 1290 'getelementptr' 'text_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_118 : Operation 1291 [2/2] (2.66ns)   --->   "%text_load = load i8* %text_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:52]   --->   Operation 1291 'load' 'text_load' <Predicate = (!icmp_ln51)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_118 : Operation 1292 [1/1] (1.42ns)   --->   "store i8 1, i8* %textBlock_addr, align 16" [poly1305/.apc/.src/poly1305_hw.cpp:54]   --->   Operation 1292 'store' <Predicate = (icmp_ln51)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_118 : Operation 1293 [1/1] (1.18ns)   --->   "br label %.preheader423" [poly1305/.apc/.src/poly1305_hw.cpp:65]   --->   Operation 1293 'br' <Predicate = (icmp_ln51)> <Delay = 1.18>

State 119 <SV = 14> <Delay = 4.08>
ST_119 : Operation 1294 [1/2] (2.66ns)   --->   "%text_load = load i8* %text_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:52]   --->   Operation 1294 'load' 'text_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_119 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i5 %j_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:52]   --->   Operation 1295 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1296 [1/1] (0.00ns)   --->   "%textBlock_addr_1 = getelementptr inbounds [17 x i8]* %textBlock, i64 0, i64 %zext_ln52_1" [poly1305/.apc/.src/poly1305_hw.cpp:52]   --->   Operation 1296 'getelementptr' 'textBlock_addr_1' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1297 [1/1] (1.42ns)   --->   "store i8 %text_load, i8* %textBlock_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:52]   --->   Operation 1297 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_119 : Operation 1298 [1/1] (0.00ns)   --->   "br label %.preheader163" [poly1305/.apc/.src/poly1305_hw.cpp:51]   --->   Operation 1298 'br' <Predicate = true> <Delay = 0.00>

State 120 <SV = 14> <Delay = 1.42>
ST_120 : Operation 1299 [1/1] (0.00ns)   --->   "%j5_0 = phi i5 [ %j_2, %_ifconv ], [ 0, %.preheader423.preheader ]"   --->   Operation 1299 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1300 [1/1] (0.00ns)   --->   "%addCarry_0 = phi i2 [ %select_ln67, %_ifconv ], [ 0, %.preheader423.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:67]   --->   Operation 1300 'phi' 'addCarry_0' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1301 [1/1] (1.12ns)   --->   "%icmp_ln65 = icmp eq i5 %j5_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:65]   --->   Operation 1301 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1302 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 1302 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1303 [1/1] (1.36ns)   --->   "%j_2 = add i5 %j5_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:65]   --->   Operation 1303 'add' 'j_2' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1304 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.preheader162.preheader, label %_ifconv" [poly1305/.apc/.src/poly1305_hw.cpp:65]   --->   Operation 1304 'br' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i5 %j5_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1305 'zext' 'zext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_120 : Operation 1306 [1/1] (0.00ns)   --->   "%textBlock_addr_2 = getelementptr inbounds [17 x i8]* %textBlock, i64 0, i64 %zext_ln66" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1306 'getelementptr' 'textBlock_addr_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_120 : Operation 1307 [2/2] (1.42ns)   --->   "%textBlock_load = load i8* %textBlock_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1307 'load' 'textBlock_load' <Predicate = (!icmp_ln65)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_120 : Operation 1308 [1/1] (0.00ns)   --->   "%acc_addr_1 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln66" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1308 'getelementptr' 'acc_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_120 : Operation 1309 [2/2] (1.42ns)   --->   "%acc_load = load i8* %acc_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1309 'load' 'acc_load' <Predicate = (!icmp_ln65)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_120 : Operation 1310 [1/1] (1.18ns)   --->   "br label %.preheader162" [poly1305/.apc/.src/poly1305_hw.cpp:77]   --->   Operation 1310 'br' <Predicate = (icmp_ln65)> <Delay = 1.18>

State 121 <SV = 15> <Delay = 5.47>
ST_121 : Operation 1311 [1/2] (1.42ns)   --->   "%textBlock_load = load i8* %textBlock_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1311 'load' 'textBlock_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_121 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i8 %textBlock_load to i9" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1312 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1313 [1/2] (1.42ns)   --->   "%acc_load = load i8* %acc_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1313 'load' 'acc_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_121 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i8 %acc_load to i9" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1314 'zext' 'zext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i2 %addCarry_0 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1315 'zext' 'zext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1316 [1/1] (1.39ns)   --->   "%add_ln66 = add i9 %zext_ln66_1, %zext_ln66_2" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1316 'add' 'add_ln66' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln66_4 = zext i9 %add_ln66 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1317 'zext' 'zext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1318 [1/1] (1.41ns)   --->   "%sum = add i10 %zext_ln66_4, %zext_ln66_3" [poly1305/.apc/.src/poly1305_hw.cpp:66]   --->   Operation 1318 'add' 'sum' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:67]   --->   Operation 1319 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1320 [1/1] (0.61ns)   --->   "%icmp_ln67 = icmp ne i2 %tmp_6, 0" [poly1305/.apc/.src/poly1305_hw.cpp:67]   --->   Operation 1320 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:68]   --->   Operation 1321 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1322 [1/1] (0.62ns)   --->   "%select_ln67 = select i1 %icmp_ln67, i2 %trunc_ln6, i2 0" [poly1305/.apc/.src/poly1305_hw.cpp:67]   --->   Operation 1322 'select' 'select_ln67' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i2 %addCarry_0 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:65]   --->   Operation 1323 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_1 = add i8 %acc_load, %zext_ln65" [poly1305/.apc/.src/poly1305_hw.cpp:73]   --->   Operation 1324 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 1325 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln73 = add i8 %add_ln73_1, %textBlock_load" [poly1305/.apc/.src/poly1305_hw.cpp:73]   --->   Operation 1325 'add' 'add_ln73' <Predicate = true> <Delay = 2.42> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 1326 [1/1] (0.00ns)   --->   "%accSum_addr = getelementptr inbounds [17 x i8]* %accSum, i64 0, i64 %zext_ln66" [poly1305/.apc/.src/poly1305_hw.cpp:73]   --->   Operation 1326 'getelementptr' 'accSum_addr' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1327 [1/1] (1.42ns)   --->   "store i8 %add_ln73, i8* %accSum_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:73]   --->   Operation 1327 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_121 : Operation 1328 [1/1] (0.00ns)   --->   "br label %.preheader423" [poly1305/.apc/.src/poly1305_hw.cpp:65]   --->   Operation 1328 'br' <Predicate = true> <Delay = 0.00>

State 122 <SV = 15> <Delay = 1.42>
ST_122 : Operation 1329 [1/1] (0.00ns)   --->   "%k_0 = phi i6 [ %k, %9 ], [ 0, %.preheader162.preheader ]"   --->   Operation 1329 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1330 [1/1] (1.12ns)   --->   "%icmp_ln77 = icmp eq i6 %k_0, -31" [poly1305/.apc/.src/poly1305_hw.cpp:77]   --->   Operation 1330 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1331 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)"   --->   Operation 1331 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1332 [1/1] (1.37ns)   --->   "%k = add i6 %k_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:77]   --->   Operation 1332 'add' 'k' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1333 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %.preheader161.preheader, label %9" [poly1305/.apc/.src/poly1305_hw.cpp:77]   --->   Operation 1333 'br' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i6 %k_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:78]   --->   Operation 1334 'zext' 'zext_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_122 : Operation 1335 [1/1] (0.00ns)   --->   "%mul_addr = getelementptr inbounds [33 x i8]* %mul, i64 0, i64 %zext_ln78" [poly1305/.apc/.src/poly1305_hw.cpp:78]   --->   Operation 1335 'getelementptr' 'mul_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_122 : Operation 1336 [1/1] (1.42ns)   --->   "store i8 0, i8* %mul_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:78]   --->   Operation 1336 'store' <Predicate = (!icmp_ln77)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_122 : Operation 1337 [1/1] (0.00ns)   --->   "br label %.preheader162" [poly1305/.apc/.src/poly1305_hw.cpp:77]   --->   Operation 1337 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_122 : Operation 1338 [1/1] (1.18ns)   --->   "br label %.preheader161" [poly1305/.apc/.src/poly1305_hw.cpp:82]   --->   Operation 1338 'br' <Predicate = (icmp_ln77)> <Delay = 1.18>

State 123 <SV = 16> <Delay = 1.42>
ST_123 : Operation 1339 [1/1] (0.00ns)   --->   "%i6_0 = phi i5 [ %i_44, %.preheader161.loopexit ], [ 0, %.preheader161.preheader ]"   --->   Operation 1339 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1340 [1/1] (0.00ns)   --->   "%addCarry_2 = phi i8 [ %addCarry_3, %.preheader161.loopexit ], [ 0, %.preheader161.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:84]   --->   Operation 1340 'phi' 'addCarry_2' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1341 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i5 %i6_0 to i6" [poly1305/.apc/.src/poly1305_hw.cpp:82]   --->   Operation 1341 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1342 [1/1] (1.12ns)   --->   "%icmp_ln82 = icmp eq i5 %i6_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:82]   --->   Operation 1342 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1343 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1343 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1344 [1/1] (1.36ns)   --->   "%i_44 = add i5 %i6_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:108]   --->   Operation 1344 'add' 'i_44' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1345 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %.preheader422.preheader, label %.preheader160.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:82]   --->   Operation 1345 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i5 %i6_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1346 'zext' 'zext_ln85_3' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_123 : Operation 1347 [1/1] (0.00ns)   --->   "%r_addr_8 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 %zext_ln85_3" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1347 'getelementptr' 'r_addr_8' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_123 : Operation 1348 [2/2] (1.42ns)   --->   "%r_load_7 = load i8* %r_addr_8, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1348 'load' 'r_load_7' <Predicate = (!icmp_ln82)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_123 : Operation 1349 [1/1] (1.18ns)   --->   "br label %.preheader422" [poly1305/.apc/.src/poly1305_hw.cpp:122]   --->   Operation 1349 'br' <Predicate = (icmp_ln82)> <Delay = 1.18>

State 124 <SV = 17> <Delay = 1.42>
ST_124 : Operation 1350 [1/2] (1.42ns)   --->   "%r_load_7 = load i8* %r_addr_8, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1350 'load' 'r_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_124 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i8 %r_load_7 to i16" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1351 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1352 [1/1] (1.12ns)   --->   "%icmp_ln107 = icmp ne i5 %i6_0, 15" [poly1305/.apc/.src/poly1305_hw.cpp:107]   --->   Operation 1352 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1353 [1/1] (1.37ns)   --->   "%add_ln94 = add i6 %zext_ln82, 17" [poly1305/.apc/.src/poly1305_hw.cpp:94]   --->   Operation 1353 'add' 'add_ln94' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i6 %add_ln94 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:94]   --->   Operation 1354 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1355 [1/1] (0.00ns)   --->   "%mul_addr_3 = getelementptr inbounds [33 x i8]* %mul, i64 0, i64 %zext_ln94" [poly1305/.apc/.src/poly1305_hw.cpp:94]   --->   Operation 1355 'getelementptr' 'mul_addr_3' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1356 [1/1] (1.18ns)   --->   "br label %.preheader160" [poly1305/.apc/.src/poly1305_hw.cpp:84]   --->   Operation 1356 'br' <Predicate = true> <Delay = 1.18>

State 125 <SV = 18> <Delay = 1.42>
ST_125 : Operation 1357 [1/1] (0.00ns)   --->   "%mulCarry_0 = phi i8 [ %mulCarry_2, %._crit_edge206 ], [ 0, %.preheader160.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:86]   --->   Operation 1357 'phi' 'mulCarry_0' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1358 [1/1] (0.00ns)   --->   "%addCarry_3 = phi i8 [ %zext_ln84, %._crit_edge206 ], [ %addCarry_2, %.preheader160.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:84]   --->   Operation 1358 'phi' 'addCarry_3' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1359 [1/1] (0.00ns)   --->   "%j7_0 = phi i5 [ %j_5, %._crit_edge206 ], [ 0, %.preheader160.preheader ]"   --->   Operation 1359 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1360 [1/1] (1.12ns)   --->   "%icmp_ln84 = icmp eq i5 %j7_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:84]   --->   Operation 1360 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1361 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 1361 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1362 [1/1] (1.36ns)   --->   "%j_5 = add i5 %j7_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:84]   --->   Operation 1362 'add' 'j_5' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1363 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %.preheader161.loopexit, label %_ifconv1" [poly1305/.apc/.src/poly1305_hw.cpp:84]   --->   Operation 1363 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1364 [1/1] (0.00ns)   --->   "%zext_ln85_4 = zext i5 %j7_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1364 'zext' 'zext_ln85_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_125 : Operation 1365 [1/1] (0.00ns)   --->   "%accSum_addr_1 = getelementptr inbounds [17 x i8]* %accSum, i64 0, i64 %zext_ln85_4" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1365 'getelementptr' 'accSum_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_125 : Operation 1366 [2/2] (1.42ns)   --->   "%accSum_load = load i8* %accSum_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1366 'load' 'accSum_load' <Predicate = (!icmp_ln84)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_125 : Operation 1367 [1/1] (0.00ns)   --->   "br label %.preheader161"   --->   Operation 1367 'br' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 126 <SV = 19> <Delay = 8.61>
ST_126 : Operation 1368 [1/2] (1.42ns)   --->   "%accSum_load = load i8* %accSum_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1368 'load' 'accSum_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_126 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i8 %accSum_load to i16" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1369 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1370 [1/1] (2.84ns) (grouped into DSP with root node mulTemp)   --->   "%mul_ln85 = mul i16 %zext_ln85_1, %zext_ln85" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1370 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i8 %mulCarry_0 to i16" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1371 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1372 [1/1] (2.75ns) (root node of the DSP)   --->   "%mulTemp = add i16 %zext_ln85_2, %mul_ln85" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1372 'add' 'mulTemp' <Predicate = true> <Delay = 2.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 1373 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i16 %mulTemp to i8" [poly1305/.apc/.src/poly1305_hw.cpp:85]   --->   Operation 1373 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp, i32 8, i32 15)" [poly1305/.apc/.src/poly1305_hw.cpp:86]   --->   Operation 1374 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1375 [1/1] (1.12ns)   --->   "%icmp_ln86 = icmp ne i8 %tmp_9, 0" [poly1305/.apc/.src/poly1305_hw.cpp:86]   --->   Operation 1375 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1376 [1/1] (0.00ns)   --->   "%mulCarry = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp, i32 8, i32 15)" [poly1305/.apc/.src/poly1305_hw.cpp:87]   --->   Operation 1376 'partselect' 'mulCarry' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1377 [1/1] (0.47ns)   --->   "%select_ln86 = select i1 %icmp_ln86, i8 %mulCarry, i8 0" [poly1305/.apc/.src/poly1305_hw.cpp:86]   --->   Operation 1377 'select' 'select_ln86' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 127 <SV = 20> <Delay = 2.92>
ST_127 : Operation 1378 [1/1] (1.12ns)   --->   "%icmp_ln93 = icmp ne i5 %j7_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:93]   --->   Operation 1378 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1379 [1/1] (1.12ns)   --->   "%icmp_ln93_1 = icmp eq i8 %select_ln86, 0" [poly1305/.apc/.src/poly1305_hw.cpp:93]   --->   Operation 1379 'icmp' 'icmp_ln93_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1380 [1/1] (0.61ns)   --->   "%or_ln93 = or i1 %icmp_ln93, %icmp_ln93_1" [poly1305/.apc/.src/poly1305_hw.cpp:93]   --->   Operation 1380 'or' 'or_ln93' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1381 [1/1] (1.18ns)   --->   "br i1 %or_ln93, label %._crit_edge204_ifconv, label %10" [poly1305/.apc/.src/poly1305_hw.cpp:93]   --->   Operation 1381 'br' <Predicate = true> <Delay = 1.18>
ST_127 : Operation 1382 [1/1] (1.42ns)   --->   "store i8 %select_ln86, i8* %mul_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:94]   --->   Operation 1382 'store' <Predicate = (!or_ln93)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_127 : Operation 1383 [1/1] (1.18ns)   --->   "br label %._crit_edge204_ifconv" [poly1305/.apc/.src/poly1305_hw.cpp:96]   --->   Operation 1383 'br' <Predicate = (!or_ln93)> <Delay = 1.18>
ST_127 : Operation 1384 [1/1] (1.36ns)   --->   "%add_ln98 = add i5 %j7_0, %i6_0" [poly1305/.apc/.src/poly1305_hw.cpp:98]   --->   Operation 1384 'add' 'add_ln98' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i5 %add_ln98 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:98]   --->   Operation 1385 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1386 [1/1] (0.00ns)   --->   "%mul_addr_4 = getelementptr inbounds [33 x i8]* %mul, i64 0, i64 %zext_ln98_1" [poly1305/.apc/.src/poly1305_hw.cpp:98]   --->   Operation 1386 'getelementptr' 'mul_addr_4' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1387 [2/2] (1.42ns)   --->   "%mul_load_1 = load i8* %mul_addr_4, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:98]   --->   Operation 1387 'load' 'mul_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 128 <SV = 21> <Delay = 7.87>
ST_128 : Operation 1388 [1/1] (0.00ns)   --->   "%mulCarry_2 = phi i8 [ 0, %10 ], [ %select_ln86, %_ifconv1 ]" [poly1305/.apc/.src/poly1305_hw.cpp:86]   --->   Operation 1388 'phi' 'mulCarry_2' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %trunc_ln85 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:98]   --->   Operation 1389 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1390 [1/2] (1.42ns)   --->   "%mul_load_1 = load i8* %mul_addr_4, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:98]   --->   Operation 1390 'load' 'mul_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_128 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i8 %mul_load_1 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:98]   --->   Operation 1391 'zext' 'zext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i8 %addCarry_3 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:98]   --->   Operation 1392 'zext' 'zext_ln98_3' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1393 [1/1] (1.39ns)   --->   "%add_ln98_1 = add i9 %zext_ln98_3, %zext_ln98_2" [poly1305/.apc/.src/poly1305_hw.cpp:98]   --->   Operation 1393 'add' 'add_ln98_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1394 [1/1] (0.00ns)   --->   "%zext_ln98_4 = zext i9 %add_ln98_1 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:98]   --->   Operation 1394 'zext' 'zext_ln98_4' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1395 [1/1] (1.41ns)   --->   "%addTemp = add i10 %zext_ln98_4, %zext_ln98" [poly1305/.apc/.src/poly1305_hw.cpp:98]   --->   Operation 1395 'add' 'addTemp' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:99]   --->   Operation 1396 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1397 [1/1] (0.61ns)   --->   "%icmp_ln99 = icmp ne i2 %tmp_13, 0" [poly1305/.apc/.src/poly1305_hw.cpp:99]   --->   Operation 1397 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1398 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:100]   --->   Operation 1398 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1399 [1/1] (0.62ns)   --->   "%select_ln99 = select i1 %icmp_ln99, i2 %trunc_ln, i2 0" [poly1305/.apc/.src/poly1305_hw.cpp:99]   --->   Operation 1399 'select' 'select_ln99' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i2 %select_ln99 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:99]   --->   Operation 1400 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_1 = add i8 %addCarry_3, %trunc_ln85" [poly1305/.apc/.src/poly1305_hw.cpp:105]   --->   Operation 1401 'add' 'add_ln105_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 1402 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i8 %add_ln105_1, %mul_load_1" [poly1305/.apc/.src/poly1305_hw.cpp:105]   --->   Operation 1402 'add' 'add_ln105' <Predicate = true> <Delay = 2.42> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 1403 [1/1] (1.42ns)   --->   "store i8 %add_ln105, i8* %mul_addr_4, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:105]   --->   Operation 1403 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_128 : Operation 1404 [1/1] (0.61ns)   --->   "%icmp_ln107_1 = icmp eq i2 %select_ln99, 0" [poly1305/.apc/.src/poly1305_hw.cpp:107]   --->   Operation 1404 'icmp' 'icmp_ln107_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_1)   --->   "%or_ln107 = or i1 %icmp_ln107, %icmp_ln107_1" [poly1305/.apc/.src/poly1305_hw.cpp:107]   --->   Operation 1405 'or' 'or_ln107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1406 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln107_1 = or i1 %or_ln107, %icmp_ln93" [poly1305/.apc/.src/poly1305_hw.cpp:107]   --->   Operation 1406 'or' 'or_ln107_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1407 [1/1] (1.18ns)   --->   "br i1 %or_ln107_1, label %._crit_edge206, label %11" [poly1305/.apc/.src/poly1305_hw.cpp:107]   --->   Operation 1407 'br' <Predicate = true> <Delay = 1.18>
ST_128 : Operation 1408 [2/2] (1.42ns)   --->   "%mul_load_2 = load i8* %mul_addr_1, align 16" [poly1305/.apc/.src/poly1305_hw.cpp:108]   --->   Operation 1408 'load' 'mul_load_2' <Predicate = (!or_ln107_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 129 <SV = 22> <Delay = 4.24>
ST_129 : Operation 1409 [1/2] (1.42ns)   --->   "%mul_load_2 = load i8* %mul_addr_1, align 16" [poly1305/.apc/.src/poly1305_hw.cpp:108]   --->   Operation 1409 'load' 'mul_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_129 : Operation 1410 [1/1] (1.39ns)   --->   "%add_ln108 = add i8 %mul_load_2, %zext_ln99" [poly1305/.apc/.src/poly1305_hw.cpp:108]   --->   Operation 1410 'add' 'add_ln108' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1411 [1/1] (1.42ns)   --->   "store i8 %add_ln108, i8* %mul_addr_1, align 16" [poly1305/.apc/.src/poly1305_hw.cpp:108]   --->   Operation 1411 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_129 : Operation 1412 [1/1] (1.18ns)   --->   "br label %._crit_edge206" [poly1305/.apc/.src/poly1305_hw.cpp:110]   --->   Operation 1412 'br' <Predicate = true> <Delay = 1.18>

State 130 <SV = 23> <Delay = 0.00>
ST_130 : Operation 1413 [1/1] (0.00ns)   --->   "%addCarry_5 = phi i2 [ 0, %11 ], [ %select_ln99, %._crit_edge204_ifconv ]" [poly1305/.apc/.src/poly1305_hw.cpp:99]   --->   Operation 1413 'phi' 'addCarry_5' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i2 %addCarry_5 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:84]   --->   Operation 1414 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1415 [1/1] (0.00ns)   --->   "br label %.preheader160" [poly1305/.apc/.src/poly1305_hw.cpp:84]   --->   Operation 1415 'br' <Predicate = true> <Delay = 0.00>

State 131 <SV = 17> <Delay = 1.42>
ST_131 : Operation 1416 [1/1] (0.00ns)   --->   "%i9_0 = phi i6 [ %i_46, %12 ], [ 0, %.preheader422.preheader ]"   --->   Operation 1416 'phi' 'i9_0' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1417 [1/1] (1.12ns)   --->   "%icmp_ln122 = icmp eq i6 %i9_0, -31" [poly1305/.apc/.src/poly1305_hw.cpp:122]   --->   Operation 1417 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1418 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)"   --->   Operation 1418 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1419 [1/1] (1.37ns)   --->   "%i_46 = add i6 %i9_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:122]   --->   Operation 1419 'add' 'i_46' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1420 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %.preheader6.preheader, label %12" [poly1305/.apc/.src/poly1305_hw.cpp:122]   --->   Operation 1420 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i6 %i9_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:123]   --->   Operation 1421 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_131 : Operation 1422 [1/1] (0.00ns)   --->   "%mul_addr_2 = getelementptr inbounds [33 x i8]* %mul, i64 0, i64 %zext_ln123_1" [poly1305/.apc/.src/poly1305_hw.cpp:123]   --->   Operation 1422 'getelementptr' 'mul_addr_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_131 : Operation 1423 [2/2] (1.42ns)   --->   "%mul_load = load i8* %mul_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:123]   --->   Operation 1423 'load' 'mul_load' <Predicate = (!icmp_ln122)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_131 : Operation 1424 [1/1] (1.18ns)   --->   "br label %.preheader6" [poly1305/.apc/.src/poly1305_hw.cpp:135]   --->   Operation 1424 'br' <Predicate = (icmp_ln122)> <Delay = 1.18>

State 132 <SV = 18> <Delay = 4.08>
ST_132 : Operation 1425 [1/2] (1.42ns)   --->   "%mul_load = load i8* %mul_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:123]   --->   Operation 1425 'load' 'mul_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_132 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %mul_load to i32" [poly1305/.apc/.src/poly1305_hw.cpp:123]   --->   Operation 1426 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1427 [1/1] (0.00ns)   --->   "%arr1_addr = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln123_1" [poly1305/.apc/.src/poly1305_hw.cpp:123]   --->   Operation 1427 'getelementptr' 'arr1_addr' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1428 [1/1] (2.66ns)   --->   "store i32 %zext_ln123, i32* %arr1_addr, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:123]   --->   Operation 1428 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_132 : Operation 1429 [1/1] (0.00ns)   --->   "br label %.preheader422" [poly1305/.apc/.src/poly1305_hw.cpp:122]   --->   Operation 1429 'br' <Predicate = true> <Delay = 0.00>

State 133 <SV = 18> <Delay = 2.66>
ST_133 : Operation 1430 [1/1] (0.00ns)   --->   "%arr1Zeroes_0 = phi i6 [ %arr1Zeroes, %14 ], [ 0, %.preheader6.preheader ]"   --->   Operation 1430 'phi' 'arr1Zeroes_0' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1431 [1/1] (0.00ns)   --->   "%i10_0 = phi i7 [ %i_50, %14 ], [ 32, %.preheader6.preheader ]"   --->   Operation 1431 'phi' 'i10_0' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i7 %i10_0 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:135]   --->   Operation 1432 'sext' 'sext_ln135' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i10_0, i32 6)" [poly1305/.apc/.src/poly1305_hw.cpp:135]   --->   Operation 1433 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1434 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)"   --->   Operation 1434 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1435 [1/1] (1.37ns)   --->   "%arr1Zeroes = add i6 %arr1Zeroes_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:137]   --->   Operation 1435 'add' 'arr1Zeroes' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1436 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %.loopexit63, label %13" [poly1305/.apc/.src/poly1305_hw.cpp:135]   --->   Operation 1436 'br' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1437 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i32 %sext_ln135 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:136]   --->   Operation 1437 'zext' 'zext_ln136' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_133 : Operation 1438 [1/1] (0.00ns)   --->   "%arr1_addr_1 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln136" [poly1305/.apc/.src/poly1305_hw.cpp:136]   --->   Operation 1438 'getelementptr' 'arr1_addr_1' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_133 : Operation 1439 [2/2] (2.66ns)   --->   "%arr1_load = load i32* %arr1_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:136]   --->   Operation 1439 'load' 'arr1_load' <Predicate = (!tmp_11)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 134 <SV = 19> <Delay = 4.23>
ST_134 : Operation 1440 [1/2] (2.66ns)   --->   "%arr1_load = load i32* %arr1_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:136]   --->   Operation 1440 'load' 'arr1_load' <Predicate = (!tmp_11)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_134 : Operation 1441 [1/1] (1.57ns)   --->   "%icmp_ln136 = icmp eq i32 %arr1_load, 0" [poly1305/.apc/.src/poly1305_hw.cpp:136]   --->   Operation 1441 'icmp' 'icmp_ln136' <Predicate = (!tmp_11)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1442 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %14, label %.loopexit63" [poly1305/.apc/.src/poly1305_hw.cpp:136]   --->   Operation 1442 'br' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_134 : Operation 1443 [1/1] (1.38ns)   --->   "%i_50 = add i7 %i10_0, -1" [poly1305/.apc/.src/poly1305_hw.cpp:135]   --->   Operation 1443 'add' 'i_50' <Predicate = (!tmp_11 & icmp_ln136)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1444 [1/1] (0.00ns)   --->   "br label %.preheader6" [poly1305/.apc/.src/poly1305_hw.cpp:135]   --->   Operation 1444 'br' <Predicate = (!tmp_11 & icmp_ln136)> <Delay = 0.00>
ST_134 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i6 %arr1Zeroes_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:135]   --->   Operation 1445 'zext' 'zext_ln135' <Predicate = (!icmp_ln136) | (tmp_11)> <Delay = 0.00>
ST_134 : Operation 1446 [1/1] (1.37ns)   --->   "%sub_ln149 = sub i6 -31, %arr1Zeroes_0" [poly1305/.apc/.src/poly1305_hw.cpp:149]   --->   Operation 1446 'sub' 'sub_ln149' <Predicate = (!icmp_ln136) | (tmp_11)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i6 %sub_ln149 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:149]   --->   Operation 1447 'zext' 'zext_ln149' <Predicate = (!icmp_ln136) | (tmp_11)> <Delay = 0.00>
ST_134 : Operation 1448 [1/1] (1.12ns)   --->   "%icmp_ln149 = icmp ugt i6 %sub_ln149, 17" [poly1305/.apc/.src/poly1305_hw.cpp:149]   --->   Operation 1448 'icmp' 'icmp_ln149' <Predicate = (!icmp_ln136) | (tmp_11)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1449 [1/1] (1.23ns)   --->   "br i1 %icmp_ln149, label %.loopexit61, label %15" [poly1305/.apc/.src/poly1305_hw.cpp:149]   --->   Operation 1449 'br' <Predicate = (!icmp_ln136) | (tmp_11)> <Delay = 1.23>
ST_134 : Operation 1450 [1/1] (1.12ns)   --->   "%icmp_ln152 = icmp ult i6 %sub_ln149, 17" [poly1305/.apc/.src/poly1305_hw.cpp:152]   --->   Operation 1450 'icmp' 'icmp_ln152' <Predicate = (!icmp_ln136 & !icmp_ln149) | (tmp_11 & !icmp_ln149)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1451 [1/1] (1.23ns)   --->   "br i1 %icmp_ln152, label %.loopexit61, label %._crit_edge211.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:152]   --->   Operation 1451 'br' <Predicate = (!icmp_ln136 & !icmp_ln149) | (tmp_11 & !icmp_ln149)> <Delay = 1.23>
ST_134 : Operation 1452 [1/1] (1.18ns)   --->   "br label %._crit_edge211" [poly1305/.apc/.src/poly1305_hw.cpp:156]   --->   Operation 1452 'br' <Predicate = (!icmp_ln136 & !icmp_ln149 & !icmp_ln152) | (tmp_11 & !icmp_ln149 & !icmp_ln152)> <Delay = 1.18>

State 135 <SV = 20> <Delay = 4.04>
ST_135 : Operation 1453 [1/1] (0.00ns)   --->   "%boolean_1 = phi i32 [ 0, %17 ], [ %boolean_0, %._crit_edge211.preheader ]"   --->   Operation 1453 'phi' 'boolean_1' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1454 [1/1] (0.00ns)   --->   "%i12_0_in = phi i7 [ %i_53, %17 ], [ %zext_ln149, %._crit_edge211.preheader ]"   --->   Operation 1454 'phi' 'i12_0_in' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1455 [1/1] (1.38ns)   --->   "%i_53 = add i7 %i12_0_in, -1" [poly1305/.apc/.src/poly1305_hw.cpp:156]   --->   Operation 1455 'add' 'i_53' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i7 %i_53 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:156]   --->   Operation 1456 'sext' 'sext_ln156' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1457 [1/1] (1.12ns)   --->   "%icmp_ln156 = icmp sgt i7 %i12_0_in, 0" [poly1305/.apc/.src/poly1305_hw.cpp:156]   --->   Operation 1457 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1458 [1/1] (1.23ns)   --->   "br i1 %icmp_ln156, label %16, label %.loopexit61.loopexit" [poly1305/.apc/.src/poly1305_hw.cpp:156]   --->   Operation 1458 'br' <Predicate = true> <Delay = 1.23>
ST_135 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i32 %sext_ln156 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:157]   --->   Operation 1459 'zext' 'zext_ln157' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_135 : Operation 1460 [1/1] (0.00ns)   --->   "%arr1_addr_2 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln157" [poly1305/.apc/.src/poly1305_hw.cpp:157]   --->   Operation 1460 'getelementptr' 'arr1_addr_2' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_135 : Operation 1461 [2/2] (2.66ns)   --->   "%arr1_load_1 = load i32* %arr1_addr_2, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:157]   --->   Operation 1461 'load' 'arr1_load_1' <Predicate = (icmp_ln156)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_135 : Operation 1462 [1/1] (0.00ns)   --->   "%arr2_addr = getelementptr [17 x i4]* @arr2, i64 0, i64 %zext_ln157" [poly1305/.apc/.src/poly1305_hw.cpp:157]   --->   Operation 1462 'getelementptr' 'arr2_addr' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_135 : Operation 1463 [2/2] (2.66ns)   --->   "%arr2_load = load i4* %arr2_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:157]   --->   Operation 1463 'load' 'arr2_load' <Predicate = (icmp_ln156)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>

State 136 <SV = 21> <Delay = 6.71>
ST_136 : Operation 1464 [1/2] (2.66ns)   --->   "%arr1_load_1 = load i32* %arr1_addr_2, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:157]   --->   Operation 1464 'load' 'arr1_load_1' <Predicate = (!icmp_ln149 & !icmp_ln152 & icmp_ln156)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_136 : Operation 1465 [1/2] (2.66ns)   --->   "%arr2_load = load i4* %arr2_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:157]   --->   Operation 1465 'load' 'arr2_load' <Predicate = (!icmp_ln149 & !icmp_ln152 & icmp_ln156)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_136 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i4 %arr2_load to i8" [poly1305/.apc/.src/poly1305_hw.cpp:157]   --->   Operation 1466 'sext' 'sext_ln157' <Predicate = (!icmp_ln149 & !icmp_ln152 & icmp_ln156)> <Delay = 0.00>
ST_136 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i8 %sext_ln157 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:157]   --->   Operation 1467 'zext' 'zext_ln157_1' <Predicate = (!icmp_ln149 & !icmp_ln152 & icmp_ln156)> <Delay = 0.00>
ST_136 : Operation 1468 [1/1] (1.57ns)   --->   "%icmp_ln157 = icmp sgt i32 %arr1_load_1, %zext_ln157_1" [poly1305/.apc/.src/poly1305_hw.cpp:157]   --->   Operation 1468 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln149 & !icmp_ln152 & icmp_ln156)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1469 [1/1] (1.23ns)   --->   "br i1 %icmp_ln157, label %.loopexit61.loopexit, label %17" [poly1305/.apc/.src/poly1305_hw.cpp:157]   --->   Operation 1469 'br' <Predicate = (!icmp_ln149 & !icmp_ln152 & icmp_ln156)> <Delay = 1.23>
ST_136 : Operation 1470 [1/1] (1.57ns)   --->   "%icmp_ln161 = icmp slt i32 %arr1_load_1, %zext_ln157_1" [poly1305/.apc/.src/poly1305_hw.cpp:161]   --->   Operation 1470 'icmp' 'icmp_ln161' <Predicate = (!icmp_ln149 & !icmp_ln152 & icmp_ln156 & !icmp_ln157)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1471 [1/1] (1.23ns)   --->   "br i1 %icmp_ln161, label %.loopexit61.loopexit, label %._crit_edge211" [poly1305/.apc/.src/poly1305_hw.cpp:161]   --->   Operation 1471 'br' <Predicate = (!icmp_ln149 & !icmp_ln152 & icmp_ln156 & !icmp_ln157)> <Delay = 1.23>
ST_136 : Operation 1472 [1/1] (0.00ns)   --->   "%boolean_4_ph = phi i32 [ %boolean_1, %._crit_edge211 ], [ 1, %16 ], [ -1, %17 ]"   --->   Operation 1472 'phi' 'boolean_4_ph' <Predicate = (!icmp_ln149 & !icmp_ln152 & icmp_ln161) | (!icmp_ln149 & !icmp_ln152 & icmp_ln157) | (!icmp_ln149 & !icmp_ln152 & !icmp_ln156)> <Delay = 0.00>
ST_136 : Operation 1473 [1/1] (1.23ns)   --->   "br label %.loopexit61"   --->   Operation 1473 'br' <Predicate = (!icmp_ln149 & !icmp_ln152 & icmp_ln161) | (!icmp_ln149 & !icmp_ln152 & icmp_ln157) | (!icmp_ln149 & !icmp_ln152 & !icmp_ln156)> <Delay = 1.23>
ST_136 : Operation 1474 [1/1] (0.00ns)   --->   "%boolean_4 = phi i32 [ 1, %.loopexit63 ], [ -1, %15 ], [ %boolean_4_ph, %.loopexit61.loopexit ]"   --->   Operation 1474 'phi' 'boolean_4' <Predicate = (icmp_ln161) | (icmp_ln157) | (!icmp_ln156) | (icmp_ln152) | (icmp_ln149)> <Delay = 0.00>
ST_136 : Operation 1475 [1/1] (1.18ns)   --->   "br label %18" [poly1305/.apc/.src/poly1305_hw.cpp:171]   --->   Operation 1475 'br' <Predicate = (icmp_ln161) | (icmp_ln157) | (!icmp_ln156) | (icmp_ln152) | (icmp_ln149)> <Delay = 1.18>

State 137 <SV = 22> <Delay = 2.66>
ST_137 : Operation 1476 [1/1] (0.00ns)   --->   "%arr1Zeroes_1 = phi i7 [ %zext_ln135, %.loopexit61 ], [ %arr1Zeroes_6, %20 ]"   --->   Operation 1476 'phi' 'arr1Zeroes_1' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1477 [1/1] (0.00ns)   --->   "%i13_0 = phi i7 [ 32, %.loopexit61 ], [ %i_55, %20 ]"   --->   Operation 1477 'phi' 'i13_0' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i7 %i13_0 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:171]   --->   Operation 1478 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i13_0, i32 6)" [poly1305/.apc/.src/poly1305_hw.cpp:171]   --->   Operation 1479 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1480 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)"   --->   Operation 1480 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1481 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %.loopexit60, label %19" [poly1305/.apc/.src/poly1305_hw.cpp:171]   --->   Operation 1481 'br' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i32 %sext_ln171 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:172]   --->   Operation 1482 'zext' 'zext_ln172' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_137 : Operation 1483 [1/1] (0.00ns)   --->   "%arr1_addr_3 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln172" [poly1305/.apc/.src/poly1305_hw.cpp:172]   --->   Operation 1483 'getelementptr' 'arr1_addr_3' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_137 : Operation 1484 [2/2] (2.66ns)   --->   "%arr1_load_2 = load i32* %arr1_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:172]   --->   Operation 1484 'load' 'arr1_load_2' <Predicate = (!tmp_19)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 138 <SV = 23> <Delay = 4.23>
ST_138 : Operation 1485 [1/2] (2.66ns)   --->   "%arr1_load_2 = load i32* %arr1_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:172]   --->   Operation 1485 'load' 'arr1_load_2' <Predicate = (!tmp_19)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_138 : Operation 1486 [1/1] (1.57ns)   --->   "%icmp_ln172 = icmp eq i32 %arr1_load_2, 0" [poly1305/.apc/.src/poly1305_hw.cpp:172]   --->   Operation 1486 'icmp' 'icmp_ln172' <Predicate = (!tmp_19)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1487 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %20, label %.loopexit60" [poly1305/.apc/.src/poly1305_hw.cpp:172]   --->   Operation 1487 'br' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_138 : Operation 1488 [1/1] (1.38ns)   --->   "%arr1Zeroes_6 = add i7 %arr1Zeroes_1, 1" [poly1305/.apc/.src/poly1305_hw.cpp:173]   --->   Operation 1488 'add' 'arr1Zeroes_6' <Predicate = (!tmp_19 & icmp_ln172)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1489 [1/1] (1.38ns)   --->   "%i_55 = add i7 %i13_0, -1" [poly1305/.apc/.src/poly1305_hw.cpp:171]   --->   Operation 1489 'add' 'i_55' <Predicate = (!tmp_19 & icmp_ln172)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1490 [1/1] (0.00ns)   --->   "br label %18" [poly1305/.apc/.src/poly1305_hw.cpp:171]   --->   Operation 1490 'br' <Predicate = (!tmp_19 & icmp_ln172)> <Delay = 0.00>
ST_138 : Operation 1491 [1/1] (1.12ns)   --->   "%icmp_ln185 = icmp eq i7 %arr1Zeroes_1, 33" [poly1305/.apc/.src/poly1305_hw.cpp:185]   --->   Operation 1491 'icmp' 'icmp_ln185' <Predicate = (!icmp_ln172) | (tmp_19)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1492 [1/1] (1.18ns)   --->   "br i1 %icmp_ln185, label %.loopexit58, label %.preheader186.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:185]   --->   Operation 1492 'br' <Predicate = (!icmp_ln172) | (tmp_19)> <Delay = 1.18>
ST_138 : Operation 1493 [1/1] (1.18ns)   --->   "br label %.preheader186" [poly1305/.apc/.src/poly1305_hw.cpp:189]   --->   Operation 1493 'br' <Predicate = (!icmp_ln172 & !icmp_ln185) | (tmp_19 & !icmp_ln185)> <Delay = 1.18>

State 139 <SV = 24> <Delay = 1.38>
ST_139 : Operation 1494 [1/1] (0.00ns)   --->   "%boolean_5 = phi i32 [ %boolean_9, %.loopexit55 ], [ %boolean_4, %.preheader186.preheader ]"   --->   Operation 1494 'phi' 'boolean_5' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1495 [1/1] (0.00ns)   --->   "%arr1Zeroes_2 = phi i7 [ %zext_ln270, %.loopexit55 ], [ %arr1Zeroes_1, %.preheader186.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:270]   --->   Operation 1495 'phi' 'arr1Zeroes_2' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %boolean_5, i32 31)" [poly1305/.apc/.src/poly1305_hw.cpp:189]   --->   Operation 1496 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1497 [1/1] (1.18ns)   --->   "br i1 %tmp_21, label %.loopexit58.loopexit, label %.preheader158.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:189]   --->   Operation 1497 'br' <Predicate = true> <Delay = 1.18>
ST_139 : Operation 1498 [1/1] (1.38ns)   --->   "%sub_ln191 = sub i7 32, %arr1Zeroes_2" [poly1305/.apc/.src/poly1305_hw.cpp:191]   --->   Operation 1498 'sub' 'sub_ln191' <Predicate = (!tmp_21)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1499 [1/1] (1.18ns)   --->   "br label %.preheader158" [poly1305/.apc/.src/poly1305_hw.cpp:191]   --->   Operation 1499 'br' <Predicate = (!tmp_21)> <Delay = 1.18>

State 140 <SV = 25> <Delay = 2.66>
ST_140 : Operation 1500 [1/1] (0.00ns)   --->   "%k16_0 = phi i6 [ %k_5, %21 ], [ 0, %.preheader158.preheader ]"   --->   Operation 1500 'phi' 'k16_0' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i6 %k16_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:191]   --->   Operation 1501 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1502 [1/1] (1.12ns)   --->   "%icmp_ln191 = icmp slt i7 %zext_ln191, %sub_ln191" [poly1305/.apc/.src/poly1305_hw.cpp:191]   --->   Operation 1502 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1503 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32, i64 0)"   --->   Operation 1503 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1504 [1/1] (1.37ns)   --->   "%k_5 = add i6 %k16_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:191]   --->   Operation 1504 'add' 'k_5' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1505 [1/1] (0.00ns)   --->   "br i1 %icmp_ln191, label %21, label %22" [poly1305/.apc/.src/poly1305_hw.cpp:191]   --->   Operation 1505 'br' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i6 %k16_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:192]   --->   Operation 1506 'zext' 'zext_ln192' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_140 : Operation 1507 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [40 x i32]* %temp, i64 0, i64 %zext_ln192" [poly1305/.apc/.src/poly1305_hw.cpp:192]   --->   Operation 1507 'getelementptr' 'temp_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_140 : Operation 1508 [1/1] (2.66ns)   --->   "store i32 0, i32* %temp_addr, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:192]   --->   Operation 1508 'store' <Predicate = (icmp_ln191)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_140 : Operation 1509 [1/1] (0.00ns)   --->   "br label %.preheader158" [poly1305/.apc/.src/poly1305_hw.cpp:191]   --->   Operation 1509 'br' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_140 : Operation 1510 [1/1] (1.12ns)   --->   "%icmp_ln195 = icmp slt i7 %sub_ln191, 18" [poly1305/.apc/.src/poly1305_hw.cpp:195]   --->   Operation 1510 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln191)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1511 [1/1] (0.00ns)   --->   "br i1 %icmp_ln195, label %.preheader156.preheader, label %.preheader155.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:195]   --->   Operation 1511 'br' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_140 : Operation 1512 [1/1] (1.38ns)   --->   "%sub_ln210 = sub i7 15, %arr1Zeroes_2" [poly1305/.apc/.src/poly1305_hw.cpp:210]   --->   Operation 1512 'sub' 'sub_ln210' <Predicate = (!icmp_ln191 & !icmp_ln195)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1513 [1/1] (1.18ns)   --->   "br label %.preheader155" [poly1305/.apc/.src/poly1305_hw.cpp:210]   --->   Operation 1513 'br' <Predicate = (!icmp_ln191 & !icmp_ln195)> <Delay = 1.18>
ST_140 : Operation 1514 [1/1] (1.18ns)   --->   "br label %.preheader156" [poly1305/.apc/.src/poly1305_hw.cpp:196]   --->   Operation 1514 'br' <Predicate = (!icmp_ln191 & icmp_ln195)> <Delay = 1.18>

State 141 <SV = 26> <Delay = 2.77>
ST_141 : Operation 1515 [1/1] (0.00ns)   --->   "%k18_0 = phi i4 [ %k_7, %26 ], [ 0, %.preheader155.preheader ]"   --->   Operation 1515 'phi' 'k18_0' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i4 %k18_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:210]   --->   Operation 1516 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1517 [1/1] (1.12ns)   --->   "%icmp_ln210 = icmp slt i7 %zext_ln210, %sub_ln210" [poly1305/.apc/.src/poly1305_hw.cpp:210]   --->   Operation 1517 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1518 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 1518 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1519 [1/1] (1.36ns)   --->   "%k_7 = add i4 %k18_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:210]   --->   Operation 1519 'add' 'k_7' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1520 [1/1] (0.00ns)   --->   "br i1 %icmp_ln210, label %26, label %.preheader154.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:210]   --->   Operation 1520 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i4 %k18_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:211]   --->   Operation 1521 'zext' 'zext_ln211' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_141 : Operation 1522 [1/1] (0.00ns)   --->   "%fullArr_addr = getelementptr [40 x i9]* %fullArr, i64 0, i64 %zext_ln211" [poly1305/.apc/.src/poly1305_hw.cpp:211]   --->   Operation 1522 'getelementptr' 'fullArr_addr' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_141 : Operation 1523 [1/1] (1.42ns)   --->   "store i9 255, i9* %fullArr_addr, align 2" [poly1305/.apc/.src/poly1305_hw.cpp:211]   --->   Operation 1523 'store' <Predicate = (icmp_ln210)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_141 : Operation 1524 [1/1] (0.00ns)   --->   "br label %.preheader155" [poly1305/.apc/.src/poly1305_hw.cpp:210]   --->   Operation 1524 'br' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_141 : Operation 1525 [1/1] (1.38ns)   --->   "%sub_ln240 = sub i7 14, %arr1Zeroes_2" [poly1305/.apc/.src/poly1305_hw.cpp:240]   --->   Operation 1525 'sub' 'sub_ln240' <Predicate = (!icmp_ln210)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1526 [1/1] (1.38ns)   --->   "%add_ln241 = add i7 %sub_ln240, 17" [poly1305/.apc/.src/poly1305_hw.cpp:241]   --->   Operation 1526 'add' 'add_ln241' <Predicate = (!icmp_ln210)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i7 %add_ln241 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:241]   --->   Operation 1527 'sext' 'sext_ln241' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_141 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln241_1 = zext i32 %sext_ln241 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:241]   --->   Operation 1528 'zext' 'zext_ln241_1' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_141 : Operation 1529 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr inbounds [40 x i32]* %temp, i64 0, i64 %zext_ln241_1" [poly1305/.apc/.src/poly1305_hw.cpp:241]   --->   Operation 1529 'getelementptr' 'temp_addr_4' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_141 : Operation 1530 [1/1] (1.18ns)   --->   "br label %.preheader154" [poly1305/.apc/.src/poly1305_hw.cpp:215]   --->   Operation 1530 'br' <Predicate = (!icmp_ln210)> <Delay = 1.18>

State 142 <SV = 27> <Delay = 1.42>
ST_142 : Operation 1531 [1/1] (0.00ns)   --->   "%addCarry_6 = phi i8 [ 0, %.preheader154.preheader ], [ %addCarry_7, %.preheader154.loopexit ]" [poly1305/.apc/.src/poly1305_hw.cpp:232]   --->   Operation 1531 'phi' 'addCarry_6' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1532 [1/1] (0.00ns)   --->   "%i19_0 = phi i4 [ 0, %.preheader154.preheader ], [ %i_63, %.preheader154.loopexit ]"   --->   Operation 1532 'phi' 'i19_0' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %i19_0 to i5" [poly1305/.apc/.src/poly1305_hw.cpp:215]   --->   Operation 1533 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i4 %i19_0 to i6" [poly1305/.apc/.src/poly1305_hw.cpp:215]   --->   Operation 1534 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i4 %i19_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:215]   --->   Operation 1535 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1536 [1/1] (1.12ns)   --->   "%icmp_ln215 = icmp slt i7 %zext_ln215_2, %sub_ln210" [poly1305/.apc/.src/poly1305_hw.cpp:215]   --->   Operation 1536 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1537 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 1537 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1538 [1/1] (1.36ns)   --->   "%i_63 = add i4 %i19_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:241]   --->   Operation 1538 'add' 'i_63' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1539 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %.preheader153.preheader, label %.preheader265.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:215]   --->   Operation 1539 'br' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i4 %i19_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1540 'zext' 'zext_ln218' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_142 : Operation 1541 [1/1] (0.00ns)   --->   "%fullArr_addr_1 = getelementptr [40 x i9]* %fullArr, i64 0, i64 %zext_ln218" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1541 'getelementptr' 'fullArr_addr_1' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_142 : Operation 1542 [2/2] (1.42ns)   --->   "%fullArr_load = load i9* %fullArr_addr_1, align 2" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1542 'load' 'fullArr_load' <Predicate = (icmp_ln215)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_142 : Operation 1543 [1/1] (1.12ns)   --->   "%icmp_ln240 = icmp ne i7 %zext_ln215_2, %sub_ln240" [poly1305/.apc/.src/poly1305_hw.cpp:240]   --->   Operation 1543 'icmp' 'icmp_ln240' <Predicate = (icmp_ln215)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1544 [1/1] (1.18ns)   --->   "br label %.preheader265" [poly1305/.apc/.src/poly1305_hw.cpp:247]   --->   Operation 1544 'br' <Predicate = (!icmp_ln215)> <Delay = 1.18>

State 143 <SV = 28> <Delay = 1.42>
ST_143 : Operation 1545 [1/2] (1.42ns)   --->   "%fullArr_load = load i9* %fullArr_addr_1, align 2" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1545 'load' 'fullArr_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_143 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln240 = sext i9 %fullArr_load to i17" [poly1305/.apc/.src/poly1305_hw.cpp:240]   --->   Operation 1546 'sext' 'sext_ln240' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1547 [1/1] (1.37ns)   --->   "%add_ln227 = add i6 %zext_ln215_1, 17" [poly1305/.apc/.src/poly1305_hw.cpp:227]   --->   Operation 1547 'add' 'add_ln227' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i6 %add_ln227 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:227]   --->   Operation 1548 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1549 [1/1] (0.00ns)   --->   "%temp_addr_2 = getelementptr inbounds [40 x i32]* %temp, i64 0, i64 %zext_ln227" [poly1305/.apc/.src/poly1305_hw.cpp:227]   --->   Operation 1549 'getelementptr' 'temp_addr_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1550 [1/1] (1.18ns)   --->   "br label %.preheader153" [poly1305/.apc/.src/poly1305_hw.cpp:217]   --->   Operation 1550 'br' <Predicate = true> <Delay = 1.18>

State 144 <SV = 29> <Delay = 2.66>
ST_144 : Operation 1551 [1/1] (0.00ns)   --->   "%addCarry_7 = phi i8 [ %addCarry_6, %.preheader153.preheader ], [ %addCarry_7_be, %.preheader153.backedge ]" [poly1305/.apc/.src/poly1305_hw.cpp:232]   --->   Operation 1551 'phi' 'addCarry_7' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1552 [1/1] (0.00ns)   --->   "%mulCarry20_0 = phi i18 [ 0, %.preheader153.preheader ], [ %mulCarry20_2, %.preheader153.backedge ]" [poly1305/.apc/.src/poly1305_hw.cpp:219]   --->   Operation 1552 'phi' 'mulCarry20_0' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1553 [1/1] (0.00ns)   --->   "%j21_0 = phi i5 [ 0, %.preheader153.preheader ], [ %j_9, %.preheader153.backedge ]"   --->   Operation 1553 'phi' 'j21_0' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln217 = sext i18 %mulCarry20_0 to i24" [poly1305/.apc/.src/poly1305_hw.cpp:217]   --->   Operation 1554 'sext' 'sext_ln217' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1555 [1/1] (1.12ns)   --->   "%icmp_ln217 = icmp eq i5 %j21_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:217]   --->   Operation 1555 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1556 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 1556 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1557 [1/1] (1.36ns)   --->   "%j_9 = add i5 %j21_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:217]   --->   Operation 1557 'add' 'j_9' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1558 [1/1] (0.00ns)   --->   "br i1 %icmp_ln217, label %.preheader154.loopexit, label %._crit_edge214" [poly1305/.apc/.src/poly1305_hw.cpp:217]   --->   Operation 1558 'br' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln218_1 = zext i5 %j21_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1559 'zext' 'zext_ln218_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_144 : Operation 1560 [1/1] (0.00ns)   --->   "%arr2_addr_2 = getelementptr [17 x i4]* @arr2, i64 0, i64 %zext_ln218_1" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1560 'getelementptr' 'arr2_addr_2' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_144 : Operation 1561 [2/2] (2.66ns)   --->   "%arr2_load_2 = load i4* %arr2_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1561 'load' 'arr2_load_2' <Predicate = (!icmp_ln217)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_144 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln218_1 = trunc i18 %mulCarry20_0 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1562 'trunc' 'trunc_ln218_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_144 : Operation 1563 [1/1] (0.00ns)   --->   "br label %.preheader154"   --->   Operation 1563 'br' <Predicate = (icmp_ln217)> <Delay = 0.00>

State 145 <SV = 30> <Delay = 7.32>
ST_145 : Operation 1564 [1/2] (2.66ns)   --->   "%arr2_load_2 = load i4* %arr2_addr_2, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1564 'load' 'arr2_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_145 : Operation 1565 [1/1] (0.00ns)   --->   "%sext_ln218 = sext i4 %arr2_load_2 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1565 'sext' 'sext_ln218' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln218_2 = zext i8 %sext_ln218 to i17" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1566 'zext' 'zext_ln218_2' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1567 [1/1] (3.05ns)   --->   "%mul_ln218 = mul i17 %sext_ln240, %zext_ln218_2" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1567 'mul' 'mul_ln218' <Predicate = true> <Delay = 3.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln218_1 = sext i17 %mul_ln218 to i26" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1568 'sext' 'sext_ln218_1' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i17 %mul_ln218 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1569 'trunc' 'trunc_ln218' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i24 %sext_ln217 to i26" [poly1305/.apc/.src/poly1305_hw.cpp:217]   --->   Operation 1570 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1571 [1/1] (1.61ns)   --->   "%mulTemp_4 = add i26 %zext_ln217, %sext_ln218_1" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1571 'add' 'mulTemp_4' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1572 [1/1] (1.39ns)   --->   "%add_ln218_1 = add i8 %trunc_ln218, %trunc_ln218_1" [poly1305/.apc/.src/poly1305_hw.cpp:218]   --->   Operation 1572 'add' 'add_ln218_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1573 [1/1] (0.00ns)   --->   "%tmp_27 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_4, i32 8, i32 25)" [poly1305/.apc/.src/poly1305_hw.cpp:219]   --->   Operation 1573 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1574 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_4, i32 8, i32 25)" [poly1305/.apc/.src/poly1305_hw.cpp:220]   --->   Operation 1574 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 146 <SV = 31> <Delay = 5.19>
ST_146 : Operation 1575 [1/1] (1.44ns)   --->   "%icmp_ln219 = icmp sgt i18 %tmp_27, 0" [poly1305/.apc/.src/poly1305_hw.cpp:219]   --->   Operation 1575 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1576 [1/1] (0.51ns)   --->   "%mulCarry_5 = select i1 %icmp_ln219, i18 %trunc_ln4, i18 0" [poly1305/.apc/.src/poly1305_hw.cpp:219]   --->   Operation 1576 'select' 'mulCarry_5' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i18 %mulCarry_5 to i24" [poly1305/.apc/.src/poly1305_hw.cpp:219]   --->   Operation 1577 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1578 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i24 %sext_ln219 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:219]   --->   Operation 1578 'zext' 'zext_ln219' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1579 [1/1] (1.12ns)   --->   "%icmp_ln226 = icmp ne i5 %j21_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:226]   --->   Operation 1579 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1580 [1/1] (1.44ns)   --->   "%icmp_ln226_1 = icmp eq i18 %mulCarry_5, 0" [poly1305/.apc/.src/poly1305_hw.cpp:226]   --->   Operation 1580 'icmp' 'icmp_ln226_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1581 [1/1] (0.61ns)   --->   "%or_ln226 = or i1 %icmp_ln226, %icmp_ln226_1" [poly1305/.apc/.src/poly1305_hw.cpp:226]   --->   Operation 1581 'or' 'or_ln226' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1582 [1/1] (1.18ns)   --->   "br i1 %or_ln226, label %._crit_edge215_ifconv, label %27" [poly1305/.apc/.src/poly1305_hw.cpp:226]   --->   Operation 1582 'br' <Predicate = true> <Delay = 1.18>
ST_146 : Operation 1583 [1/1] (2.66ns)   --->   "store i32 %zext_ln219, i32* %temp_addr_2, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:227]   --->   Operation 1583 'store' <Predicate = (!or_ln226)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_146 : Operation 1584 [1/1] (1.18ns)   --->   "br label %._crit_edge215_ifconv" [poly1305/.apc/.src/poly1305_hw.cpp:229]   --->   Operation 1584 'br' <Predicate = (!or_ln226)> <Delay = 1.18>
ST_146 : Operation 1585 [1/1] (1.36ns)   --->   "%add_ln231 = add i5 %j21_0, %zext_ln215" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1585 'add' 'add_ln231' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1586 [1/1] (0.00ns)   --->   "%zext_ln231_1 = zext i5 %add_ln231 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1586 'zext' 'zext_ln231_1' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1587 [1/1] (0.00ns)   --->   "%temp_addr_3 = getelementptr inbounds [40 x i32]* %temp, i64 0, i64 %zext_ln231_1" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1587 'getelementptr' 'temp_addr_3' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1588 [2/2] (2.66ns)   --->   "%temp_load_1 = load i32* %temp_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1588 'load' 'temp_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 147 <SV = 32> <Delay = 8.00>
ST_147 : Operation 1589 [1/1] (0.00ns)   --->   "%mulCarry20_2 = phi i18 [ 0, %27 ], [ %mulCarry_5, %._crit_edge214 ]"   --->   Operation 1589 'phi' 'mulCarry20_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1590 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i8 %add_ln218_1 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1590 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1591 [1/2] (2.66ns)   --->   "%temp_load_1 = load i32* %temp_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1591 'load' 'temp_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_147 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln231_2 = zext i8 %addCarry_7 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1592 'zext' 'zext_ln231_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln231_2 = add i8 %add_ln218_1, %addCarry_7" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1593 'add' 'add_ln231_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 1594 [1/1] (1.39ns)   --->   "%add_ln231_1 = add i9 %zext_ln231_2, %zext_ln231" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1594 'add' 'add_ln231_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln231_3 = zext i9 %add_ln231_1 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1595 'zext' 'zext_ln231_3' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i32 %temp_load_1 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1596 'trunc' 'trunc_ln231' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1597 [1/1] (1.63ns)   --->   "%addTemp_4 = add i32 %temp_load_1, %zext_ln231_3" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1597 'add' 'addTemp_4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1598 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln231_3 = add i8 %add_ln231_2, %trunc_ln231" [poly1305/.apc/.src/poly1305_hw.cpp:231]   --->   Operation 1598 'add' 'add_ln231_3' <Predicate = true> <Delay = 2.42> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 1599 [1/1] (0.00ns)   --->   "%tmp_29 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %addTemp_4, i32 8, i32 31)" [poly1305/.apc/.src/poly1305_hw.cpp:232]   --->   Operation 1599 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1600 [1/1] (1.49ns)   --->   "%icmp_ln232 = icmp sgt i24 %tmp_29, 0" [poly1305/.apc/.src/poly1305_hw.cpp:232]   --->   Operation 1600 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1601 [1/1] (0.00ns)   --->   "%addCarry_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %addTemp_4, i32 8, i32 15)" [poly1305/.apc/.src/poly1305_hw.cpp:233]   --->   Operation 1601 'partselect' 'addCarry_1' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1602 [1/1] (0.47ns)   --->   "%select_ln232 = select i1 %icmp_ln232, i8 %addCarry_1, i8 0" [poly1305/.apc/.src/poly1305_hw.cpp:232]   --->   Operation 1602 'select' 'select_ln232' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i8 %add_ln231_3 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:238]   --->   Operation 1603 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1604 [1/1] (2.66ns)   --->   "store i32 %zext_ln238, i32* %temp_addr_3, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:238]   --->   Operation 1604 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_147 : Operation 1605 [1/1] (1.12ns)   --->   "%icmp_ln240_1 = icmp eq i8 %select_ln232, 0" [poly1305/.apc/.src/poly1305_hw.cpp:240]   --->   Operation 1605 'icmp' 'icmp_ln240_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node or_ln240_1)   --->   "%or_ln240 = or i1 %icmp_ln240, %icmp_ln240_1" [poly1305/.apc/.src/poly1305_hw.cpp:240]   --->   Operation 1606 'or' 'or_ln240' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1607 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln240_1 = or i1 %or_ln240, %icmp_ln226" [poly1305/.apc/.src/poly1305_hw.cpp:240]   --->   Operation 1607 'or' 'or_ln240_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 33> <Delay = 1.18>
ST_148 : Operation 1608 [1/1] (1.18ns)   --->   "br i1 %or_ln240_1, label %.preheader153.backedge, label %28" [poly1305/.apc/.src/poly1305_hw.cpp:240]   --->   Operation 1608 'br' <Predicate = true> <Delay = 1.18>

State 149 <SV = 34> <Delay = 2.66>
ST_149 : Operation 1609 [2/2] (2.66ns)   --->   "%temp_load_2 = load i32* %temp_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:241]   --->   Operation 1609 'load' 'temp_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 150 <SV = 35> <Delay = 6.95>
ST_150 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i8 %select_ln232 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:241]   --->   Operation 1610 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1611 [1/2] (2.66ns)   --->   "%temp_load_2 = load i32* %temp_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:241]   --->   Operation 1611 'load' 'temp_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_150 : Operation 1612 [1/1] (1.63ns)   --->   "%add_ln241_1 = add nsw i32 %temp_load_2, %zext_ln241" [poly1305/.apc/.src/poly1305_hw.cpp:241]   --->   Operation 1612 'add' 'add_ln241_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1613 [1/1] (2.66ns)   --->   "store i32 %add_ln241_1, i32* %temp_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:241]   --->   Operation 1613 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_150 : Operation 1614 [1/1] (1.18ns)   --->   "br label %.preheader153.backedge" [poly1305/.apc/.src/poly1305_hw.cpp:243]   --->   Operation 1614 'br' <Predicate = true> <Delay = 1.18>

State 151 <SV = 36> <Delay = 0.00>
ST_151 : Operation 1615 [1/1] (0.00ns)   --->   "%addCarry_7_be = phi i8 [ 0, %28 ], [ %select_ln232, %._crit_edge215_ifconv ]" [poly1305/.apc/.src/poly1305_hw.cpp:232]   --->   Operation 1615 'phi' 'addCarry_7_be' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1616 [1/1] (0.00ns)   --->   "br label %.preheader153"   --->   Operation 1616 'br' <Predicate = true> <Delay = 0.00>

State 152 <SV = 28> <Delay = 2.66>
ST_152 : Operation 1617 [1/1] (0.00ns)   --->   "%i24_0 = phi i6 [ %trunc_ln247, %31 ], [ 0, %.preheader265.preheader ]" [poly1305/.apc/.src/poly1305_hw.cpp:247]   --->   Operation 1617 'phi' 'i24_0' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_152 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i6 %i24_0 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:247]   --->   Operation 1618 'zext' 'zext_ln247' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_152 : Operation 1619 [1/1] (1.12ns)   --->   "%icmp_ln247 = icmp eq i7 %zext_ln247, %sub_ln191" [poly1305/.apc/.src/poly1305_hw.cpp:247]   --->   Operation 1619 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln195)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1620 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 63, i64 0)"   --->   Operation 1620 'speclooptripcount' 'empty_38' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_152 : Operation 1621 [1/1] (1.37ns)   --->   "%i_66 = add i7 1, %zext_ln247" [poly1305/.apc/.src/poly1305_hw.cpp:247]   --->   Operation 1621 'add' 'i_66' <Predicate = (!icmp_ln195)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i7 %i_66 to i6" [poly1305/.apc/.src/poly1305_hw.cpp:247]   --->   Operation 1622 'trunc' 'trunc_ln247' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_152 : Operation 1623 [1/1] (0.00ns)   --->   "br i1 %icmp_ln247, label %.loopexit152.loopexit, label %29" [poly1305/.apc/.src/poly1305_hw.cpp:247]   --->   Operation 1623 'br' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_152 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i6 %i24_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:248]   --->   Operation 1624 'zext' 'zext_ln248' <Predicate = (!icmp_ln195 & !icmp_ln247)> <Delay = 0.00>
ST_152 : Operation 1625 [1/1] (0.00ns)   --->   "%arr1_addr_6 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln248" [poly1305/.apc/.src/poly1305_hw.cpp:248]   --->   Operation 1625 'getelementptr' 'arr1_addr_6' <Predicate = (!icmp_ln195 & !icmp_ln247)> <Delay = 0.00>
ST_152 : Operation 1626 [2/2] (2.66ns)   --->   "%arr1_load_5 = load i32* %arr1_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:248]   --->   Operation 1626 'load' 'arr1_load_5' <Predicate = (!icmp_ln195 & !icmp_ln247)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_152 : Operation 1627 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr inbounds [40 x i32]* %temp, i64 0, i64 %zext_ln248" [poly1305/.apc/.src/poly1305_hw.cpp:248]   --->   Operation 1627 'getelementptr' 'temp_addr_1' <Predicate = (!icmp_ln195 & !icmp_ln247)> <Delay = 0.00>
ST_152 : Operation 1628 [2/2] (2.66ns)   --->   "%temp_load = load i32* %temp_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:248]   --->   Operation 1628 'load' 'temp_load' <Predicate = (!icmp_ln195 & !icmp_ln247)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_152 : Operation 1629 [1/1] (0.00ns)   --->   "br label %.loopexit152"   --->   Operation 1629 'br' <Predicate = (!icmp_ln195 & icmp_ln247)> <Delay = 0.00>
ST_152 : Operation 1630 [1/1] (1.18ns)   --->   "br label %32" [poly1305/.apc/.src/poly1305_hw.cpp:260]   --->   Operation 1630 'br' <Predicate = (icmp_ln247) | (icmp_ln195)> <Delay = 1.18>

State 153 <SV = 29> <Delay = 5.41>
ST_153 : Operation 1631 [1/2] (2.66ns)   --->   "%arr1_load_5 = load i32* %arr1_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:248]   --->   Operation 1631 'load' 'arr1_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_153 : Operation 1632 [1/2] (2.66ns)   --->   "%temp_load = load i32* %temp_addr_1, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:248]   --->   Operation 1632 'load' 'temp_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_153 : Operation 1633 [1/1] (1.57ns)   --->   "%icmp_ln248 = icmp slt i32 %arr1_load_5, %temp_load" [poly1305/.apc/.src/poly1305_hw.cpp:248]   --->   Operation 1633 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1634 [1/1] (1.18ns)   --->   "br i1 %icmp_ln248, label %30, label %31" [poly1305/.apc/.src/poly1305_hw.cpp:248]   --->   Operation 1634 'br' <Predicate = true> <Delay = 1.18>
ST_153 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i7 %i_66 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:253]   --->   Operation 1635 'zext' 'zext_ln253' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_153 : Operation 1636 [1/1] (0.00ns)   --->   "%arr1_addr_7 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln253" [poly1305/.apc/.src/poly1305_hw.cpp:253]   --->   Operation 1636 'getelementptr' 'arr1_addr_7' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_153 : Operation 1637 [2/2] (2.66ns)   --->   "%arr1_load_6 = load i32* %arr1_addr_7, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:253]   --->   Operation 1637 'load' 'arr1_load_6' <Predicate = (icmp_ln248)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 154 <SV = 30> <Delay = 6.95>
ST_154 : Operation 1638 [1/1] (1.63ns)   --->   "%add_ln252 = add nsw i32 %arr1_load_5, 256" [poly1305/.apc/.src/poly1305_hw.cpp:252]   --->   Operation 1638 'add' 'add_ln252' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1639 [1/2] (2.66ns)   --->   "%arr1_load_6 = load i32* %arr1_addr_7, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:253]   --->   Operation 1639 'load' 'arr1_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_154 : Operation 1640 [1/1] (1.63ns)   --->   "%add_ln253 = add nsw i32 %arr1_load_6, -1" [poly1305/.apc/.src/poly1305_hw.cpp:253]   --->   Operation 1640 'add' 'add_ln253' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1641 [1/1] (2.66ns)   --->   "store i32 %add_ln253, i32* %arr1_addr_7, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:253]   --->   Operation 1641 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_154 : Operation 1642 [1/1] (1.18ns)   --->   "br label %31"   --->   Operation 1642 'br' <Predicate = true> <Delay = 1.18>

State 155 <SV = 31> <Delay = 4.29>
ST_155 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node sub_ln254)   --->   "%p_pn200 = phi i32 [ %add_ln252, %30 ], [ %arr1_load_5, %29 ]" [poly1305/.apc/.src/poly1305_hw.cpp:252]   --->   Operation 1643 'phi' 'p_pn200' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1644 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln254 = sub nsw i32 %p_pn200, %temp_load" [poly1305/.apc/.src/poly1305_hw.cpp:254]   --->   Operation 1644 'sub' 'sub_ln254' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1645 [1/1] (2.66ns)   --->   "store i32 %sub_ln254, i32* %arr1_addr_6, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:254]   --->   Operation 1645 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_155 : Operation 1646 [1/1] (0.00ns)   --->   "br label %.preheader265" [poly1305/.apc/.src/poly1305_hw.cpp:247]   --->   Operation 1646 'br' <Predicate = true> <Delay = 0.00>

State 156 <SV = 26> <Delay = 2.66>
ST_156 : Operation 1647 [1/1] (0.00ns)   --->   "%i17_0 = phi i5 [ %i_61, %25 ], [ 0, %.preheader156.preheader ]"   --->   Operation 1647 'phi' 'i17_0' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1648 [1/1] (1.12ns)   --->   "%icmp_ln196 = icmp eq i5 %i17_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:196]   --->   Operation 1648 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1649 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 1649 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1650 [1/1] (1.36ns)   --->   "%i_61 = add i5 %i17_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:196]   --->   Operation 1650 'add' 'i_61' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1651 [1/1] (0.00ns)   --->   "br i1 %icmp_ln196, label %.loopexit152.loopexit114, label %23" [poly1305/.apc/.src/poly1305_hw.cpp:196]   --->   Operation 1651 'br' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i5 %i17_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:197]   --->   Operation 1652 'zext' 'zext_ln197' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_156 : Operation 1653 [1/1] (0.00ns)   --->   "%arr1_addr_4 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln197" [poly1305/.apc/.src/poly1305_hw.cpp:197]   --->   Operation 1653 'getelementptr' 'arr1_addr_4' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_156 : Operation 1654 [2/2] (2.66ns)   --->   "%arr1_load_3 = load i32* %arr1_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:197]   --->   Operation 1654 'load' 'arr1_load_3' <Predicate = (!icmp_ln196)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_156 : Operation 1655 [1/1] (0.00ns)   --->   "%arr2_addr_1 = getelementptr [17 x i4]* @arr2, i64 0, i64 %zext_ln197" [poly1305/.apc/.src/poly1305_hw.cpp:197]   --->   Operation 1655 'getelementptr' 'arr2_addr_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_156 : Operation 1656 [2/2] (2.66ns)   --->   "%arr2_load_1 = load i4* %arr2_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:197]   --->   Operation 1656 'load' 'arr2_load_1' <Predicate = (!icmp_ln196)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_156 : Operation 1657 [1/1] (0.00ns)   --->   "br label %.loopexit152"   --->   Operation 1657 'br' <Predicate = (icmp_ln196)> <Delay = 0.00>

State 157 <SV = 27> <Delay = 5.41>
ST_157 : Operation 1658 [1/2] (2.66ns)   --->   "%arr1_load_3 = load i32* %arr1_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:197]   --->   Operation 1658 'load' 'arr1_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_157 : Operation 1659 [1/2] (2.66ns)   --->   "%arr2_load_1 = load i4* %arr2_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:197]   --->   Operation 1659 'load' 'arr2_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_157 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln197 = sext i4 %arr2_load_1 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:197]   --->   Operation 1660 'sext' 'sext_ln197' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i8 %sext_ln197 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:197]   --->   Operation 1661 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1662 [1/1] (1.57ns)   --->   "%icmp_ln197 = icmp slt i32 %arr1_load_3, %zext_ln197_1" [poly1305/.apc/.src/poly1305_hw.cpp:197]   --->   Operation 1662 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1663 [1/1] (1.18ns)   --->   "br i1 %icmp_ln197, label %24, label %25" [poly1305/.apc/.src/poly1305_hw.cpp:197]   --->   Operation 1663 'br' <Predicate = true> <Delay = 1.18>
ST_157 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i5 %i_61 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:202]   --->   Operation 1664 'zext' 'zext_ln202' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_157 : Operation 1665 [1/1] (0.00ns)   --->   "%arr1_addr_5 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln202" [poly1305/.apc/.src/poly1305_hw.cpp:202]   --->   Operation 1665 'getelementptr' 'arr1_addr_5' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_157 : Operation 1666 [2/2] (2.66ns)   --->   "%arr1_load_4 = load i32* %arr1_addr_5, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:202]   --->   Operation 1666 'load' 'arr1_load_4' <Predicate = (icmp_ln197)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 158 <SV = 28> <Delay = 6.95>
ST_158 : Operation 1667 [1/1] (1.63ns)   --->   "%add_ln201 = add nsw i32 %arr1_load_3, 256" [poly1305/.apc/.src/poly1305_hw.cpp:201]   --->   Operation 1667 'add' 'add_ln201' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1668 [1/2] (2.66ns)   --->   "%arr1_load_4 = load i32* %arr1_addr_5, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:202]   --->   Operation 1668 'load' 'arr1_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_158 : Operation 1669 [1/1] (1.63ns)   --->   "%add_ln202 = add nsw i32 %arr1_load_4, -1" [poly1305/.apc/.src/poly1305_hw.cpp:202]   --->   Operation 1669 'add' 'add_ln202' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1670 [1/1] (2.66ns)   --->   "store i32 %add_ln202, i32* %arr1_addr_5, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:202]   --->   Operation 1670 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_158 : Operation 1671 [1/1] (1.18ns)   --->   "br label %25"   --->   Operation 1671 'br' <Predicate = true> <Delay = 1.18>

State 159 <SV = 29> <Delay = 4.29>
ST_159 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203)   --->   "%p_pn202 = phi i32 [ %add_ln201, %24 ], [ %arr1_load_3, %23 ]" [poly1305/.apc/.src/poly1305_hw.cpp:201]   --->   Operation 1672 'phi' 'p_pn202' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1673 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln203 = sub nsw i32 %p_pn202, %zext_ln197_1" [poly1305/.apc/.src/poly1305_hw.cpp:203]   --->   Operation 1673 'sub' 'sub_ln203' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1674 [1/1] (2.66ns)   --->   "store i32 %sub_ln203, i32* %arr1_addr_4, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:203]   --->   Operation 1674 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_159 : Operation 1675 [1/1] (0.00ns)   --->   "br label %.preheader156" [poly1305/.apc/.src/poly1305_hw.cpp:196]   --->   Operation 1675 'br' <Predicate = true> <Delay = 0.00>

State 160 <SV = 29> <Delay = 2.66>
ST_160 : Operation 1676 [1/1] (0.00ns)   --->   "%i25_0 = phi i6 [ 0, %.loopexit152 ], [ %i_69, %._crit_edge218 ]"   --->   Operation 1676 'phi' 'i25_0' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1677 [1/1] (1.12ns)   --->   "%icmp_ln260 = icmp eq i6 %i25_0, -32" [poly1305/.apc/.src/poly1305_hw.cpp:260]   --->   Operation 1677 'icmp' 'icmp_ln260' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1678 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1678 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1679 [1/1] (1.37ns)   --->   "%i_69 = add i6 %i25_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:260]   --->   Operation 1679 'add' 'i_69' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1680 [1/1] (0.00ns)   --->   "br i1 %icmp_ln260, label %.preheader151.preheader, label %33" [poly1305/.apc/.src/poly1305_hw.cpp:260]   --->   Operation 1680 'br' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i6 %i25_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:261]   --->   Operation 1681 'zext' 'zext_ln261' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_160 : Operation 1682 [1/1] (0.00ns)   --->   "%arr1_addr_8 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln261" [poly1305/.apc/.src/poly1305_hw.cpp:261]   --->   Operation 1682 'getelementptr' 'arr1_addr_8' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_160 : Operation 1683 [2/2] (2.66ns)   --->   "%arr1_load_7 = load i32* %arr1_addr_8, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:261]   --->   Operation 1683 'load' 'arr1_load_7' <Predicate = (!icmp_ln260)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_160 : Operation 1684 [1/1] (1.18ns)   --->   "br label %.preheader151" [poly1305/.apc/.src/poly1305_hw.cpp:270]   --->   Operation 1684 'br' <Predicate = (icmp_ln260)> <Delay = 1.18>

State 161 <SV = 30> <Delay = 6.95>
ST_161 : Operation 1685 [1/2] (2.66ns)   --->   "%arr1_load_7 = load i32* %arr1_addr_8, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:261]   --->   Operation 1685 'load' 'arr1_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_161 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %arr1_load_7, i32 31)" [poly1305/.apc/.src/poly1305_hw.cpp:261]   --->   Operation 1686 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1687 [1/1] (0.00ns)   --->   "br i1 %tmp_31, label %34, label %._crit_edge218" [poly1305/.apc/.src/poly1305_hw.cpp:261]   --->   Operation 1687 'br' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1688 [1/1] (1.63ns)   --->   "%add_ln262 = add nsw i32 %arr1_load_7, 256" [poly1305/.apc/.src/poly1305_hw.cpp:262]   --->   Operation 1688 'add' 'add_ln262' <Predicate = (tmp_31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1689 [1/1] (2.66ns)   --->   "store i32 %add_ln262, i32* %arr1_addr_8, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:262]   --->   Operation 1689 'store' <Predicate = (tmp_31)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_161 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i6 %i_69 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:263]   --->   Operation 1690 'zext' 'zext_ln263' <Predicate = (tmp_31)> <Delay = 0.00>
ST_161 : Operation 1691 [1/1] (0.00ns)   --->   "%arr1_addr_9 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln263" [poly1305/.apc/.src/poly1305_hw.cpp:263]   --->   Operation 1691 'getelementptr' 'arr1_addr_9' <Predicate = (tmp_31)> <Delay = 0.00>
ST_161 : Operation 1692 [2/2] (2.66ns)   --->   "%arr1_load_8 = load i32* %arr1_addr_9, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:263]   --->   Operation 1692 'load' 'arr1_load_8' <Predicate = (tmp_31)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 162 <SV = 31> <Delay = 6.95>
ST_162 : Operation 1693 [1/2] (2.66ns)   --->   "%arr1_load_8 = load i32* %arr1_addr_9, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:263]   --->   Operation 1693 'load' 'arr1_load_8' <Predicate = (tmp_31)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_162 : Operation 1694 [1/1] (1.63ns)   --->   "%add_ln263 = add nsw i32 %arr1_load_8, -1" [poly1305/.apc/.src/poly1305_hw.cpp:263]   --->   Operation 1694 'add' 'add_ln263' <Predicate = (tmp_31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1695 [1/1] (2.66ns)   --->   "store i32 %add_ln263, i32* %arr1_addr_9, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:263]   --->   Operation 1695 'store' <Predicate = (tmp_31)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_162 : Operation 1696 [1/1] (0.00ns)   --->   "br label %._crit_edge218" [poly1305/.apc/.src/poly1305_hw.cpp:264]   --->   Operation 1696 'br' <Predicate = (tmp_31)> <Delay = 0.00>
ST_162 : Operation 1697 [1/1] (0.00ns)   --->   "br label %32" [poly1305/.apc/.src/poly1305_hw.cpp:260]   --->   Operation 1697 'br' <Predicate = true> <Delay = 0.00>

State 163 <SV = 30> <Delay = 2.66>
ST_163 : Operation 1698 [1/1] (0.00ns)   --->   "%arr1Zeroes_3 = phi i6 [ %arr1Zeroes_9, %36 ], [ 0, %.preheader151.preheader ]"   --->   Operation 1698 'phi' 'arr1Zeroes_3' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1699 [1/1] (0.00ns)   --->   "%i26_0 = phi i7 [ %i_71, %36 ], [ 32, %.preheader151.preheader ]"   --->   Operation 1699 'phi' 'i26_0' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln270 = sext i7 %i26_0 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:270]   --->   Operation 1700 'sext' 'sext_ln270' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1701 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i26_0, i32 6)" [poly1305/.apc/.src/poly1305_hw.cpp:270]   --->   Operation 1701 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1702 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)"   --->   Operation 1702 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1703 [1/1] (1.37ns)   --->   "%arr1Zeroes_9 = add i6 %arr1Zeroes_3, 1" [poly1305/.apc/.src/poly1305_hw.cpp:272]   --->   Operation 1703 'add' 'arr1Zeroes_9' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1704 [1/1] (0.00ns)   --->   "br i1 %tmp_33, label %.loopexit57, label %35" [poly1305/.apc/.src/poly1305_hw.cpp:270]   --->   Operation 1704 'br' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1705 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i32 %sext_ln270 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:271]   --->   Operation 1705 'zext' 'zext_ln271' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_163 : Operation 1706 [1/1] (0.00ns)   --->   "%arr1_addr_10 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln271" [poly1305/.apc/.src/poly1305_hw.cpp:271]   --->   Operation 1706 'getelementptr' 'arr1_addr_10' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_163 : Operation 1707 [2/2] (2.66ns)   --->   "%arr1_load_9 = load i32* %arr1_addr_10, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:271]   --->   Operation 1707 'load' 'arr1_load_9' <Predicate = (!tmp_33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 164 <SV = 31> <Delay = 4.23>
ST_164 : Operation 1708 [1/2] (2.66ns)   --->   "%arr1_load_9 = load i32* %arr1_addr_10, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:271]   --->   Operation 1708 'load' 'arr1_load_9' <Predicate = (!tmp_33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_164 : Operation 1709 [1/1] (1.57ns)   --->   "%icmp_ln271 = icmp eq i32 %arr1_load_9, 0" [poly1305/.apc/.src/poly1305_hw.cpp:271]   --->   Operation 1709 'icmp' 'icmp_ln271' <Predicate = (!tmp_33)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1710 [1/1] (0.00ns)   --->   "br i1 %icmp_ln271, label %36, label %.loopexit57" [poly1305/.apc/.src/poly1305_hw.cpp:271]   --->   Operation 1710 'br' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_164 : Operation 1711 [1/1] (1.38ns)   --->   "%i_71 = add i7 %i26_0, -1" [poly1305/.apc/.src/poly1305_hw.cpp:270]   --->   Operation 1711 'add' 'i_71' <Predicate = (!tmp_33 & icmp_ln271)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1712 [1/1] (0.00ns)   --->   "br label %.preheader151" [poly1305/.apc/.src/poly1305_hw.cpp:270]   --->   Operation 1712 'br' <Predicate = (!tmp_33 & icmp_ln271)> <Delay = 0.00>
ST_164 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i6 %arr1Zeroes_3 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:270]   --->   Operation 1713 'zext' 'zext_ln270' <Predicate = (!icmp_ln271) | (tmp_33)> <Delay = 0.00>
ST_164 : Operation 1714 [1/1] (1.37ns)   --->   "%sub_ln284 = sub i6 -31, %arr1Zeroes_3" [poly1305/.apc/.src/poly1305_hw.cpp:284]   --->   Operation 1714 'sub' 'sub_ln284' <Predicate = (!icmp_ln271) | (tmp_33)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i6 %sub_ln284 to i7" [poly1305/.apc/.src/poly1305_hw.cpp:284]   --->   Operation 1715 'zext' 'zext_ln284' <Predicate = (!icmp_ln271) | (tmp_33)> <Delay = 0.00>
ST_164 : Operation 1716 [1/1] (1.12ns)   --->   "%icmp_ln284 = icmp ugt i6 %sub_ln284, 17" [poly1305/.apc/.src/poly1305_hw.cpp:284]   --->   Operation 1716 'icmp' 'icmp_ln284' <Predicate = (!icmp_ln271) | (tmp_33)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1717 [1/1] (1.23ns)   --->   "br i1 %icmp_ln284, label %.loopexit55, label %37" [poly1305/.apc/.src/poly1305_hw.cpp:284]   --->   Operation 1717 'br' <Predicate = (!icmp_ln271) | (tmp_33)> <Delay = 1.23>
ST_164 : Operation 1718 [1/1] (1.12ns)   --->   "%icmp_ln287 = icmp ult i6 %sub_ln284, 17" [poly1305/.apc/.src/poly1305_hw.cpp:287]   --->   Operation 1718 'icmp' 'icmp_ln287' <Predicate = (!icmp_ln271 & !icmp_ln284) | (tmp_33 & !icmp_ln284)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1719 [1/1] (1.23ns)   --->   "br i1 %icmp_ln287, label %.loopexit55, label %._crit_edge222.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:287]   --->   Operation 1719 'br' <Predicate = (!icmp_ln271 & !icmp_ln284) | (tmp_33 & !icmp_ln284)> <Delay = 1.23>
ST_164 : Operation 1720 [1/1] (1.18ns)   --->   "br label %._crit_edge222" [poly1305/.apc/.src/poly1305_hw.cpp:291]   --->   Operation 1720 'br' <Predicate = (!icmp_ln271 & !icmp_ln284 & !icmp_ln287) | (tmp_33 & !icmp_ln284 & !icmp_ln287)> <Delay = 1.18>

State 165 <SV = 32> <Delay = 4.04>
ST_165 : Operation 1721 [1/1] (0.00ns)   --->   "%boolean_6 = phi i32 [ 0, %39 ], [ %boolean_5, %._crit_edge222.preheader ]"   --->   Operation 1721 'phi' 'boolean_6' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1722 [1/1] (0.00ns)   --->   "%i28_0_in = phi i7 [ %i_73, %39 ], [ %zext_ln284, %._crit_edge222.preheader ]"   --->   Operation 1722 'phi' 'i28_0_in' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1723 [1/1] (1.38ns)   --->   "%i_73 = add i7 %i28_0_in, -1" [poly1305/.apc/.src/poly1305_hw.cpp:291]   --->   Operation 1723 'add' 'i_73' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln291 = sext i7 %i_73 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:291]   --->   Operation 1724 'sext' 'sext_ln291' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1725 [1/1] (1.12ns)   --->   "%icmp_ln291 = icmp sgt i7 %i28_0_in, 0" [poly1305/.apc/.src/poly1305_hw.cpp:291]   --->   Operation 1725 'icmp' 'icmp_ln291' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1726 [1/1] (1.23ns)   --->   "br i1 %icmp_ln291, label %38, label %.loopexit55.loopexit" [poly1305/.apc/.src/poly1305_hw.cpp:291]   --->   Operation 1726 'br' <Predicate = true> <Delay = 1.23>
ST_165 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i32 %sext_ln291 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:292]   --->   Operation 1727 'zext' 'zext_ln292' <Predicate = (icmp_ln291)> <Delay = 0.00>
ST_165 : Operation 1728 [1/1] (0.00ns)   --->   "%arr1_addr_11 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln292" [poly1305/.apc/.src/poly1305_hw.cpp:292]   --->   Operation 1728 'getelementptr' 'arr1_addr_11' <Predicate = (icmp_ln291)> <Delay = 0.00>
ST_165 : Operation 1729 [2/2] (2.66ns)   --->   "%arr1_load_10 = load i32* %arr1_addr_11, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:292]   --->   Operation 1729 'load' 'arr1_load_10' <Predicate = (icmp_ln291)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_165 : Operation 1730 [1/1] (0.00ns)   --->   "%arr2_addr_3 = getelementptr [17 x i4]* @arr2, i64 0, i64 %zext_ln292" [poly1305/.apc/.src/poly1305_hw.cpp:292]   --->   Operation 1730 'getelementptr' 'arr2_addr_3' <Predicate = (icmp_ln291)> <Delay = 0.00>
ST_165 : Operation 1731 [2/2] (2.66ns)   --->   "%arr2_load_3 = load i4* %arr2_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:292]   --->   Operation 1731 'load' 'arr2_load_3' <Predicate = (icmp_ln291)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>

State 166 <SV = 33> <Delay = 5.47>
ST_166 : Operation 1732 [1/2] (2.66ns)   --->   "%arr1_load_10 = load i32* %arr1_addr_11, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:292]   --->   Operation 1732 'load' 'arr1_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_166 : Operation 1733 [1/2] (2.66ns)   --->   "%arr2_load_3 = load i4* %arr2_addr_3, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:292]   --->   Operation 1733 'load' 'arr2_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 17> <ROM>
ST_166 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln292 = sext i4 %arr2_load_3 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:292]   --->   Operation 1734 'sext' 'sext_ln292' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln292_1 = zext i8 %sext_ln292 to i32" [poly1305/.apc/.src/poly1305_hw.cpp:292]   --->   Operation 1735 'zext' 'zext_ln292_1' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1736 [1/1] (1.57ns)   --->   "%icmp_ln292 = icmp sgt i32 %arr1_load_10, %zext_ln292_1" [poly1305/.apc/.src/poly1305_hw.cpp:292]   --->   Operation 1736 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1737 [1/1] (1.23ns)   --->   "br i1 %icmp_ln292, label %.loopexit55.loopexit, label %39" [poly1305/.apc/.src/poly1305_hw.cpp:292]   --->   Operation 1737 'br' <Predicate = true> <Delay = 1.23>
ST_166 : Operation 1738 [1/1] (1.57ns)   --->   "%icmp_ln296 = icmp slt i32 %arr1_load_10, %zext_ln292_1" [poly1305/.apc/.src/poly1305_hw.cpp:296]   --->   Operation 1738 'icmp' 'icmp_ln296' <Predicate = (!icmp_ln292)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1739 [1/1] (1.23ns)   --->   "br i1 %icmp_ln296, label %.loopexit55.loopexit, label %._crit_edge222" [poly1305/.apc/.src/poly1305_hw.cpp:296]   --->   Operation 1739 'br' <Predicate = (!icmp_ln292)> <Delay = 1.23>

State 167 <SV = 34> <Delay = 3.60>
ST_167 : Operation 1740 [1/1] (0.00ns)   --->   "%boolean_9_ph = phi i32 [ %boolean_6, %._crit_edge222 ], [ 1, %38 ], [ -1, %39 ]"   --->   Operation 1740 'phi' 'boolean_9_ph' <Predicate = (!icmp_ln185 & !tmp_21 & !icmp_ln284 & !icmp_ln287)> <Delay = 0.00>
ST_167 : Operation 1741 [1/1] (1.23ns)   --->   "br label %.loopexit55"   --->   Operation 1741 'br' <Predicate = (!icmp_ln185 & !tmp_21 & !icmp_ln284 & !icmp_ln287)> <Delay = 1.23>
ST_167 : Operation 1742 [1/1] (0.00ns)   --->   "%boolean_9 = phi i32 [ 1, %.loopexit57 ], [ -1, %37 ], [ %boolean_9_ph, %.loopexit55.loopexit ]"   --->   Operation 1742 'phi' 'boolean_9' <Predicate = (!icmp_ln185 & !tmp_21)> <Delay = 0.00>
ST_167 : Operation 1743 [1/1] (1.12ns)   --->   "%icmp_ln306 = icmp eq i6 %arr1Zeroes_3, -31" [poly1305/.apc/.src/poly1305_hw.cpp:306]   --->   Operation 1743 'icmp' 'icmp_ln306' <Predicate = (!icmp_ln185 & !tmp_21)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1744 [1/1] (1.18ns)   --->   "br i1 %icmp_ln306, label %.loopexit58.loopexit, label %.preheader186" [poly1305/.apc/.src/poly1305_hw.cpp:306]   --->   Operation 1744 'br' <Predicate = (!icmp_ln185 & !tmp_21)> <Delay = 1.18>
ST_167 : Operation 1745 [1/1] (0.00ns)   --->   "%boolean_11_ph = phi i32 [ %boolean_9, %.loopexit55 ], [ %boolean_5, %.preheader186 ]"   --->   Operation 1745 'phi' 'boolean_11_ph' <Predicate = (!icmp_ln185 & icmp_ln306) | (!icmp_ln185 & tmp_21)> <Delay = 0.00>
ST_167 : Operation 1746 [1/1] (1.18ns)   --->   "br label %.loopexit58"   --->   Operation 1746 'br' <Predicate = (!icmp_ln185 & icmp_ln306) | (!icmp_ln185 & tmp_21)> <Delay = 1.18>
ST_167 : Operation 1747 [1/1] (0.00ns)   --->   "%boolean_11 = phi i32 [ %boolean_4, %.loopexit60 ], [ %boolean_11_ph, %.loopexit58.loopexit ]"   --->   Operation 1747 'phi' 'boolean_11' <Predicate = (icmp_ln306) | (tmp_21) | (icmp_ln185)> <Delay = 0.00>
ST_167 : Operation 1748 [1/1] (1.18ns)   --->   "br label %40" [poly1305/.apc/.src/poly1305_hw.cpp:313]   --->   Operation 1748 'br' <Predicate = (icmp_ln306) | (tmp_21) | (icmp_ln185)> <Delay = 1.18>

State 168 <SV = 35> <Delay = 2.66>
ST_168 : Operation 1749 [1/1] (0.00ns)   --->   "%i29_0 = phi i5 [ 0, %.loopexit58 ], [ %i_77, %41 ]"   --->   Operation 1749 'phi' 'i29_0' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1750 [1/1] (1.12ns)   --->   "%icmp_ln313 = icmp eq i5 %i29_0, -15" [poly1305/.apc/.src/poly1305_hw.cpp:313]   --->   Operation 1750 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1751 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 1751 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1752 [1/1] (1.36ns)   --->   "%i_77 = add i5 %i29_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:313]   --->   Operation 1752 'add' 'i_77' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1753 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %.preheader164.loopexit, label %41" [poly1305/.apc/.src/poly1305_hw.cpp:313]   --->   Operation 1753 'br' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln314 = zext i5 %i29_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:314]   --->   Operation 1754 'zext' 'zext_ln314' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_168 : Operation 1755 [1/1] (0.00ns)   --->   "%arr1_addr_12 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln314" [poly1305/.apc/.src/poly1305_hw.cpp:314]   --->   Operation 1755 'getelementptr' 'arr1_addr_12' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_168 : Operation 1756 [2/2] (2.66ns)   --->   "%arr1_load_11 = load i32* %arr1_addr_12, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:314]   --->   Operation 1756 'load' 'arr1_load_11' <Predicate = (!icmp_ln313)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_168 : Operation 1757 [1/1] (0.00ns)   --->   "br label %.preheader164"   --->   Operation 1757 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>

State 169 <SV = 36> <Delay = 4.08>
ST_169 : Operation 1758 [1/2] (2.66ns)   --->   "%arr1_load_11 = load i32* %arr1_addr_12, align 4" [poly1305/.apc/.src/poly1305_hw.cpp:314]   --->   Operation 1758 'load' 'arr1_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_169 : Operation 1759 [1/1] (0.00ns)   --->   "%trunc_ln314 = trunc i32 %arr1_load_11 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:314]   --->   Operation 1759 'trunc' 'trunc_ln314' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1760 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln314" [poly1305/.apc/.src/poly1305_hw.cpp:314]   --->   Operation 1760 'getelementptr' 'acc_addr_6' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1761 [1/1] (1.42ns)   --->   "store i8 %trunc_ln314, i8* %acc_addr_6, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:314]   --->   Operation 1761 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_169 : Operation 1762 [1/1] (0.00ns)   --->   "br label %40" [poly1305/.apc/.src/poly1305_hw.cpp:313]   --->   Operation 1762 'br' <Predicate = true> <Delay = 0.00>

State 170 <SV = 34> <Delay = 1.42>
ST_170 : Operation 1763 [1/1] (0.00ns)   --->   "%addCarry119_0 = phi i2 [ 0, %.loopexit165 ], [ %select_ln853, %_ifconv6 ]" [poly1305/.apc/.src/poly1305_hw.cpp:853]   --->   Operation 1763 'phi' 'addCarry119_0' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1764 [1/1] (0.00ns)   --->   "%j120_0 = phi i5 [ 0, %.loopexit165 ], [ %j_11, %_ifconv6 ]"   --->   Operation 1764 'phi' 'j120_0' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1765 [1/1] (1.12ns)   --->   "%icmp_ln851 = icmp eq i5 %j120_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:851]   --->   Operation 1765 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1766 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1766 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1767 [1/1] (1.36ns)   --->   "%j_11 = add i5 %j120_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:851]   --->   Operation 1767 'add' 'j_11' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1768 [1/1] (0.00ns)   --->   "br i1 %icmp_ln851, label %.preheader.preheader, label %_ifconv6" [poly1305/.apc/.src/poly1305_hw.cpp:851]   --->   Operation 1768 'br' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln852 = zext i5 %j120_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1769 'zext' 'zext_ln852' <Predicate = (!icmp_ln851)> <Delay = 0.00>
ST_170 : Operation 1770 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr inbounds [16 x i8]* %s, i64 0, i64 %zext_ln852" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1770 'getelementptr' 's_addr_1' <Predicate = (!icmp_ln851)> <Delay = 0.00>
ST_170 : Operation 1771 [2/2] (1.42ns)   --->   "%s_load = load i8* %s_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1771 'load' 's_load' <Predicate = (!icmp_ln851)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_170 : Operation 1772 [1/1] (0.00ns)   --->   "%acc_addr_5 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln852" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1772 'getelementptr' 'acc_addr_5' <Predicate = (!icmp_ln851)> <Delay = 0.00>
ST_170 : Operation 1773 [2/2] (1.42ns)   --->   "%acc_load_3 = load i8* %acc_addr_5, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1773 'load' 'acc_load_3' <Predicate = (!icmp_ln851)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_170 : Operation 1774 [1/1] (1.18ns)   --->   "br label %.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:868]   --->   Operation 1774 'br' <Predicate = (icmp_ln851)> <Delay = 1.18>

State 171 <SV = 35> <Delay = 5.47>
ST_171 : Operation 1775 [1/2] (1.42ns)   --->   "%s_load = load i8* %s_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1775 'load' 's_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_171 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln852_1 = zext i8 %s_load to i9" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1776 'zext' 'zext_ln852_1' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1777 [1/2] (1.42ns)   --->   "%acc_load_3 = load i8* %acc_addr_5, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1777 'load' 'acc_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_171 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln852_2 = zext i8 %acc_load_3 to i9" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1778 'zext' 'zext_ln852_2' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln852_3 = zext i2 %addCarry119_0 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1779 'zext' 'zext_ln852_3' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1780 [1/1] (1.39ns)   --->   "%add_ln852 = add i9 %zext_ln852_1, %zext_ln852_2" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1780 'add' 'add_ln852' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln852_4 = zext i9 %add_ln852 to i10" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1781 'zext' 'zext_ln852_4' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1782 [1/1] (1.41ns)   --->   "%sum_3 = add i10 %zext_ln852_4, %zext_ln852_3" [poly1305/.apc/.src/poly1305_hw.cpp:852]   --->   Operation 1782 'add' 'sum_3' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_35 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_3, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:853]   --->   Operation 1783 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1784 [1/1] (0.61ns)   --->   "%icmp_ln853 = icmp ne i2 %tmp_35, 0" [poly1305/.apc/.src/poly1305_hw.cpp:853]   --->   Operation 1784 'icmp' 'icmp_ln853' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1785 [1/1] (0.00ns)   --->   "%trunc_ln10 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_3, i32 8, i32 9)" [poly1305/.apc/.src/poly1305_hw.cpp:854]   --->   Operation 1785 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1786 [1/1] (0.62ns)   --->   "%select_ln853 = select i1 %icmp_ln853, i2 %trunc_ln10, i2 0" [poly1305/.apc/.src/poly1305_hw.cpp:853]   --->   Operation 1786 'select' 'select_ln853' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln851 = zext i2 %addCarry119_0 to i8" [poly1305/.apc/.src/poly1305_hw.cpp:851]   --->   Operation 1787 'zext' 'zext_ln851' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_1 = add i8 %acc_load_3, %zext_ln851" [poly1305/.apc/.src/poly1305_hw.cpp:859]   --->   Operation 1788 'add' 'add_ln859_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 1789 [1/1] (2.42ns) (root node of TernaryAdder)   --->   "%add_ln859 = add i8 %add_ln859_1, %s_load" [poly1305/.apc/.src/poly1305_hw.cpp:859]   --->   Operation 1789 'add' 'add_ln859' <Predicate = true> <Delay = 2.42> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.21> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 1790 [1/1] (0.00ns)   --->   "%tag_addr = getelementptr inbounds [16 x i8]* %tag, i64 0, i64 %zext_ln852" [poly1305/.apc/.src/poly1305_hw.cpp:859]   --->   Operation 1790 'getelementptr' 'tag_addr' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1791 [1/1] (1.42ns)   --->   "store i8 %add_ln859, i8* %tag_addr, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:859]   --->   Operation 1791 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_171 : Operation 1792 [1/1] (0.00ns)   --->   "br label %107" [poly1305/.apc/.src/poly1305_hw.cpp:851]   --->   Operation 1792 'br' <Predicate = true> <Delay = 0.00>

State 172 <SV = 35> <Delay = 1.42>
ST_172 : Operation 1793 [1/1] (0.00ns)   --->   "%i122_0 = phi i5 [ %i_76, %108 ], [ 0, %.preheader.preheader ]"   --->   Operation 1793 'phi' 'i122_0' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1794 [1/1] (1.12ns)   --->   "%icmp_ln868 = icmp eq i5 %i122_0, -16" [poly1305/.apc/.src/poly1305_hw.cpp:868]   --->   Operation 1794 'icmp' 'icmp_ln868' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1795 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1795 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1796 [1/1] (1.36ns)   --->   "%i_76 = add i5 %i122_0, 1" [poly1305/.apc/.src/poly1305_hw.cpp:868]   --->   Operation 1796 'add' 'i_76' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1797 [1/1] (0.00ns)   --->   "br i1 %icmp_ln868, label %109, label %108" [poly1305/.apc/.src/poly1305_hw.cpp:868]   --->   Operation 1797 'br' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1798 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i5 %i122_0 to i64" [poly1305/.apc/.src/poly1305_hw.cpp:870]   --->   Operation 1798 'zext' 'zext_ln870' <Predicate = (!icmp_ln868)> <Delay = 0.00>
ST_172 : Operation 1799 [1/1] (0.00ns)   --->   "%tag_addr_1 = getelementptr inbounds [16 x i8]* %tag, i64 0, i64 %zext_ln870" [poly1305/.apc/.src/poly1305_hw.cpp:870]   --->   Operation 1799 'getelementptr' 'tag_addr_1' <Predicate = (!icmp_ln868)> <Delay = 0.00>
ST_172 : Operation 1800 [2/2] (1.42ns)   --->   "%temp_data = load i8* %tag_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:870]   --->   Operation 1800 'load' 'temp_data' <Predicate = (!icmp_ln868)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_172 : Operation 1801 [1/1] (1.12ns)   --->   "%tmp_last_V_1 = icmp eq i5 %i122_0, 15" [poly1305/.apc/.src/poly1305_hw.cpp:871]   --->   Operation 1801 'icmp' 'tmp_last_V_1' <Predicate = (!icmp_ln868)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1802 [1/1] (0.00ns)   --->   "ret void" [poly1305/.apc/.src/poly1305_hw.cpp:880]   --->   Operation 1802 'ret' <Predicate = (icmp_ln868)> <Delay = 0.00>

State 173 <SV = 36> <Delay = 4.35>
ST_173 : Operation 1803 [1/2] (1.42ns)   --->   "%temp_data = load i8* %tag_addr_1, align 1" [poly1305/.apc/.src/poly1305_hw.cpp:870]   --->   Operation 1803 'load' 'temp_data' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_173 : Operation 1804 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P(i8* %result_stream_V_data, i1* %result_stream_V_last_V, i8 %temp_data, i1 %tmp_last_V_1)" [poly1305/.apc/.src/poly1305_hw.cpp:877]   --->   Operation 1804 'write' <Predicate = true> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_173 : Operation 1805 [1/1] (0.00ns)   --->   "br label %.preheader" [poly1305/.apc/.src/poly1305_hw.cpp:868]   --->   Operation 1805 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('textLength') with incoming values : ('textLength', poly1305/.apc/.src/poly1305_hw.cpp:14) [43]  (1.18 ns)

 <State 2>: 4.56ns
The critical path consists of the following:
	fifo read on port 'input_stream_V_data' (poly1305/.apc/.src/poly1305_hw.cpp:10) [47]  (2.93 ns)
	'add' operation ('textLength', poly1305/.apc/.src/poly1305_hw.cpp:14) [51]  (1.63 ns)

 <State 3>: 5.6ns
The critical path consists of the following:
	fifo read on port 'input_stream_V_data' (poly1305/.apc/.src/poly1305_hw.cpp:22) [63]  (2.93 ns)
	'store' operation ('store_ln22', poly1305/.apc/.src/poly1305_hw.cpp:22) of variable 'tmp.data', poly1305/.apc/.src/poly1305_hw.cpp:22 on array 'text', poly1305/.apc/.src/poly1305_hw.cpp:18 [67]  (2.66 ns)

 <State 4>: 4.36ns
The critical path consists of the following:
	fifo read on port 'input_stream_V_data' (poly1305/.apc/.src/poly1305_hw.cpp:25) [78]  (2.93 ns)
	'store' operation ('store_ln25', poly1305/.apc/.src/poly1305_hw.cpp:25) of variable 'tmp.data', poly1305/.apc/.src/poly1305_hw.cpp:25 on array 'key', poly1305/.apc/.src/poly1305_hw.cpp:4 [82]  (1.43 ns)

 <State 5>: 2.04ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:31) [87]  (0 ns)
	'xor' operation ('xor_ln33', poly1305/.apc/.src/poly1305_hw.cpp:33) [98]  (0.614 ns)
	'getelementptr' operation ('key_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:33) [100]  (0 ns)
	'load' operation ('key_load_1', poly1305/.apc/.src/poly1305_hw.cpp:33) on array 'key', poly1305/.apc/.src/poly1305_hw.cpp:4 [101]  (1.43 ns)

 <State 6>: 2.85ns
The critical path consists of the following:
	'load' operation ('key_load', poly1305/.apc/.src/poly1305_hw.cpp:32) on array 'key', poly1305/.apc/.src/poly1305_hw.cpp:4 [95]  (1.43 ns)
	'store' operation ('store_ln32', poly1305/.apc/.src/poly1305_hw.cpp:32) of variable 'key_load', poly1305/.apc/.src/poly1305_hw.cpp:32 on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [97]  (1.43 ns)

 <State 7>: 1.43ns
The critical path consists of the following:
	'load' operation ('r_load', poly1305/.apc/.src/poly1305_hw.cpp:37) on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [107]  (1.43 ns)

 <State 8>: 1.43ns
The critical path consists of the following:
	'load' operation ('r_load_2', poly1305/.apc/.src/poly1305_hw.cpp:39) on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [117]  (1.43 ns)

 <State 9>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln37', poly1305/.apc/.src/poly1305_hw.cpp:37) of variable 'zext_ln37', poly1305/.apc/.src/poly1305_hw.cpp:37 on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [110]  (1.43 ns)

 <State 10>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln38', poly1305/.apc/.src/poly1305_hw.cpp:38) of variable 'zext_ln38', poly1305/.apc/.src/poly1305_hw.cpp:38 on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [115]  (1.43 ns)

 <State 11>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln40', poly1305/.apc/.src/poly1305_hw.cpp:40) of variable 'zext_ln40', poly1305/.apc/.src/poly1305_hw.cpp:40 on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [125]  (1.43 ns)

 <State 12>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln43', poly1305/.apc/.src/poly1305_hw.cpp:43) of variable 'and_ln1', poly1305/.apc/.src/poly1305_hw.cpp:43 on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [135]  (1.43 ns)

 <State 13>: 3.89ns
The critical path consists of the following:
	'sub' operation ('sub_ln49', poly1305/.apc/.src/poly1305_hw.cpp:49) [155]  (1.63 ns)
	'sub' operation ('sub_ln49_1', poly1305/.apc/.src/poly1305_hw.cpp:49) [158]  (1.62 ns)
	'select' operation ('select_ln49', poly1305/.apc/.src/poly1305_hw.cpp:49) [161]  (0.634 ns)

 <State 14>: 2.24ns
The critical path consists of the following:
	'sub' operation ('sub_ln603', poly1305/.apc/.src/poly1305_hw.cpp:603) [724]  (1.63 ns)
	'select' operation ('select_ln603', poly1305/.apc/.src/poly1305_hw.cpp:603) [725]  (0.613 ns)

 <State 15>: 4.29ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:327) [178]  (0 ns)
	'add' operation ('add_ln328', poly1305/.apc/.src/poly1305_hw.cpp:328) [185]  (1.63 ns)
	'getelementptr' operation ('text_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:328) [187]  (0 ns)
	'load' operation ('text_load_1', poly1305/.apc/.src/poly1305_hw.cpp:328) on array 'text', poly1305/.apc/.src/poly1305_hw.cpp:18 [188]  (2.66 ns)

 <State 16>: 4.09ns
The critical path consists of the following:
	'load' operation ('text_load_1', poly1305/.apc/.src/poly1305_hw.cpp:328) on array 'text', poly1305/.apc/.src/poly1305_hw.cpp:18 [188]  (2.66 ns)
	'store' operation ('store_ln328', poly1305/.apc/.src/poly1305_hw.cpp:328) of variable 'text_load_1', poly1305/.apc/.src/poly1305_hw.cpp:328 on array 'textBlock', poly1305/.apc/.src/poly1305_hw.cpp:326 [191]  (1.43 ns)

 <State 17>: 1.43ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:341) [198]  (0 ns)
	'getelementptr' operation ('textBlock_1_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:342) [205]  (0 ns)
	'load' operation ('textBlock_1_load', poly1305/.apc/.src/poly1305_hw.cpp:342) on array 'textBlock', poly1305/.apc/.src/poly1305_hw.cpp:326 [206]  (1.43 ns)

 <State 18>: 5.47ns
The critical path consists of the following:
	'load' operation ('textBlock_1_load', poly1305/.apc/.src/poly1305_hw.cpp:342) on array 'textBlock', poly1305/.apc/.src/poly1305_hw.cpp:326 [206]  (1.43 ns)
	'add' operation ('add_ln342', poly1305/.apc/.src/poly1305_hw.cpp:342) [212]  (1.39 ns)
	'add' operation ('sum', poly1305/.apc/.src/poly1305_hw.cpp:342) [214]  (1.42 ns)
	'icmp' operation ('icmp_ln343', poly1305/.apc/.src/poly1305_hw.cpp:343) [216]  (0.61 ns)
	'select' operation ('select_ln343', poly1305/.apc/.src/poly1305_hw.cpp:343) [218]  (0.625 ns)

 <State 19>: 1.43ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly1305/.apc/.src/poly1305_hw.cpp:360) [228]  (0 ns)
	'getelementptr' operation ('mul_1_addr', poly1305/.apc/.src/poly1305_hw.cpp:361) [235]  (0 ns)
	'store' operation ('store_ln361', poly1305/.apc/.src/poly1305_hw.cpp:361) of constant 0 on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:359 [236]  (1.43 ns)

 <State 20>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:391) [242]  (0 ns)
	'getelementptr' operation ('r_addr_9', poly1305/.apc/.src/poly1305_hw.cpp:368) [250]  (0 ns)
	'load' operation ('r_load_8', poly1305/.apc/.src/poly1305_hw.cpp:368) on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [251]  (1.43 ns)

 <State 21>: 1.43ns
The critical path consists of the following:
	'load' operation ('r_load_8', poly1305/.apc/.src/poly1305_hw.cpp:368) on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [251]  (1.43 ns)

 <State 22>: 1.43ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:367) [261]  (0 ns)
	'getelementptr' operation ('accSum_1_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:368) [268]  (0 ns)
	'load' operation ('accSum_1_load', poly1305/.apc/.src/poly1305_hw.cpp:368) on array 'accSum', poly1305/.apc/.src/poly1305_hw.cpp:340 [269]  (1.43 ns)

 <State 23>: 8.61ns
The critical path consists of the following:
	'load' operation ('accSum_1_load', poly1305/.apc/.src/poly1305_hw.cpp:368) on array 'accSum', poly1305/.apc/.src/poly1305_hw.cpp:340 [269]  (1.43 ns)
	'mul' operation of DSP[273] ('mul_ln368', poly1305/.apc/.src/poly1305_hw.cpp:368) [271]  (2.84 ns)
	'add' operation of DSP[273] ('mulTemp', poly1305/.apc/.src/poly1305_hw.cpp:368) [273]  (2.75 ns)
	'icmp' operation ('icmp_ln369', poly1305/.apc/.src/poly1305_hw.cpp:369) [276]  (1.12 ns)
	'select' operation ('select_ln369', poly1305/.apc/.src/poly1305_hw.cpp:369) [278]  (0.475 ns)

 <State 24>: 2.92ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln376_1', poly1305/.apc/.src/poly1305_hw.cpp:376) [280]  (1.12 ns)
	'or' operation ('or_ln376', poly1305/.apc/.src/poly1305_hw.cpp:376) [281]  (0.616 ns)
	multiplexor before 'phi' operation ('mulCarry42_2', poly1305/.apc/.src/poly1305_hw.cpp:369) with incoming values : ('select_ln369', poly1305/.apc/.src/poly1305_hw.cpp:369) [287]  (1.18 ns)

 <State 25>: 7.88ns
The critical path consists of the following:
	'load' operation ('mul_1_load_1', poly1305/.apc/.src/poly1305_hw.cpp:381) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:359 [292]  (1.43 ns)
	'add' operation ('add_ln381_1', poly1305/.apc/.src/poly1305_hw.cpp:381) [295]  (1.39 ns)
	'add' operation ('addTemp', poly1305/.apc/.src/poly1305_hw.cpp:381) [297]  (1.42 ns)
	'icmp' operation ('icmp_ln382', poly1305/.apc/.src/poly1305_hw.cpp:382) [299]  (0.61 ns)
	'select' operation ('select_ln382', poly1305/.apc/.src/poly1305_hw.cpp:382) [301]  (0.625 ns)
	'icmp' operation ('icmp_ln390_1', poly1305/.apc/.src/poly1305_hw.cpp:390) [306]  (0.61 ns)
	'or' operation ('or_ln390', poly1305/.apc/.src/poly1305_hw.cpp:390) [307]  (0 ns)
	'or' operation ('or_ln390_1', poly1305/.apc/.src/poly1305_hw.cpp:390) [308]  (0.616 ns)
	multiplexor before 'phi' operation ('addCarry34_5', poly1305/.apc/.src/poly1305_hw.cpp:382) with incoming values : ('select_ln382', poly1305/.apc/.src/poly1305_hw.cpp:382) [316]  (1.18 ns)

 <State 26>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul_1_load_2', poly1305/.apc/.src/poly1305_hw.cpp:391) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:359 [311]  (1.43 ns)
	'add' operation ('add_ln391', poly1305/.apc/.src/poly1305_hw.cpp:391) [312]  (1.39 ns)
	'store' operation ('store_ln391', poly1305/.apc/.src/poly1305_hw.cpp:391) of variable 'add_ln391', poly1305/.apc/.src/poly1305_hw.cpp:391 on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:359 [313]  (1.43 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:406) [324]  (0 ns)
	'getelementptr' operation ('mul_1_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:407) [331]  (0 ns)
	'load' operation ('mul_1_load', poly1305/.apc/.src/poly1305_hw.cpp:407) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:359 [332]  (1.43 ns)

 <State 29>: 4.09ns
The critical path consists of the following:
	'load' operation ('mul_1_load', poly1305/.apc/.src/poly1305_hw.cpp:407) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:359 [332]  (1.43 ns)
	'store' operation ('store_ln407', poly1305/.apc/.src/poly1305_hw.cpp:407) of variable 'zext_ln407', poly1305/.apc/.src/poly1305_hw.cpp:407 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [335]  (2.66 ns)

 <State 30>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:419) [340]  (0 ns)
	'getelementptr' operation ('arr1_1_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:420) [349]  (0 ns)
	'load' operation ('arr1_1_load', poly1305/.apc/.src/poly1305_hw.cpp:420) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [350]  (2.66 ns)

 <State 31>: 4.23ns
The critical path consists of the following:
	'load' operation ('arr1_1_load', poly1305/.apc/.src/poly1305_hw.cpp:420) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [350]  (2.66 ns)
	'icmp' operation ('icmp_ln420', poly1305/.apc/.src/poly1305_hw.cpp:420) [351]  (1.57 ns)

 <State 32>: 4.05ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('zext_ln433', poly1305/.apc/.src/poly1305_hw.cpp:433) ('i', poly1305/.apc/.src/poly1305_hw.cpp:440) [368]  (0 ns)
	'add' operation ('i', poly1305/.apc/.src/poly1305_hw.cpp:440) [370]  (1.39 ns)
	'getelementptr' operation ('arr1_1_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:441) [376]  (0 ns)
	'load' operation ('arr1_1_load_1', poly1305/.apc/.src/poly1305_hw.cpp:441) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [377]  (2.66 ns)

 <State 33>: 6.71ns
The critical path consists of the following:
	'load' operation ('arr1_1_load_1', poly1305/.apc/.src/poly1305_hw.cpp:441) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [377]  (2.66 ns)
	'icmp' operation ('icmp_ln441', poly1305/.apc/.src/poly1305_hw.cpp:441) [382]  (1.57 ns)
	multiplexor before 'phi' operation ('boolean52_4_ph') [388]  (1.24 ns)
	'phi' operation ('boolean52_4_ph') [388]  (0 ns)
	multiplexor before 'phi' operation ('boolean52_4') [391]  (1.24 ns)
	'phi' operation ('boolean52_4') [391]  (0 ns)

 <State 34>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:455) [394]  (0 ns)
	'getelementptr' operation ('arr1_1_addr_3', poly1305/.apc/.src/poly1305_hw.cpp:456) [402]  (0 ns)
	'load' operation ('arr1_1_load_2', poly1305/.apc/.src/poly1305_hw.cpp:456) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [403]  (2.66 ns)

 <State 35>: 4.23ns
The critical path consists of the following:
	'load' operation ('arr1_1_load_2', poly1305/.apc/.src/poly1305_hw.cpp:456) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [403]  (2.66 ns)
	'icmp' operation ('icmp_ln456', poly1305/.apc/.src/poly1305_hw.cpp:456) [404]  (1.57 ns)

 <State 36>: 1.39ns
The critical path consists of the following:
	'phi' operation ('arr1Zeroes53_2', poly1305/.apc/.src/poly1305_hw.cpp:551) with incoming values : ('zext_ln419', poly1305/.apc/.src/poly1305_hw.cpp:419) ('arr1Zeroes', poly1305/.apc/.src/poly1305_hw.cpp:457) ('zext_ln551', poly1305/.apc/.src/poly1305_hw.cpp:551) [417]  (0 ns)
	'sub' operation ('sub_ln472', poly1305/.apc/.src/poly1305_hw.cpp:472) [421]  (1.39 ns)

 <State 37>: 2.66ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly1305/.apc/.src/poly1305_hw.cpp:472) [424]  (0 ns)
	'getelementptr' operation ('temp_1_addr', poly1305/.apc/.src/poly1305_hw.cpp:473) [432]  (0 ns)
	'store' operation ('store_ln473', poly1305/.apc/.src/poly1305_hw.cpp:473) of constant 0 on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:471 [433]  (2.66 ns)

 <State 38>: 2.77ns
The critical path consists of the following:
	'sub' operation ('sub_ln521', poly1305/.apc/.src/poly1305_hw.cpp:521) [454]  (1.39 ns)
	'add' operation ('add_ln522', poly1305/.apc/.src/poly1305_hw.cpp:522) [455]  (1.39 ns)

 <State 39>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:522) [461]  (0 ns)
	'getelementptr' operation ('fullArr_1_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:499) [472]  (0 ns)
	'load' operation ('fullArr_1_load', poly1305/.apc/.src/poly1305_hw.cpp:499) on array 'fullArr', poly1305/.apc/.src/poly1305_hw.cpp:490 [473]  (1.43 ns)

 <State 40>: 1.43ns
The critical path consists of the following:
	'load' operation ('fullArr_1_load', poly1305/.apc/.src/poly1305_hw.cpp:499) on array 'fullArr', poly1305/.apc/.src/poly1305_hw.cpp:490 [473]  (1.43 ns)

 <State 41>: 2.66ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:498) [481]  (0 ns)
	'getelementptr' operation ('arr2_1_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:499) [491]  (0 ns)
	'load' operation ('arr2_1_load_2', poly1305/.apc/.src/poly1305_hw.cpp:499) on array 'arr2_1' [492]  (2.66 ns)

 <State 42>: 7.32ns
The critical path consists of the following:
	'load' operation ('arr2_1_load_2', poly1305/.apc/.src/poly1305_hw.cpp:499) on array 'arr2_1' [492]  (2.66 ns)
	'mul' operation ('mul_ln499', poly1305/.apc/.src/poly1305_hw.cpp:499) [495]  (3.05 ns)
	'add' operation ('mulTemp', poly1305/.apc/.src/poly1305_hw.cpp:499) [500]  (1.61 ns)

 <State 43>: 5.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln500', poly1305/.apc/.src/poly1305_hw.cpp:500) [503]  (1.44 ns)
	'select' operation ('mulCarry', poly1305/.apc/.src/poly1305_hw.cpp:500) [505]  (0.512 ns)
	'icmp' operation ('icmp_ln507_1', poly1305/.apc/.src/poly1305_hw.cpp:507) [509]  (1.44 ns)
	'or' operation ('or_ln507', poly1305/.apc/.src/poly1305_hw.cpp:507) [510]  (0.616 ns)
	multiplexor before 'phi' operation ('mulCarry') with incoming values : ('mulCarry', poly1305/.apc/.src/poly1305_hw.cpp:500) [516]  (1.18 ns)

 <State 44>: 8ns
The critical path consists of the following:
	'load' operation ('temp_1_load_1', poly1305/.apc/.src/poly1305_hw.cpp:512) on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:471 [521]  (2.66 ns)
	'add' operation ('addTemp', poly1305/.apc/.src/poly1305_hw.cpp:512) [527]  (1.63 ns)
	'icmp' operation ('icmp_ln513', poly1305/.apc/.src/poly1305_hw.cpp:513) [530]  (1.5 ns)
	'select' operation ('select_ln513', poly1305/.apc/.src/poly1305_hw.cpp:513) [532]  (0.475 ns)
	'icmp' operation ('icmp_ln521_1', poly1305/.apc/.src/poly1305_hw.cpp:521) [535]  (1.12 ns)
	'or' operation ('or_ln521', poly1305/.apc/.src/poly1305_hw.cpp:521) [536]  (0 ns)
	'or' operation ('or_ln521_1', poly1305/.apc/.src/poly1305_hw.cpp:521) [537]  (0.616 ns)

 <State 45>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('addCarry34_7_be', poly1305/.apc/.src/poly1305_hw.cpp:513) with incoming values : ('select_ln513', poly1305/.apc/.src/poly1305_hw.cpp:513) [546]  (1.18 ns)

 <State 46>: 2.66ns
The critical path consists of the following:
	'load' operation ('temp_1_load_2', poly1305/.apc/.src/poly1305_hw.cpp:522) on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:471 [541]  (2.66 ns)

 <State 47>: 6.96ns
The critical path consists of the following:
	'load' operation ('temp_1_load_2', poly1305/.apc/.src/poly1305_hw.cpp:522) on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:471 [541]  (2.66 ns)
	'add' operation ('add_ln522_1', poly1305/.apc/.src/poly1305_hw.cpp:522) [542]  (1.63 ns)
	'store' operation ('store_ln522', poly1305/.apc/.src/poly1305_hw.cpp:522) of variable 'add_ln522_1', poly1305/.apc/.src/poly1305_hw.cpp:522 on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:471 [543]  (2.66 ns)

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i70_0', poly1305/.apc/.src/poly1305_hw.cpp:528) with incoming values : ('trunc_ln528', poly1305/.apc/.src/poly1305_hw.cpp:528) [553]  (0 ns)
	'getelementptr' operation ('arr1_1_addr_6', poly1305/.apc/.src/poly1305_hw.cpp:529) [562]  (0 ns)
	'load' operation ('arr1_1_load_5', poly1305/.apc/.src/poly1305_hw.cpp:529) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [563]  (2.66 ns)

 <State 50>: 5.42ns
The critical path consists of the following:
	'load' operation ('arr1_1_load_5', poly1305/.apc/.src/poly1305_hw.cpp:529) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [563]  (2.66 ns)
	'icmp' operation ('icmp_ln529', poly1305/.apc/.src/poly1305_hw.cpp:529) [566]  (1.57 ns)
	multiplexor before 'phi' operation ('p_pn196', poly1305/.apc/.src/poly1305_hw.cpp:533) with incoming values : ('arr1_1_load_5', poly1305/.apc/.src/poly1305_hw.cpp:529) ('add_ln533', poly1305/.apc/.src/poly1305_hw.cpp:533) [577]  (1.18 ns)

 <State 51>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_1_load_6', poly1305/.apc/.src/poly1305_hw.cpp:534) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [572]  (2.66 ns)
	'add' operation ('add_ln534', poly1305/.apc/.src/poly1305_hw.cpp:534) [573]  (1.63 ns)
	'store' operation ('store_ln534', poly1305/.apc/.src/poly1305_hw.cpp:534) of variable 'add_ln534', poly1305/.apc/.src/poly1305_hw.cpp:534 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [574]  (2.66 ns)

 <State 52>: 4.29ns
The critical path consists of the following:
	'phi' operation ('p_pn196', poly1305/.apc/.src/poly1305_hw.cpp:533) with incoming values : ('arr1_1_load_5', poly1305/.apc/.src/poly1305_hw.cpp:529) ('add_ln533', poly1305/.apc/.src/poly1305_hw.cpp:533) [577]  (0 ns)
	'sub' operation ('sub_ln535', poly1305/.apc/.src/poly1305_hw.cpp:535) [578]  (1.63 ns)
	'store' operation ('store_ln535', poly1305/.apc/.src/poly1305_hw.cpp:535) of variable 'sub_ln535', poly1305/.apc/.src/poly1305_hw.cpp:535 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [579]  (2.66 ns)

 <State 53>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:477) [586]  (0 ns)
	'getelementptr' operation ('arr1_1_addr_4', poly1305/.apc/.src/poly1305_hw.cpp:478) [593]  (0 ns)
	'load' operation ('arr1_1_load_3', poly1305/.apc/.src/poly1305_hw.cpp:478) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [594]  (2.66 ns)

 <State 54>: 5.42ns
The critical path consists of the following:
	'load' operation ('arr1_1_load_3', poly1305/.apc/.src/poly1305_hw.cpp:478) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [594]  (2.66 ns)
	'icmp' operation ('icmp_ln478', poly1305/.apc/.src/poly1305_hw.cpp:478) [599]  (1.57 ns)
	multiplexor before 'phi' operation ('p_pn198', poly1305/.apc/.src/poly1305_hw.cpp:482) with incoming values : ('arr1_1_load_3', poly1305/.apc/.src/poly1305_hw.cpp:478) ('add_ln482', poly1305/.apc/.src/poly1305_hw.cpp:482) [610]  (1.18 ns)

 <State 55>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_1_load_4', poly1305/.apc/.src/poly1305_hw.cpp:483) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [605]  (2.66 ns)
	'add' operation ('add_ln483', poly1305/.apc/.src/poly1305_hw.cpp:483) [606]  (1.63 ns)
	'store' operation ('store_ln483', poly1305/.apc/.src/poly1305_hw.cpp:483) of variable 'add_ln483', poly1305/.apc/.src/poly1305_hw.cpp:483 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [607]  (2.66 ns)

 <State 56>: 4.29ns
The critical path consists of the following:
	'phi' operation ('p_pn198', poly1305/.apc/.src/poly1305_hw.cpp:482) with incoming values : ('arr1_1_load_3', poly1305/.apc/.src/poly1305_hw.cpp:478) ('add_ln482', poly1305/.apc/.src/poly1305_hw.cpp:482) [610]  (0 ns)
	'sub' operation ('sub_ln484', poly1305/.apc/.src/poly1305_hw.cpp:484) [611]  (1.63 ns)
	'store' operation ('store_ln484', poly1305/.apc/.src/poly1305_hw.cpp:484) of variable 'sub_ln484', poly1305/.apc/.src/poly1305_hw.cpp:484 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [612]  (2.66 ns)

 <State 57>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:541) [619]  (0 ns)
	'getelementptr' operation ('arr1_1_addr_8', poly1305/.apc/.src/poly1305_hw.cpp:542) [626]  (0 ns)
	'load' operation ('arr1_1_load_7', poly1305/.apc/.src/poly1305_hw.cpp:542) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [627]  (2.66 ns)

 <State 58>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_1_load_7', poly1305/.apc/.src/poly1305_hw.cpp:542) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [627]  (2.66 ns)
	'add' operation ('add_ln543', poly1305/.apc/.src/poly1305_hw.cpp:543) [631]  (1.63 ns)
	'store' operation ('store_ln543', poly1305/.apc/.src/poly1305_hw.cpp:543) of variable 'add_ln543', poly1305/.apc/.src/poly1305_hw.cpp:543 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [632]  (2.66 ns)

 <State 59>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_1_load_8', poly1305/.apc/.src/poly1305_hw.cpp:544) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [635]  (2.66 ns)
	'add' operation ('add_ln544', poly1305/.apc/.src/poly1305_hw.cpp:544) [636]  (1.63 ns)
	'store' operation ('store_ln544', poly1305/.apc/.src/poly1305_hw.cpp:544) of variable 'add_ln544', poly1305/.apc/.src/poly1305_hw.cpp:544 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [637]  (2.66 ns)

 <State 60>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:551) [644]  (0 ns)
	'getelementptr' operation ('arr1_1_addr_10', poly1305/.apc/.src/poly1305_hw.cpp:552) [653]  (0 ns)
	'load' operation ('arr1_1_load_9', poly1305/.apc/.src/poly1305_hw.cpp:552) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [654]  (2.66 ns)

 <State 61>: 4.23ns
The critical path consists of the following:
	'load' operation ('arr1_1_load_9', poly1305/.apc/.src/poly1305_hw.cpp:552) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [654]  (2.66 ns)
	'icmp' operation ('icmp_ln552', poly1305/.apc/.src/poly1305_hw.cpp:552) [655]  (1.57 ns)

 <State 62>: 4.05ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('zext_ln565', poly1305/.apc/.src/poly1305_hw.cpp:565) ('i', poly1305/.apc/.src/poly1305_hw.cpp:572) [672]  (0 ns)
	'add' operation ('i', poly1305/.apc/.src/poly1305_hw.cpp:572) [674]  (1.39 ns)
	'getelementptr' operation ('arr1_1_addr_11', poly1305/.apc/.src/poly1305_hw.cpp:573) [680]  (0 ns)
	'load' operation ('arr1_1_load_10', poly1305/.apc/.src/poly1305_hw.cpp:573) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [681]  (2.66 ns)

 <State 63>: 5.47ns
The critical path consists of the following:
	'load' operation ('arr1_1_load_10', poly1305/.apc/.src/poly1305_hw.cpp:573) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [681]  (2.66 ns)
	'icmp' operation ('icmp_ln577', poly1305/.apc/.src/poly1305_hw.cpp:577) [689]  (1.57 ns)
	multiplexor before 'phi' operation ('boolean52_9_ph') [692]  (1.24 ns)

 <State 64>: 3.61ns
The critical path consists of the following:
	'phi' operation ('boolean52_9_ph') [692]  (0 ns)
	multiplexor before 'phi' operation ('boolean52_9') [695]  (1.24 ns)
	'phi' operation ('boolean52_9') [695]  (0 ns)
	multiplexor before 'phi' operation ('boolean52_11_ph') [699]  (1.18 ns)
	'phi' operation ('boolean52_11_ph') [699]  (0 ns)
	multiplexor before 'phi' operation ('boolean52_11') [702]  (1.18 ns)
	'phi' operation ('boolean52_11') [702]  (0 ns)

 <State 65>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:593) [705]  (0 ns)
	'getelementptr' operation ('arr1_1_addr_12', poly1305/.apc/.src/poly1305_hw.cpp:594) [712]  (0 ns)
	'load' operation ('arr1_1_load_11', poly1305/.apc/.src/poly1305_hw.cpp:594) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [713]  (2.66 ns)

 <State 66>: 4.09ns
The critical path consists of the following:
	'load' operation ('arr1_1_load_11', poly1305/.apc/.src/poly1305_hw.cpp:594) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:405 [713]  (2.66 ns)
	'store' operation ('store_ln594', poly1305/.apc/.src/poly1305_hw.cpp:594) of variable 'trunc_ln594', poly1305/.apc/.src/poly1305_hw.cpp:594 on array 'acc', poly1305/.apc/.src/poly1305_hw.cpp:46 [716]  (1.43 ns)

 <State 67>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:603) [729]  (0 ns)
	'getelementptr' operation ('text_addr_3', poly1305/.apc/.src/poly1305_hw.cpp:604) [739]  (0 ns)
	'load' operation ('text_load_2', poly1305/.apc/.src/poly1305_hw.cpp:604) on array 'text', poly1305/.apc/.src/poly1305_hw.cpp:18 [740]  (2.66 ns)

 <State 68>: 4.09ns
The critical path consists of the following:
	'load' operation ('text_load_2', poly1305/.apc/.src/poly1305_hw.cpp:604) on array 'text', poly1305/.apc/.src/poly1305_hw.cpp:18 [740]  (2.66 ns)
	'store' operation ('store_ln604', poly1305/.apc/.src/poly1305_hw.cpp:604) of variable 'text_load_2', poly1305/.apc/.src/poly1305_hw.cpp:604 on array 'textBlock', poly1305/.apc/.src/poly1305_hw.cpp:602 [743]  (1.43 ns)

 <State 69>: 3.2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('select_ln603', poly1305/.apc/.src/poly1305_hw.cpp:603) ('i', poly1305/.apc/.src/poly1305_hw.cpp:608) [751]  (0 ns)
	'add' operation ('i', poly1305/.apc/.src/poly1305_hw.cpp:608) [752]  (1.63 ns)
	'icmp' operation ('icmp_ln608', poly1305/.apc/.src/poly1305_hw.cpp:608) [753]  (1.57 ns)

 <State 70>: 1.43ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:622) [763]  (0 ns)
	'getelementptr' operation ('textBlock_2_addr_3', poly1305/.apc/.src/poly1305_hw.cpp:623) [771]  (0 ns)
	'load' operation ('textBlock_2_load', poly1305/.apc/.src/poly1305_hw.cpp:623) on array 'textBlock', poly1305/.apc/.src/poly1305_hw.cpp:602 [772]  (1.43 ns)

 <State 71>: 5.47ns
The critical path consists of the following:
	'load' operation ('textBlock_2_load', poly1305/.apc/.src/poly1305_hw.cpp:623) on array 'textBlock', poly1305/.apc/.src/poly1305_hw.cpp:602 [772]  (1.43 ns)
	'add' operation ('add_ln623', poly1305/.apc/.src/poly1305_hw.cpp:623) [778]  (1.39 ns)
	'add' operation ('sum', poly1305/.apc/.src/poly1305_hw.cpp:623) [780]  (1.42 ns)
	'icmp' operation ('icmp_ln624', poly1305/.apc/.src/poly1305_hw.cpp:624) [782]  (0.61 ns)
	'select' operation ('select_ln624', poly1305/.apc/.src/poly1305_hw.cpp:624) [784]  (0.625 ns)

 <State 72>: 1.43ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly1305/.apc/.src/poly1305_hw.cpp:640) [794]  (0 ns)
	'getelementptr' operation ('mul_2_addr', poly1305/.apc/.src/poly1305_hw.cpp:641) [801]  (0 ns)
	'store' operation ('store_ln641', poly1305/.apc/.src/poly1305_hw.cpp:641) of constant 0 on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:639 [802]  (1.43 ns)

 <State 73>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:671) [810]  (0 ns)
	'getelementptr' operation ('r_addr_10', poly1305/.apc/.src/poly1305_hw.cpp:648) [818]  (0 ns)
	'load' operation ('r_load_9', poly1305/.apc/.src/poly1305_hw.cpp:648) on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [819]  (1.43 ns)

 <State 74>: 1.43ns
The critical path consists of the following:
	'load' operation ('r_load_9', poly1305/.apc/.src/poly1305_hw.cpp:648) on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [819]  (1.43 ns)

 <State 75>: 1.43ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:647) [827]  (0 ns)
	'getelementptr' operation ('accSum81_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:648) [835]  (0 ns)
	'load' operation ('accSum81_load', poly1305/.apc/.src/poly1305_hw.cpp:648) on array 'accSum', poly1305/.apc/.src/poly1305_hw.cpp:621 [836]  (1.43 ns)

 <State 76>: 8.61ns
The critical path consists of the following:
	'load' operation ('accSum81_load', poly1305/.apc/.src/poly1305_hw.cpp:648) on array 'accSum', poly1305/.apc/.src/poly1305_hw.cpp:621 [836]  (1.43 ns)
	'mul' operation of DSP[840] ('mul_ln648', poly1305/.apc/.src/poly1305_hw.cpp:648) [838]  (2.84 ns)
	'add' operation of DSP[840] ('mulTemp', poly1305/.apc/.src/poly1305_hw.cpp:648) [840]  (2.75 ns)
	'icmp' operation ('icmp_ln649', poly1305/.apc/.src/poly1305_hw.cpp:649) [843]  (1.12 ns)
	'select' operation ('select_ln649', poly1305/.apc/.src/poly1305_hw.cpp:649) [845]  (0.475 ns)

 <State 77>: 2.92ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln656_1', poly1305/.apc/.src/poly1305_hw.cpp:656) [847]  (1.12 ns)
	'or' operation ('or_ln656', poly1305/.apc/.src/poly1305_hw.cpp:656) [848]  (0.616 ns)
	multiplexor before 'phi' operation ('mulCarry88_2', poly1305/.apc/.src/poly1305_hw.cpp:649) with incoming values : ('select_ln649', poly1305/.apc/.src/poly1305_hw.cpp:649) [854]  (1.18 ns)

 <State 78>: 7.88ns
The critical path consists of the following:
	'load' operation ('mul_2_load_1', poly1305/.apc/.src/poly1305_hw.cpp:661) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:639 [860]  (1.43 ns)
	'add' operation ('add_ln661_1', poly1305/.apc/.src/poly1305_hw.cpp:661) [863]  (1.39 ns)
	'add' operation ('addTemp', poly1305/.apc/.src/poly1305_hw.cpp:661) [865]  (1.42 ns)
	'icmp' operation ('icmp_ln662', poly1305/.apc/.src/poly1305_hw.cpp:662) [867]  (0.61 ns)
	'select' operation ('select_ln662', poly1305/.apc/.src/poly1305_hw.cpp:662) [869]  (0.625 ns)
	'icmp' operation ('icmp_ln670_1', poly1305/.apc/.src/poly1305_hw.cpp:670) [874]  (0.61 ns)
	'or' operation ('or_ln670', poly1305/.apc/.src/poly1305_hw.cpp:670) [875]  (0 ns)
	'or' operation ('or_ln670_1', poly1305/.apc/.src/poly1305_hw.cpp:670) [876]  (0.616 ns)
	multiplexor before 'phi' operation ('addCarry80_5', poly1305/.apc/.src/poly1305_hw.cpp:662) with incoming values : ('select_ln662', poly1305/.apc/.src/poly1305_hw.cpp:662) [884]  (1.18 ns)

 <State 79>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul_2_load_2', poly1305/.apc/.src/poly1305_hw.cpp:671) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:639 [879]  (1.43 ns)
	'add' operation ('add_ln671', poly1305/.apc/.src/poly1305_hw.cpp:671) [880]  (1.39 ns)
	'store' operation ('store_ln671', poly1305/.apc/.src/poly1305_hw.cpp:671) of variable 'add_ln671', poly1305/.apc/.src/poly1305_hw.cpp:671 on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:639 [881]  (1.43 ns)

 <State 80>: 1.18ns
The critical path consists of the following:
	'phi' operation ('addCarry80_5', poly1305/.apc/.src/poly1305_hw.cpp:662) with incoming values : ('select_ln662', poly1305/.apc/.src/poly1305_hw.cpp:662) [884]  (0 ns)
	'store' operation ('store_ln647', poly1305/.apc/.src/poly1305_hw.cpp:647) of variable 'zext_ln647', poly1305/.apc/.src/poly1305_hw.cpp:647 on local variable 'addCarry80_2' [886]  (1.18 ns)

 <State 81>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:684) [893]  (0 ns)
	'getelementptr' operation ('mul_2_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:685) [900]  (0 ns)
	'load' operation ('mul_2_load', poly1305/.apc/.src/poly1305_hw.cpp:685) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:639 [901]  (1.43 ns)

 <State 82>: 4.09ns
The critical path consists of the following:
	'load' operation ('mul_2_load', poly1305/.apc/.src/poly1305_hw.cpp:685) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:639 [901]  (1.43 ns)
	'store' operation ('store_ln685', poly1305/.apc/.src/poly1305_hw.cpp:685) of variable 'zext_ln685', poly1305/.apc/.src/poly1305_hw.cpp:685 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [904]  (2.66 ns)

 <State 83>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:697) [909]  (0 ns)
	'getelementptr' operation ('arr1_2_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:698) [918]  (0 ns)
	'load' operation ('arr1_2_load', poly1305/.apc/.src/poly1305_hw.cpp:698) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [919]  (2.66 ns)

 <State 84>: 4.23ns
The critical path consists of the following:
	'load' operation ('arr1_2_load', poly1305/.apc/.src/poly1305_hw.cpp:698) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [919]  (2.66 ns)
	'icmp' operation ('icmp_ln698', poly1305/.apc/.src/poly1305_hw.cpp:698) [920]  (1.57 ns)

 <State 85>: 1.39ns
The critical path consists of the following:
	'phi' operation ('arr1Zeroes99_1', poly1305/.apc/.src/poly1305_hw.cpp:797) with incoming values : ('arr1Zeroes', poly1305/.apc/.src/poly1305_hw.cpp:699) ('arr1Zeroes', poly1305/.apc/.src/poly1305_hw.cpp:797) [931]  (0 ns)
	'sub' operation ('sub_ln716', poly1305/.apc/.src/poly1305_hw.cpp:716) [937]  (1.39 ns)

 <State 86>: 2.66ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly1305/.apc/.src/poly1305_hw.cpp:716) [940]  (0 ns)
	'getelementptr' operation ('temp_2_addr', poly1305/.apc/.src/poly1305_hw.cpp:717) [948]  (0 ns)
	'store' operation ('store_ln717', poly1305/.apc/.src/poly1305_hw.cpp:717) of constant 0 on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:715 [949]  (2.66 ns)

 <State 87>: 2.75ns
The critical path consists of the following:
	'sub' operation ('sub_ln765', poly1305/.apc/.src/poly1305_hw.cpp:765) [970]  (1.38 ns)
	'add' operation ('add_ln766', poly1305/.apc/.src/poly1305_hw.cpp:766) [971]  (1.38 ns)

 <State 88>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:766) [977]  (0 ns)
	'getelementptr' operation ('fullArr_2_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:743) [987]  (0 ns)
	'load' operation ('fullArr_2_load', poly1305/.apc/.src/poly1305_hw.cpp:743) on array 'fullArr', poly1305/.apc/.src/poly1305_hw.cpp:734 [988]  (1.43 ns)

 <State 89>: 1.43ns
The critical path consists of the following:
	'load' operation ('fullArr_2_load', poly1305/.apc/.src/poly1305_hw.cpp:743) on array 'fullArr', poly1305/.apc/.src/poly1305_hw.cpp:734 [988]  (1.43 ns)

 <State 90>: 2.66ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:742) [996]  (0 ns)
	'getelementptr' operation ('arr2_2_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:743) [1006]  (0 ns)
	'load' operation ('arr2_2_load_1', poly1305/.apc/.src/poly1305_hw.cpp:743) on array 'arr2_2' [1007]  (2.66 ns)

 <State 91>: 7.32ns
The critical path consists of the following:
	'load' operation ('arr2_2_load_1', poly1305/.apc/.src/poly1305_hw.cpp:743) on array 'arr2_2' [1007]  (2.66 ns)
	'mul' operation ('mul_ln743', poly1305/.apc/.src/poly1305_hw.cpp:743) [1010]  (3.05 ns)
	'add' operation ('mulTemp', poly1305/.apc/.src/poly1305_hw.cpp:743) [1015]  (1.61 ns)

 <State 92>: 5.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln744', poly1305/.apc/.src/poly1305_hw.cpp:744) [1018]  (1.44 ns)
	'select' operation ('mulCarry', poly1305/.apc/.src/poly1305_hw.cpp:744) [1020]  (0.512 ns)
	'icmp' operation ('icmp_ln751_1', poly1305/.apc/.src/poly1305_hw.cpp:751) [1024]  (1.44 ns)
	'or' operation ('or_ln751', poly1305/.apc/.src/poly1305_hw.cpp:751) [1025]  (0.616 ns)
	multiplexor before 'phi' operation ('mulCarry') with incoming values : ('mulCarry', poly1305/.apc/.src/poly1305_hw.cpp:744) [1031]  (1.18 ns)

 <State 93>: 8ns
The critical path consists of the following:
	'load' operation ('temp_2_load_1', poly1305/.apc/.src/poly1305_hw.cpp:756) on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:715 [1036]  (2.66 ns)
	'add' operation ('addTemp', poly1305/.apc/.src/poly1305_hw.cpp:756) [1042]  (1.63 ns)
	'icmp' operation ('icmp_ln757', poly1305/.apc/.src/poly1305_hw.cpp:757) [1045]  (1.5 ns)
	'select' operation ('select_ln757', poly1305/.apc/.src/poly1305_hw.cpp:757) [1047]  (0.475 ns)
	'icmp' operation ('icmp_ln765_1', poly1305/.apc/.src/poly1305_hw.cpp:765) [1050]  (1.12 ns)
	'or' operation ('or_ln765', poly1305/.apc/.src/poly1305_hw.cpp:765) [1051]  (0 ns)
	'or' operation ('or_ln765_1', poly1305/.apc/.src/poly1305_hw.cpp:765) [1052]  (0.616 ns)

 <State 94>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('addCarry80_7_be', poly1305/.apc/.src/poly1305_hw.cpp:757) with incoming values : ('select_ln757', poly1305/.apc/.src/poly1305_hw.cpp:757) [1061]  (1.18 ns)

 <State 95>: 2.66ns
The critical path consists of the following:
	'load' operation ('temp_2_load_2', poly1305/.apc/.src/poly1305_hw.cpp:766) on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:715 [1056]  (2.66 ns)

 <State 96>: 6.96ns
The critical path consists of the following:
	'load' operation ('temp_2_load_2', poly1305/.apc/.src/poly1305_hw.cpp:766) on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:715 [1056]  (2.66 ns)
	'add' operation ('add_ln766_1', poly1305/.apc/.src/poly1305_hw.cpp:766) [1057]  (1.63 ns)
	'store' operation ('store_ln766', poly1305/.apc/.src/poly1305_hw.cpp:766) of variable 'add_ln766_1', poly1305/.apc/.src/poly1305_hw.cpp:766 on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:715 [1058]  (2.66 ns)

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:772) [1068]  (0 ns)
	'getelementptr' operation ('arr1_2_addr_4', poly1305/.apc/.src/poly1305_hw.cpp:773) [1076]  (0 ns)
	'load' operation ('arr1_2_load_3', poly1305/.apc/.src/poly1305_hw.cpp:773) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1077]  (2.66 ns)

 <State 99>: 5.42ns
The critical path consists of the following:
	'load' operation ('arr1_2_load_3', poly1305/.apc/.src/poly1305_hw.cpp:773) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1077]  (2.66 ns)
	'icmp' operation ('icmp_ln773', poly1305/.apc/.src/poly1305_hw.cpp:773) [1080]  (1.57 ns)
	multiplexor before 'phi' operation ('p_pn', poly1305/.apc/.src/poly1305_hw.cpp:777) with incoming values : ('arr1_2_load_3', poly1305/.apc/.src/poly1305_hw.cpp:773) ('add_ln777', poly1305/.apc/.src/poly1305_hw.cpp:777) [1091]  (1.18 ns)

 <State 100>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_2_load_4', poly1305/.apc/.src/poly1305_hw.cpp:778) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1086]  (2.66 ns)
	'add' operation ('add_ln778', poly1305/.apc/.src/poly1305_hw.cpp:778) [1087]  (1.63 ns)
	'store' operation ('store_ln778', poly1305/.apc/.src/poly1305_hw.cpp:778) of variable 'add_ln778', poly1305/.apc/.src/poly1305_hw.cpp:778 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1088]  (2.66 ns)

 <State 101>: 4.29ns
The critical path consists of the following:
	'phi' operation ('p_pn', poly1305/.apc/.src/poly1305_hw.cpp:777) with incoming values : ('arr1_2_load_3', poly1305/.apc/.src/poly1305_hw.cpp:773) ('add_ln777', poly1305/.apc/.src/poly1305_hw.cpp:777) [1091]  (0 ns)
	'sub' operation ('sub_ln779', poly1305/.apc/.src/poly1305_hw.cpp:779) [1092]  (1.63 ns)
	'store' operation ('store_ln779', poly1305/.apc/.src/poly1305_hw.cpp:779) of variable 'sub_ln779', poly1305/.apc/.src/poly1305_hw.cpp:779 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1093]  (2.66 ns)

 <State 102>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:721) [1100]  (0 ns)
	'getelementptr' operation ('arr1_2_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:722) [1107]  (0 ns)
	'load' operation ('arr1_2_load_1', poly1305/.apc/.src/poly1305_hw.cpp:722) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1108]  (2.66 ns)

 <State 103>: 5.42ns
The critical path consists of the following:
	'load' operation ('arr1_2_load_1', poly1305/.apc/.src/poly1305_hw.cpp:722) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1108]  (2.66 ns)
	'icmp' operation ('icmp_ln722', poly1305/.apc/.src/poly1305_hw.cpp:722) [1113]  (1.57 ns)
	multiplexor before 'phi' operation ('p_pn194', poly1305/.apc/.src/poly1305_hw.cpp:726) with incoming values : ('arr1_2_load_1', poly1305/.apc/.src/poly1305_hw.cpp:722) ('add_ln726', poly1305/.apc/.src/poly1305_hw.cpp:726) [1124]  (1.18 ns)

 <State 104>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_2_load_2', poly1305/.apc/.src/poly1305_hw.cpp:727) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1119]  (2.66 ns)
	'add' operation ('add_ln727', poly1305/.apc/.src/poly1305_hw.cpp:727) [1120]  (1.63 ns)
	'store' operation ('store_ln727', poly1305/.apc/.src/poly1305_hw.cpp:727) of variable 'add_ln727', poly1305/.apc/.src/poly1305_hw.cpp:727 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1121]  (2.66 ns)

 <State 105>: 4.29ns
The critical path consists of the following:
	'phi' operation ('p_pn194', poly1305/.apc/.src/poly1305_hw.cpp:726) with incoming values : ('arr1_2_load_1', poly1305/.apc/.src/poly1305_hw.cpp:722) ('add_ln726', poly1305/.apc/.src/poly1305_hw.cpp:726) [1124]  (0 ns)
	'sub' operation ('sub_ln728', poly1305/.apc/.src/poly1305_hw.cpp:728) [1125]  (1.63 ns)
	'store' operation ('store_ln728', poly1305/.apc/.src/poly1305_hw.cpp:728) of variable 'sub_ln728', poly1305/.apc/.src/poly1305_hw.cpp:728 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1126]  (2.66 ns)

 <State 106>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:785) [1133]  (0 ns)
	'getelementptr' operation ('arr1_2_addr_6', poly1305/.apc/.src/poly1305_hw.cpp:786) [1140]  (0 ns)
	'load' operation ('arr1_2_load_5', poly1305/.apc/.src/poly1305_hw.cpp:786) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1141]  (2.66 ns)

 <State 107>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_2_load_5', poly1305/.apc/.src/poly1305_hw.cpp:786) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1141]  (2.66 ns)
	'add' operation ('add_ln787', poly1305/.apc/.src/poly1305_hw.cpp:787) [1145]  (1.63 ns)
	'store' operation ('store_ln787', poly1305/.apc/.src/poly1305_hw.cpp:787) of variable 'add_ln787', poly1305/.apc/.src/poly1305_hw.cpp:787 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1146]  (2.66 ns)

 <State 108>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_2_load_6', poly1305/.apc/.src/poly1305_hw.cpp:788) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1149]  (2.66 ns)
	'add' operation ('add_ln788', poly1305/.apc/.src/poly1305_hw.cpp:788) [1150]  (1.63 ns)
	'store' operation ('store_ln788', poly1305/.apc/.src/poly1305_hw.cpp:788) of variable 'add_ln788', poly1305/.apc/.src/poly1305_hw.cpp:788 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1151]  (2.66 ns)

 <State 109>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:795) [1159]  (0 ns)
	'getelementptr' operation ('arr1_2_addr_8', poly1305/.apc/.src/poly1305_hw.cpp:796) [1167]  (0 ns)
	'load' operation ('arr1_2_load_7', poly1305/.apc/.src/poly1305_hw.cpp:796) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1168]  (2.66 ns)

 <State 110>: 4.23ns
The critical path consists of the following:
	'load' operation ('arr1_2_load_7', poly1305/.apc/.src/poly1305_hw.cpp:796) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1168]  (2.66 ns)
	'icmp' operation ('icmp_ln796', poly1305/.apc/.src/poly1305_hw.cpp:796) [1169]  (1.57 ns)

 <State 111>: 4.05ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('zext_ln809', poly1305/.apc/.src/poly1305_hw.cpp:809) ('i', poly1305/.apc/.src/poly1305_hw.cpp:816) [1186]  (0 ns)
	'add' operation ('i', poly1305/.apc/.src/poly1305_hw.cpp:816) [1187]  (1.39 ns)
	'getelementptr' operation ('arr1_2_addr_9', poly1305/.apc/.src/poly1305_hw.cpp:817) [1193]  (0 ns)
	'load' operation ('arr1_2_load_8', poly1305/.apc/.src/poly1305_hw.cpp:817) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1194]  (2.66 ns)

 <State 112>: 5.47ns
The critical path consists of the following:
	'load' operation ('arr1_2_load_8', poly1305/.apc/.src/poly1305_hw.cpp:817) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1194]  (2.66 ns)
	'icmp' operation ('icmp_ln821', poly1305/.apc/.src/poly1305_hw.cpp:821) [1202]  (1.57 ns)
	multiplexor before 'phi' operation ('boolean98_4_ph') [1205]  (1.24 ns)

 <State 113>: 1.24ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('boolean98_4') [1208]  (1.24 ns)

 <State 114>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:838) [1216]  (1.18 ns)

 <State 115>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:838) [1216]  (0 ns)
	'getelementptr' operation ('arr1_2_addr_10', poly1305/.apc/.src/poly1305_hw.cpp:839) [1223]  (0 ns)
	'load' operation ('arr1_2_load_9', poly1305/.apc/.src/poly1305_hw.cpp:839) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1224]  (2.66 ns)

 <State 116>: 4.09ns
The critical path consists of the following:
	'load' operation ('arr1_2_load_9', poly1305/.apc/.src/poly1305_hw.cpp:839) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:683 [1224]  (2.66 ns)
	'store' operation ('store_ln839', poly1305/.apc/.src/poly1305_hw.cpp:839) of variable 'trunc_ln839', poly1305/.apc/.src/poly1305_hw.cpp:839 on array 'acc', poly1305/.apc/.src/poly1305_hw.cpp:46 [1227]  (1.43 ns)

 <State 117>: 1.62ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:49) [1236]  (0 ns)
	'add' operation ('i', poly1305/.apc/.src/poly1305_hw.cpp:49) [1240]  (1.62 ns)

 <State 118>: 4.29ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:51) [1246]  (0 ns)
	'add' operation ('add_ln52', poly1305/.apc/.src/poly1305_hw.cpp:52) [1253]  (1.63 ns)
	'getelementptr' operation ('text_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:52) [1255]  (0 ns)
	'load' operation ('text_load', poly1305/.apc/.src/poly1305_hw.cpp:52) on array 'text', poly1305/.apc/.src/poly1305_hw.cpp:18 [1256]  (2.66 ns)

 <State 119>: 4.09ns
The critical path consists of the following:
	'load' operation ('text_load', poly1305/.apc/.src/poly1305_hw.cpp:52) on array 'text', poly1305/.apc/.src/poly1305_hw.cpp:18 [1256]  (2.66 ns)
	'store' operation ('store_ln52', poly1305/.apc/.src/poly1305_hw.cpp:52) of variable 'text_load', poly1305/.apc/.src/poly1305_hw.cpp:52 on array 'textBlock', poly1305/.apc/.src/poly1305_hw.cpp:50 [1259]  (1.43 ns)

 <State 120>: 1.43ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:65) [1265]  (0 ns)
	'getelementptr' operation ('textBlock_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:66) [1273]  (0 ns)
	'load' operation ('textBlock_load', poly1305/.apc/.src/poly1305_hw.cpp:66) on array 'textBlock', poly1305/.apc/.src/poly1305_hw.cpp:50 [1274]  (1.43 ns)

 <State 121>: 5.47ns
The critical path consists of the following:
	'load' operation ('textBlock_load', poly1305/.apc/.src/poly1305_hw.cpp:66) on array 'textBlock', poly1305/.apc/.src/poly1305_hw.cpp:50 [1274]  (1.43 ns)
	'add' operation ('add_ln66', poly1305/.apc/.src/poly1305_hw.cpp:66) [1280]  (1.39 ns)
	'add' operation ('sum', poly1305/.apc/.src/poly1305_hw.cpp:66) [1282]  (1.42 ns)
	'icmp' operation ('icmp_ln67', poly1305/.apc/.src/poly1305_hw.cpp:67) [1284]  (0.61 ns)
	'select' operation ('select_ln67', poly1305/.apc/.src/poly1305_hw.cpp:67) [1286]  (0.625 ns)

 <State 122>: 1.43ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly1305/.apc/.src/poly1305_hw.cpp:77) [1296]  (0 ns)
	'getelementptr' operation ('mul_addr', poly1305/.apc/.src/poly1305_hw.cpp:78) [1303]  (0 ns)
	'store' operation ('store_ln78', poly1305/.apc/.src/poly1305_hw.cpp:78) of constant 0 on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:76 [1304]  (1.43 ns)

 <State 123>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:108) [1309]  (0 ns)
	'getelementptr' operation ('r_addr_8', poly1305/.apc/.src/poly1305_hw.cpp:85) [1318]  (0 ns)
	'load' operation ('r_load_7', poly1305/.apc/.src/poly1305_hw.cpp:85) on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [1319]  (1.43 ns)

 <State 124>: 1.43ns
The critical path consists of the following:
	'load' operation ('r_load_7', poly1305/.apc/.src/poly1305_hw.cpp:85) on array 'r', poly1305/.apc/.src/poly1305_hw.cpp:29 [1319]  (1.43 ns)

 <State 125>: 1.43ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:84) [1329]  (0 ns)
	'getelementptr' operation ('accSum_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:85) [1336]  (0 ns)
	'load' operation ('accSum_load', poly1305/.apc/.src/poly1305_hw.cpp:85) on array 'accSum', poly1305/.apc/.src/poly1305_hw.cpp:64 [1337]  (1.43 ns)

 <State 126>: 8.61ns
The critical path consists of the following:
	'load' operation ('accSum_load', poly1305/.apc/.src/poly1305_hw.cpp:85) on array 'accSum', poly1305/.apc/.src/poly1305_hw.cpp:64 [1337]  (1.43 ns)
	'mul' operation of DSP[1341] ('mul_ln85', poly1305/.apc/.src/poly1305_hw.cpp:85) [1339]  (2.84 ns)
	'add' operation of DSP[1341] ('mulTemp', poly1305/.apc/.src/poly1305_hw.cpp:85) [1341]  (2.75 ns)
	'icmp' operation ('icmp_ln86', poly1305/.apc/.src/poly1305_hw.cpp:86) [1344]  (1.12 ns)
	'select' operation ('select_ln86', poly1305/.apc/.src/poly1305_hw.cpp:86) [1346]  (0.475 ns)

 <State 127>: 2.92ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln93_1', poly1305/.apc/.src/poly1305_hw.cpp:93) [1348]  (1.12 ns)
	'or' operation ('or_ln93', poly1305/.apc/.src/poly1305_hw.cpp:93) [1349]  (0.616 ns)
	multiplexor before 'phi' operation ('mulCarry_2', poly1305/.apc/.src/poly1305_hw.cpp:86) with incoming values : ('select_ln86', poly1305/.apc/.src/poly1305_hw.cpp:86) [1355]  (1.18 ns)

 <State 128>: 7.88ns
The critical path consists of the following:
	'load' operation ('mul_load_1', poly1305/.apc/.src/poly1305_hw.cpp:98) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:76 [1360]  (1.43 ns)
	'add' operation ('add_ln98_1', poly1305/.apc/.src/poly1305_hw.cpp:98) [1363]  (1.39 ns)
	'add' operation ('addTemp', poly1305/.apc/.src/poly1305_hw.cpp:98) [1365]  (1.42 ns)
	'icmp' operation ('icmp_ln99', poly1305/.apc/.src/poly1305_hw.cpp:99) [1367]  (0.61 ns)
	'select' operation ('select_ln99', poly1305/.apc/.src/poly1305_hw.cpp:99) [1369]  (0.625 ns)
	'icmp' operation ('icmp_ln107_1', poly1305/.apc/.src/poly1305_hw.cpp:107) [1374]  (0.61 ns)
	'or' operation ('or_ln107', poly1305/.apc/.src/poly1305_hw.cpp:107) [1375]  (0 ns)
	'or' operation ('or_ln107_1', poly1305/.apc/.src/poly1305_hw.cpp:107) [1376]  (0.616 ns)
	multiplexor before 'phi' operation ('addCarry_5', poly1305/.apc/.src/poly1305_hw.cpp:99) with incoming values : ('select_ln99', poly1305/.apc/.src/poly1305_hw.cpp:99) [1384]  (1.18 ns)

 <State 129>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul_load_2', poly1305/.apc/.src/poly1305_hw.cpp:108) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:76 [1379]  (1.43 ns)
	'add' operation ('add_ln108', poly1305/.apc/.src/poly1305_hw.cpp:108) [1380]  (1.39 ns)
	'store' operation ('store_ln108', poly1305/.apc/.src/poly1305_hw.cpp:108) of variable 'add_ln108', poly1305/.apc/.src/poly1305_hw.cpp:108 on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:76 [1381]  (1.43 ns)

 <State 130>: 0ns
The critical path consists of the following:

 <State 131>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:122) [1392]  (0 ns)
	'getelementptr' operation ('mul_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:123) [1399]  (0 ns)
	'load' operation ('mul_load', poly1305/.apc/.src/poly1305_hw.cpp:123) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:76 [1400]  (1.43 ns)

 <State 132>: 4.09ns
The critical path consists of the following:
	'load' operation ('mul_load', poly1305/.apc/.src/poly1305_hw.cpp:123) on array 'mul', poly1305/.apc/.src/poly1305_hw.cpp:76 [1400]  (1.43 ns)
	'store' operation ('store_ln123', poly1305/.apc/.src/poly1305_hw.cpp:123) of variable 'zext_ln123', poly1305/.apc/.src/poly1305_hw.cpp:123 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1403]  (2.66 ns)

 <State 133>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:135) [1409]  (0 ns)
	'getelementptr' operation ('arr1_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:136) [1417]  (0 ns)
	'load' operation ('arr1_load', poly1305/.apc/.src/poly1305_hw.cpp:136) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1418]  (2.66 ns)

 <State 134>: 4.23ns
The critical path consists of the following:
	'load' operation ('arr1_load', poly1305/.apc/.src/poly1305_hw.cpp:136) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1418]  (2.66 ns)
	'icmp' operation ('icmp_ln136', poly1305/.apc/.src/poly1305_hw.cpp:136) [1419]  (1.57 ns)

 <State 135>: 4.05ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('zext_ln149', poly1305/.apc/.src/poly1305_hw.cpp:149) ('i', poly1305/.apc/.src/poly1305_hw.cpp:156) [1437]  (0 ns)
	'add' operation ('i', poly1305/.apc/.src/poly1305_hw.cpp:156) [1438]  (1.39 ns)
	'getelementptr' operation ('arr1_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:157) [1444]  (0 ns)
	'load' operation ('arr1_load_1', poly1305/.apc/.src/poly1305_hw.cpp:157) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1445]  (2.66 ns)

 <State 136>: 6.71ns
The critical path consists of the following:
	'load' operation ('arr1_load_1', poly1305/.apc/.src/poly1305_hw.cpp:157) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1445]  (2.66 ns)
	'icmp' operation ('icmp_ln157', poly1305/.apc/.src/poly1305_hw.cpp:157) [1450]  (1.57 ns)
	multiplexor before 'phi' operation ('boolean_4_ph') [1456]  (1.24 ns)
	'phi' operation ('boolean_4_ph') [1456]  (0 ns)
	multiplexor before 'phi' operation ('boolean_4') [1459]  (1.24 ns)
	'phi' operation ('boolean_4') [1459]  (0 ns)

 <State 137>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:171) [1463]  (0 ns)
	'getelementptr' operation ('arr1_addr_3', poly1305/.apc/.src/poly1305_hw.cpp:172) [1470]  (0 ns)
	'load' operation ('arr1_load_2', poly1305/.apc/.src/poly1305_hw.cpp:172) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1471]  (2.66 ns)

 <State 138>: 4.23ns
The critical path consists of the following:
	'load' operation ('arr1_load_2', poly1305/.apc/.src/poly1305_hw.cpp:172) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1471]  (2.66 ns)
	'icmp' operation ('icmp_ln172', poly1305/.apc/.src/poly1305_hw.cpp:172) [1472]  (1.57 ns)

 <State 139>: 1.39ns
The critical path consists of the following:
	'phi' operation ('arr1Zeroes_2', poly1305/.apc/.src/poly1305_hw.cpp:270) with incoming values : ('zext_ln135', poly1305/.apc/.src/poly1305_hw.cpp:135) ('arr1Zeroes', poly1305/.apc/.src/poly1305_hw.cpp:173) ('zext_ln270', poly1305/.apc/.src/poly1305_hw.cpp:270) [1485]  (0 ns)
	'sub' operation ('sub_ln191', poly1305/.apc/.src/poly1305_hw.cpp:191) [1489]  (1.39 ns)

 <State 140>: 2.66ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly1305/.apc/.src/poly1305_hw.cpp:191) [1492]  (0 ns)
	'getelementptr' operation ('temp_addr', poly1305/.apc/.src/poly1305_hw.cpp:192) [1500]  (0 ns)
	'store' operation ('store_ln192', poly1305/.apc/.src/poly1305_hw.cpp:192) of constant 0 on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:190 [1501]  (2.66 ns)

 <State 141>: 2.77ns
The critical path consists of the following:
	'sub' operation ('sub_ln240', poly1305/.apc/.src/poly1305_hw.cpp:240) [1522]  (1.39 ns)
	'add' operation ('add_ln241', poly1305/.apc/.src/poly1305_hw.cpp:241) [1523]  (1.39 ns)

 <State 142>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:241) [1530]  (0 ns)
	'getelementptr' operation ('fullArr_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:218) [1540]  (0 ns)
	'load' operation ('fullArr_load', poly1305/.apc/.src/poly1305_hw.cpp:218) on array 'fullArr', poly1305/.apc/.src/poly1305_hw.cpp:209 [1541]  (1.43 ns)

 <State 143>: 1.43ns
The critical path consists of the following:
	'load' operation ('fullArr_load', poly1305/.apc/.src/poly1305_hw.cpp:218) on array 'fullArr', poly1305/.apc/.src/poly1305_hw.cpp:209 [1541]  (1.43 ns)

 <State 144>: 2.66ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:217) [1551]  (0 ns)
	'getelementptr' operation ('arr2_addr_2', poly1305/.apc/.src/poly1305_hw.cpp:218) [1559]  (0 ns)
	'load' operation ('arr2_load_2', poly1305/.apc/.src/poly1305_hw.cpp:218) on array 'arr2' [1560]  (2.66 ns)

 <State 145>: 7.32ns
The critical path consists of the following:
	'load' operation ('arr2_load_2', poly1305/.apc/.src/poly1305_hw.cpp:218) on array 'arr2' [1560]  (2.66 ns)
	'mul' operation ('mul_ln218', poly1305/.apc/.src/poly1305_hw.cpp:218) [1563]  (3.05 ns)
	'add' operation ('mulTemp', poly1305/.apc/.src/poly1305_hw.cpp:218) [1568]  (1.61 ns)

 <State 146>: 5.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln219', poly1305/.apc/.src/poly1305_hw.cpp:219) [1571]  (1.44 ns)
	'select' operation ('mulCarry', poly1305/.apc/.src/poly1305_hw.cpp:219) [1573]  (0.512 ns)
	'icmp' operation ('icmp_ln226_1', poly1305/.apc/.src/poly1305_hw.cpp:226) [1577]  (1.44 ns)
	'or' operation ('or_ln226', poly1305/.apc/.src/poly1305_hw.cpp:226) [1578]  (0.616 ns)
	multiplexor before 'phi' operation ('mulCarry') with incoming values : ('mulCarry', poly1305/.apc/.src/poly1305_hw.cpp:219) [1584]  (1.18 ns)

 <State 147>: 8ns
The critical path consists of the following:
	'load' operation ('temp_load_1', poly1305/.apc/.src/poly1305_hw.cpp:231) on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:190 [1589]  (2.66 ns)
	'add' operation ('addTemp', poly1305/.apc/.src/poly1305_hw.cpp:231) [1595]  (1.63 ns)
	'icmp' operation ('icmp_ln232', poly1305/.apc/.src/poly1305_hw.cpp:232) [1598]  (1.5 ns)
	'select' operation ('select_ln232', poly1305/.apc/.src/poly1305_hw.cpp:232) [1600]  (0.475 ns)
	'icmp' operation ('icmp_ln240_1', poly1305/.apc/.src/poly1305_hw.cpp:240) [1603]  (1.12 ns)
	'or' operation ('or_ln240', poly1305/.apc/.src/poly1305_hw.cpp:240) [1604]  (0 ns)
	'or' operation ('or_ln240_1', poly1305/.apc/.src/poly1305_hw.cpp:240) [1605]  (0.616 ns)

 <State 148>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('addCarry_7_be', poly1305/.apc/.src/poly1305_hw.cpp:232) with incoming values : ('select_ln232', poly1305/.apc/.src/poly1305_hw.cpp:232) [1614]  (1.18 ns)

 <State 149>: 2.66ns
The critical path consists of the following:
	'load' operation ('temp_load_2', poly1305/.apc/.src/poly1305_hw.cpp:241) on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:190 [1609]  (2.66 ns)

 <State 150>: 6.96ns
The critical path consists of the following:
	'load' operation ('temp_load_2', poly1305/.apc/.src/poly1305_hw.cpp:241) on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:190 [1609]  (2.66 ns)
	'add' operation ('add_ln241_1', poly1305/.apc/.src/poly1305_hw.cpp:241) [1610]  (1.63 ns)
	'store' operation ('store_ln241', poly1305/.apc/.src/poly1305_hw.cpp:241) of variable 'add_ln241_1', poly1305/.apc/.src/poly1305_hw.cpp:241 on array 'temp', poly1305/.apc/.src/poly1305_hw.cpp:190 [1611]  (2.66 ns)

 <State 151>: 0ns
The critical path consists of the following:

 <State 152>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i24_0', poly1305/.apc/.src/poly1305_hw.cpp:247) with incoming values : ('trunc_ln247', poly1305/.apc/.src/poly1305_hw.cpp:247) [1621]  (0 ns)
	'getelementptr' operation ('arr1_addr_6', poly1305/.apc/.src/poly1305_hw.cpp:248) [1630]  (0 ns)
	'load' operation ('arr1_load_5', poly1305/.apc/.src/poly1305_hw.cpp:248) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1631]  (2.66 ns)

 <State 153>: 5.42ns
The critical path consists of the following:
	'load' operation ('arr1_load_5', poly1305/.apc/.src/poly1305_hw.cpp:248) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1631]  (2.66 ns)
	'icmp' operation ('icmp_ln248', poly1305/.apc/.src/poly1305_hw.cpp:248) [1634]  (1.57 ns)
	multiplexor before 'phi' operation ('p_pn200', poly1305/.apc/.src/poly1305_hw.cpp:252) with incoming values : ('arr1_load_5', poly1305/.apc/.src/poly1305_hw.cpp:248) ('add_ln252', poly1305/.apc/.src/poly1305_hw.cpp:252) [1645]  (1.18 ns)

 <State 154>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_load_6', poly1305/.apc/.src/poly1305_hw.cpp:253) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1640]  (2.66 ns)
	'add' operation ('add_ln253', poly1305/.apc/.src/poly1305_hw.cpp:253) [1641]  (1.63 ns)
	'store' operation ('store_ln253', poly1305/.apc/.src/poly1305_hw.cpp:253) of variable 'add_ln253', poly1305/.apc/.src/poly1305_hw.cpp:253 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1642]  (2.66 ns)

 <State 155>: 4.29ns
The critical path consists of the following:
	'phi' operation ('p_pn200', poly1305/.apc/.src/poly1305_hw.cpp:252) with incoming values : ('arr1_load_5', poly1305/.apc/.src/poly1305_hw.cpp:248) ('add_ln252', poly1305/.apc/.src/poly1305_hw.cpp:252) [1645]  (0 ns)
	'sub' operation ('sub_ln254', poly1305/.apc/.src/poly1305_hw.cpp:254) [1646]  (1.63 ns)
	'store' operation ('store_ln254', poly1305/.apc/.src/poly1305_hw.cpp:254) of variable 'sub_ln254', poly1305/.apc/.src/poly1305_hw.cpp:254 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1647]  (2.66 ns)

 <State 156>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:196) [1654]  (0 ns)
	'getelementptr' operation ('arr1_addr_4', poly1305/.apc/.src/poly1305_hw.cpp:197) [1661]  (0 ns)
	'load' operation ('arr1_load_3', poly1305/.apc/.src/poly1305_hw.cpp:197) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1662]  (2.66 ns)

 <State 157>: 5.42ns
The critical path consists of the following:
	'load' operation ('arr1_load_3', poly1305/.apc/.src/poly1305_hw.cpp:197) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1662]  (2.66 ns)
	'icmp' operation ('icmp_ln197', poly1305/.apc/.src/poly1305_hw.cpp:197) [1667]  (1.57 ns)
	multiplexor before 'phi' operation ('p_pn202', poly1305/.apc/.src/poly1305_hw.cpp:201) with incoming values : ('arr1_load_3', poly1305/.apc/.src/poly1305_hw.cpp:197) ('add_ln201', poly1305/.apc/.src/poly1305_hw.cpp:201) [1678]  (1.18 ns)

 <State 158>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_load_4', poly1305/.apc/.src/poly1305_hw.cpp:202) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1673]  (2.66 ns)
	'add' operation ('add_ln202', poly1305/.apc/.src/poly1305_hw.cpp:202) [1674]  (1.63 ns)
	'store' operation ('store_ln202', poly1305/.apc/.src/poly1305_hw.cpp:202) of variable 'add_ln202', poly1305/.apc/.src/poly1305_hw.cpp:202 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1675]  (2.66 ns)

 <State 159>: 4.29ns
The critical path consists of the following:
	'phi' operation ('p_pn202', poly1305/.apc/.src/poly1305_hw.cpp:201) with incoming values : ('arr1_load_3', poly1305/.apc/.src/poly1305_hw.cpp:197) ('add_ln201', poly1305/.apc/.src/poly1305_hw.cpp:201) [1678]  (0 ns)
	'sub' operation ('sub_ln203', poly1305/.apc/.src/poly1305_hw.cpp:203) [1679]  (1.63 ns)
	'store' operation ('store_ln203', poly1305/.apc/.src/poly1305_hw.cpp:203) of variable 'sub_ln203', poly1305/.apc/.src/poly1305_hw.cpp:203 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1680]  (2.66 ns)

 <State 160>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:260) [1687]  (0 ns)
	'getelementptr' operation ('arr1_addr_8', poly1305/.apc/.src/poly1305_hw.cpp:261) [1694]  (0 ns)
	'load' operation ('arr1_load_7', poly1305/.apc/.src/poly1305_hw.cpp:261) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1695]  (2.66 ns)

 <State 161>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_load_7', poly1305/.apc/.src/poly1305_hw.cpp:261) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1695]  (2.66 ns)
	'add' operation ('add_ln262', poly1305/.apc/.src/poly1305_hw.cpp:262) [1699]  (1.63 ns)
	'store' operation ('store_ln262', poly1305/.apc/.src/poly1305_hw.cpp:262) of variable 'add_ln262', poly1305/.apc/.src/poly1305_hw.cpp:262 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1700]  (2.66 ns)

 <State 162>: 6.96ns
The critical path consists of the following:
	'load' operation ('arr1_load_8', poly1305/.apc/.src/poly1305_hw.cpp:263) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1703]  (2.66 ns)
	'add' operation ('add_ln263', poly1305/.apc/.src/poly1305_hw.cpp:263) [1704]  (1.63 ns)
	'store' operation ('store_ln263', poly1305/.apc/.src/poly1305_hw.cpp:263) of variable 'add_ln263', poly1305/.apc/.src/poly1305_hw.cpp:263 on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1705]  (2.66 ns)

 <State 163>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:270) [1713]  (0 ns)
	'getelementptr' operation ('arr1_addr_10', poly1305/.apc/.src/poly1305_hw.cpp:271) [1721]  (0 ns)
	'load' operation ('arr1_load_9', poly1305/.apc/.src/poly1305_hw.cpp:271) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1722]  (2.66 ns)

 <State 164>: 4.23ns
The critical path consists of the following:
	'load' operation ('arr1_load_9', poly1305/.apc/.src/poly1305_hw.cpp:271) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1722]  (2.66 ns)
	'icmp' operation ('icmp_ln271', poly1305/.apc/.src/poly1305_hw.cpp:271) [1723]  (1.57 ns)

 <State 165>: 4.05ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('zext_ln284', poly1305/.apc/.src/poly1305_hw.cpp:284) ('i', poly1305/.apc/.src/poly1305_hw.cpp:291) [1741]  (0 ns)
	'add' operation ('i', poly1305/.apc/.src/poly1305_hw.cpp:291) [1742]  (1.39 ns)
	'getelementptr' operation ('arr1_addr_11', poly1305/.apc/.src/poly1305_hw.cpp:292) [1748]  (0 ns)
	'load' operation ('arr1_load_10', poly1305/.apc/.src/poly1305_hw.cpp:292) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1749]  (2.66 ns)

 <State 166>: 5.47ns
The critical path consists of the following:
	'load' operation ('arr1_load_10', poly1305/.apc/.src/poly1305_hw.cpp:292) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1749]  (2.66 ns)
	'icmp' operation ('icmp_ln296', poly1305/.apc/.src/poly1305_hw.cpp:296) [1757]  (1.57 ns)
	multiplexor before 'phi' operation ('boolean_9_ph') [1760]  (1.24 ns)

 <State 167>: 3.61ns
The critical path consists of the following:
	'phi' operation ('boolean_9_ph') [1760]  (0 ns)
	multiplexor before 'phi' operation ('boolean_9') [1763]  (1.24 ns)
	'phi' operation ('boolean_9') [1763]  (0 ns)
	multiplexor before 'phi' operation ('boolean_11_ph') [1767]  (1.18 ns)
	'phi' operation ('boolean_11_ph') [1767]  (0 ns)
	multiplexor before 'phi' operation ('boolean_11') [1770]  (1.18 ns)
	'phi' operation ('boolean_11') [1770]  (0 ns)

 <State 168>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:313) [1773]  (0 ns)
	'getelementptr' operation ('arr1_addr_12', poly1305/.apc/.src/poly1305_hw.cpp:314) [1780]  (0 ns)
	'load' operation ('arr1_load_11', poly1305/.apc/.src/poly1305_hw.cpp:314) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1781]  (2.66 ns)

 <State 169>: 4.09ns
The critical path consists of the following:
	'load' operation ('arr1_load_11', poly1305/.apc/.src/poly1305_hw.cpp:314) on array 'arr1', poly1305/.apc/.src/poly1305_hw.cpp:121 [1781]  (2.66 ns)
	'store' operation ('store_ln314', poly1305/.apc/.src/poly1305_hw.cpp:314) of variable 'trunc_ln314', poly1305/.apc/.src/poly1305_hw.cpp:314 on array 'acc', poly1305/.apc/.src/poly1305_hw.cpp:46 [1784]  (1.43 ns)

 <State 170>: 1.43ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly1305/.apc/.src/poly1305_hw.cpp:851) [1794]  (0 ns)
	'getelementptr' operation ('s_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:852) [1801]  (0 ns)
	'load' operation ('s_load', poly1305/.apc/.src/poly1305_hw.cpp:852) on array 's', poly1305/.apc/.src/poly1305_hw.cpp:29 [1802]  (1.43 ns)

 <State 171>: 5.47ns
The critical path consists of the following:
	'load' operation ('s_load', poly1305/.apc/.src/poly1305_hw.cpp:852) on array 's', poly1305/.apc/.src/poly1305_hw.cpp:29 [1802]  (1.43 ns)
	'add' operation ('add_ln852', poly1305/.apc/.src/poly1305_hw.cpp:852) [1808]  (1.39 ns)
	'add' operation ('sum', poly1305/.apc/.src/poly1305_hw.cpp:852) [1810]  (1.42 ns)
	'icmp' operation ('icmp_ln853', poly1305/.apc/.src/poly1305_hw.cpp:853) [1812]  (0.61 ns)
	'select' operation ('select_ln853', poly1305/.apc/.src/poly1305_hw.cpp:853) [1814]  (0.625 ns)

 <State 172>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly1305/.apc/.src/poly1305_hw.cpp:868) [1824]  (0 ns)
	'getelementptr' operation ('tag_addr_1', poly1305/.apc/.src/poly1305_hw.cpp:870) [1831]  (0 ns)
	'load' operation ('temp.data', poly1305/.apc/.src/poly1305_hw.cpp:870) on array 'tag', poly1305/.apc/.src/poly1305_hw.cpp:849 [1832]  (1.43 ns)

 <State 173>: 4.36ns
The critical path consists of the following:
	'load' operation ('temp.data', poly1305/.apc/.src/poly1305_hw.cpp:870) on array 'tag', poly1305/.apc/.src/poly1305_hw.cpp:849 [1832]  (1.43 ns)
	fifo write on port 'result_stream_V_data' (poly1305/.apc/.src/poly1305_hw.cpp:877) [1834]  (2.93 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
