 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Thu Dec 15 10:06:09 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[5] (in)                             0.000      0.000 f
  U293/Y (INVX1)                       576232.875 576232.875 r
  U202/Y (AND2X1)                      2198660.000
                                                  2774893.000 r
  U203/Y (INVX1)                       707942.500 3482835.500 f
  U294/Y (NAND2X1)                     1291594.000
                                                  4774429.500 r
  U188/Y (XNOR2X1)                     6321474.500
                                                  11095904.000 r
  U189/Y (INVX1)                       775453.000 11871357.000 f
  U319/Y (NAND2X1)                     1285686.000
                                                  13157043.000 r
  U214/Y (AND2X1)                      1830419.000
                                                  14987462.000 r
  U234/Y (AND2X1)                      1836552.000
                                                  16824014.000 r
  U235/Y (INVX1)                       707806.000 17531820.000 f
  U335/Y (NAND2X1)                     1285772.000
                                                  18817592.000 r
  U246/Y (AND2X1)                      1818748.000
                                                  20636340.000 r
  U247/Y (INVX1)                       707870.000 21344210.000 f
  U337/Y (OR2X1)                       2117898.000
                                                  23462108.000 f
  U174/Y (AND2X1)                      2434340.000
                                                  25896448.000 f
  U175/Y (INVX1)                       -1340644.000
                                                  24555804.000 r
  U226/Y (AND2X1)                      2202034.000
                                                  26757838.000 r
  U184/Y (AND2X1)                      1836560.000
                                                  28594398.000 r
  U185/Y (INVX1)                       707806.000 29302204.000 f
  U362/Y (NAND2X1)                     924338.000 30226542.000 r
  U176/Y (XNOR2X1)                     6321474.000
                                                  36548016.000 r
  U177/Y (INVX1)                       820244.000 37368260.000 f
  U365/Y (OR2X1)                       2117980.000
                                                  39486240.000 f
  U132/Y (AND2X1)                      2048512.000
                                                  41534752.000 f
  U133/Y (INVX1)                       -1187572.000
                                                  40347180.000 r
  U240/Y (AND2X1)                      2201992.000
                                                  42549172.000 r
  U178/Y (AND2X1)                      2181488.000
                                                  44730660.000 r
  U179/Y (INVX1)                       713312.000 45443972.000 f
  U376/Y (NOR2X1)                      1157504.000
                                                  46601476.000 r
  U152/Y (AND2X1)                      2182268.000
                                                  48783744.000 r
  U153/Y (INVX1)                       713276.000 49497020.000 f
  U180/Y (XNOR2X1)                     6004240.000
                                                  55501260.000 f
  U181/Y (INVX1)                       -1205324.000
                                                  54295936.000 r
  U378/Y (OR2X1)                       1640360.000
                                                  55936296.000 r
  U170/Y (AND2X1)                      2196832.000
                                                  58133128.000 r
  U171/Y (INVX1)                       708316.000 58841444.000 f
  U381/Y (NOR2X1)                      1157492.000
                                                  59998936.000 r
  U382/Y (AND2X1)                      1059872.000
                                                  61058808.000 r
  out[1] (out)                            0.000   61058808.000 r
  data arrival time                               61058808.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -61058808.000
  -----------------------------------------------------------
  slack (MET)                                     138941184.000


1
