git clone --depth 1 --no-tags https://github.com/mxllc/CPU54_EhternetTransmit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181113628
git clone --depth 1 --no-tags https://github.com/QzLancer/EDADesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182246043
git clone --depth 1 --no-tags https://github.com/mxllc/CPU_StaticPipeline_ThreeLevelCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181888724
git clone --depth 1 --no-tags https://github.com/Starrynightzyq/ARM_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181105196
git clone --depth 1 --no-tags https://github.com/myriadrf/Lime-GPSDO_GW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184717673
git clone --depth 1 --no-tags https://github.com/ZipCPU/zipstormmx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184450205
git clone --depth 1 --no-tags https://github.com/hbrc-fpga-class/peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183345139
git clone --depth 1 --no-tags https://github.com/Verdvana/LCD_Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180999967
git clone --depth 1 --no-tags https://github.com/dormando/tinyfpga-raycaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182319584
git clone --depth 1 --no-tags https://github.com/DoctorWkt/SimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179947554
git clone --depth 1 --no-tags https://github.com/hou602630036/SMS4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180795519
git clone --depth 1 --no-tags https://github.com/jpcarvao/FPGA_speech_vocoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180910440
git clone --depth 1 --no-tags https://github.com/Eiji-Kb/friendsRISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180862366
git clone --depth 1 --no-tags https://github.com/ColtonBeery/Basys3_VGA_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183131088
git clone --depth 1 --no-tags https://github.com/XuetongZhou/SVM-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182805324
git clone --depth 1 --no-tags https://github.com/Tawfeeq04/Floating-Point-Converter-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179246595
git clone --depth 1 --no-tags https://github.com/akifuslu/RGB-Memory-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184764409
git clone --depth 1 --no-tags https://github.com/JinwooWang/Inverse-Discrete-Cosine-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181866938
git clone --depth 1 --no-tags https://github.com/NEEMSYS/X2401020-faq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182253197
git clone --depth 1 --no-tags https://github.com/ColtonBeery/Basys3_Camera_Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180640075
git clone --depth 1 --no-tags https://github.com/lyc0930/COD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180193695
git clone --depth 1 --no-tags https://github.com/ece532-2019-g7/G7_Suspicious-Package-Detection-and-Alert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180011830
git clone --depth 1 --no-tags https://github.com/hotwolf/NiNA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181774932
git clone --depth 1 --no-tags https://github.com/Jaina-96/Reconfigurable-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179616190
git clone --depth 1 --no-tags https://github.com/mdanilow/ddctracking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180184887
git clone --depth 1 --no-tags https://github.com/clkwrkunvrs/ELEC-5200-Computer-Architecture-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179611932
git clone --depth 1 --no-tags https://github.com/hjs557523/Computer-experiments-on-EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179808889
git clone --depth 1 --no-tags https://github.com/SC2019-MD/SC2019_MD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180639299
git clone --depth 1 --no-tags https://github.com/zhelnio/ddstart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181082280
git clone --depth 1 --no-tags https://github.com/zyldgd/Graduation_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183383566
git clone --depth 1 --no-tags https://github.com/Dipperss/FPGA_2_SHT21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184281830
git clone --depth 1 --no-tags https://github.com/Saanlima/Pano_G2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183519538
git clone --depth 1 --no-tags https://github.com/mxllc/Verilog-based-Bluetooth-player-for-musical-notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180740613
git clone --depth 1 --no-tags https://github.com/Floral/Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184597375
git clone --depth 1 --no-tags https://github.com/colinshane/LIF_Neuromorphic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180827980
git clone --depth 1 --no-tags https://github.com/LEE-JAE-HYUN179/Verilog_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179414071
git clone --depth 1 --no-tags https://github.com/kappa3-rv32i/hw2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183580645
git clone --depth 1 --no-tags https://github.com/milanvidakovic/FPGAComputer32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183296664
git clone --depth 1 --no-tags https://github.com/DavidKopalaCU/Verilog-ReactionTimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184648807
git clone --depth 1 --no-tags https://github.com/Provencih/5-Stage_Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184847821
git clone --depth 1 --no-tags https://github.com/KorotkiyEugene/digital_micro_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183221243
git clone --depth 1 --no-tags https://github.com/ChandulaNethmal/Processor-Design-and-Implementation-on-a-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183839796
git clone --depth 1 --no-tags https://github.com/honorpeter/FPGA.DNN.Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180269048
git clone --depth 1 --no-tags https://github.com/AngelSol/HuffmanEncodingVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181093729
git clone --depth 1 --no-tags https://github.com/sean-brandenburg/Verilog-Processor-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184946878
git clone --depth 1 --no-tags https://github.com/nimamg/UT-DLD-Tangent-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185079446
git clone --depth 1 --no-tags https://github.com/upscale-project/sqed-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181754667
git clone --depth 1 --no-tags https://github.com/yuxguo/USTC_CS_COD_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182030264
git clone --depth 1 --no-tags https://github.com/FiveGuysProj/Image-processing-and-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184163590
git clone --depth 1 --no-tags https://github.com/aabuyazid/TrainedANN-EE460M-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179743268
git clone --depth 1 --no-tags https://github.com/Howeng98/FloatingPointAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184376654
git clone --depth 1 --no-tags https://github.com/misakisaysyes/MipsCpuFpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180087380
git clone --depth 1 --no-tags https://github.com/leapoo/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179198883
git clone --depth 1 --no-tags https://github.com/B0WEN-HU/64-point-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179855752
git clone --depth 1 --no-tags https://github.com/TrevorStevenson/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181206345
git clone --depth 1 --no-tags https://github.com/blacktion/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182803965
git clone --depth 1 --no-tags https://github.com/JuliaWPereira/asterixForth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183672386
git clone --depth 1 --no-tags https://github.com/halftop/code_of_Verilog_HDL99.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184845238
git clone --depth 1 --no-tags https://github.com/htlabnet/DRSSTC_SFP_Transceiver_For_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179647027
git clone --depth 1 --no-tags https://github.com/yflyl613/USTC_COD_LAB_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183595632
git clone --depth 1 --no-tags https://github.com/ChandrikaPattnaik/Universal-Synchronous-Receiver-Transmitter-USRT-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185287421
git clone --depth 1 --no-tags https://github.com/TheSonders/EaterComp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179862438
git clone --depth 1 --no-tags https://github.com/axel223/8-bit-cpu-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185032237
git clone --depth 1 --no-tags https://github.com/agkrut/FPGA-Connect4-EE354-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180258054
git clone --depth 1 --no-tags https://github.com/shayan-taheri/MTJ_TFET_Works.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183666662
git clone --depth 1 --no-tags https://github.com/sorkhemiri/binryCodeToSevenSegment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182364845
git clone --depth 1 --no-tags https://github.com/dustcat/IIR_m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181694793
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/cse140l_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181731543
git clone --depth 1 --no-tags https://github.com/alphan24/3-phase-SPWM-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183779709
git clone --depth 1 --no-tags https://github.com/Lollipop/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180579900
git clone --depth 1 --no-tags https://github.com/lts25/matrixMathEngine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180678097
git clone --depth 1 --no-tags https://github.com/Treaa/Audio-controlled-video-game-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179424058
git clone --depth 1 --no-tags https://github.com/irenezhang-utexas/verif_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181606158
git clone --depth 1 --no-tags https://github.com/sultansidhu/VeriSynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179305244
git clone --depth 1 --no-tags https://github.com/JoshGelua/Asteroid-Blaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181561364
git clone --depth 1 --no-tags https://github.com/saqibkh/OR1200_Formal_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181807589
git clone --depth 1 --no-tags https://github.com/dslavineccsl/pci-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181921997
git clone --depth 1 --no-tags https://github.com/alecamaracm/AVR-in-FPGA-Emulator-Debugger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183271732
git clone --depth 1 --no-tags https://github.com/wangweivid/RSA-Montgomery-Algorithm-Hardware-implement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183184010
git clone --depth 1 --no-tags https://github.com/saqibkh/Fast_Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184907990
git clone --depth 1 --no-tags https://github.com/jeanjonatas/tictactoe-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185283244
git clone --depth 1 --no-tags https://github.com/neverjust/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180752848
git clone --depth 1 --no-tags https://github.com/chenxl03/BC-MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180423340
git clone --depth 1 --no-tags https://github.com/z4yx/DE2iBasedDanmaku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181415525
git clone --depth 1 --no-tags https://github.com/reisdev/INF450.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181252980
git clone --depth 1 --no-tags https://github.com/vishalraj3112/LcdVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179810054
git clone --depth 1 --no-tags https://github.com/ynaffitgnay/CascadeBenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179584484
git clone --depth 1 --no-tags https://github.com/darisoy/Mux-Based-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184830685
git clone --depth 1 --no-tags https://github.com/stephaniegarcia/ARQUI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181940597
git clone --depth 1 --no-tags https://github.com/ozan-san/formula1_tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181544444
git clone --depth 1 --no-tags https://github.com/xfong/StdCellTemplates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184431263
git clone --depth 1 --no-tags https://github.com/halftop/New-Verilog-Punch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182813516
git clone --depth 1 --no-tags https://github.com/ghlkm/digital-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182095562
git clone --depth 1 --no-tags https://github.com/donayam1/Tirur.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184552566
git clone --depth 1 --no-tags https://github.com/AngelTerrones/Mirfak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179844171
git clone --depth 1 --no-tags https://github.com/B0WEN-HU/Finite-field-systolic-array-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179810446
git clone --depth 1 --no-tags https://github.com/nganinho/Basys3---hid_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183400208
git clone --depth 1 --no-tags https://github.com/nganinho/Basys3---sht10_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185113374
