strict digraph "" {
	node [label="\N"];
	"128:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0865b50>",
		fillcolor=turquoise,
		label="128:BL
MdoEn_2d <= #Tp SerialEn | InProgress & (BitCounter < 32);
MdoEn_d <= #Tp MdoEn_2d;
MdoEn <= #Tp MdoEn_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0891cd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fcfb0865090>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0865990>]",
		style=filled,
		typ=Block];
	"Leaf_117:AL"	 [def_var="['MdoEn_d', 'MdoEn_2d', 'MdoEn']",
		label="Leaf_117:AL"];
	"128:BL" -> "Leaf_117:AL"	 [cond="[]",
		lineno=None];
	"117:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fcfb0865b90>",
		clk_sens=True,
		fillcolor=gold,
		label="117:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'MdcEn_n', 'MdoEn_2d', 'SerialEn', 'MdoEn_d', 'InProgress', 'BitCounter']"];
	"118:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0865d10>",
		fillcolor=turquoise,
		label="118:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"117:AL" -> "118:BL"	 [cond="[]",
		lineno=None];
	"120:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0865ed0>",
		fillcolor=turquoise,
		label="120:BL
MdoEn_2d <= #Tp 1'b0;
MdoEn_d <= #Tp 1'b0;
MdoEn <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0865f10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fcfb0878110>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb08782d0>]",
		style=filled,
		typ=Block];
	"120:BL" -> "Leaf_117:AL"	 [cond="[]",
		lineno=None];
	"119:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfb0865d50>",
		fillcolor=springgreen,
		label="119:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"118:BL" -> "119:IF"	 [cond="[]",
		lineno=None];
	"126:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0865dd0>",
		fillcolor=turquoise,
		label="126:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"127:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfb0865e10>",
		fillcolor=springgreen,
		label="127:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"126:BL" -> "127:IF"	 [cond="[]",
		lineno=None];
	"127:IF" -> "128:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=127];
	"119:IF" -> "120:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=119];
	"119:IF" -> "126:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=119];
}
