(assume nst276.0 (not (= (and (forall ((BOUND_VARIABLE_894 Loc)) (or (Btwn$0 next$0 n_5$0 BOUND_VARIABLE_894 root_x$0) (and (or (= root_x$0 BOUND_VARIABLE_894) (not (Btwn$0 next$0 n_5$0 BOUND_VARIABLE_894 root_x$0))) (not (in$0 BOUND_VARIABLE_894 (lseg_set_domain$0 next$0 n_5$0 root_x$0)))))) (forall ((BOUND_VARIABLE_906 Loc)) (or (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 n_5$0 root_x$0)) (and (or (= root_x$0 BOUND_VARIABLE_906) (not (Btwn$0 next$0 n_5$0 BOUND_VARIABLE_906 root_x$0))) (not (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 n_5$0 root_x$0)))))) (not (in$0 root_x$0 (lseg_set_domain$0 next$0 n_5$0 root_x$0)))) (and (forall ((BOUND_VARIABLE_894 Loc)) (or (Btwn$0 next$0 (read$0 next$0 x$0) BOUND_VARIABLE_894 root_x$0) (and (or (= root_x$0 BOUND_VARIABLE_894) (not (Btwn$0 next$0 (read$0 next$0 x$0) BOUND_VARIABLE_894 root_x$0))) (not (in$0 BOUND_VARIABLE_894 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0)))))) (forall ((BOUND_VARIABLE_906 Loc)) (or (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0)) (and (or (= root_x$0 BOUND_VARIABLE_906) (not (Btwn$0 next$0 (read$0 next$0 x$0) BOUND_VARIABLE_906 root_x$0))) (not (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0)))))) (not (in$0 root_x$0 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0)))))))
(assume t272 (= (forall ((BOUND_VARIABLE_894 Loc)) (or (Btwn$0 next$0 n_5$0 BOUND_VARIABLE_894 root_x$0) (and (or (= root_x$0 BOUND_VARIABLE_894) (not (Btwn$0 next$0 n_5$0 BOUND_VARIABLE_894 root_x$0))) (not (in$0 BOUND_VARIABLE_894 (lseg_set_domain$0 next$0 n_5$0 root_x$0)))))) (forall ((BOUND_VARIABLE_894 Loc)) (or (Btwn$0 next$0 (read$0 next$0 x$0) BOUND_VARIABLE_894 root_x$0) (and (or (= root_x$0 BOUND_VARIABLE_894) (not (Btwn$0 next$0 (read$0 next$0 x$0) BOUND_VARIABLE_894 root_x$0))) (not (in$0 BOUND_VARIABLE_894 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0))))))))
(assume t273 (= (forall ((BOUND_VARIABLE_906 Loc)) (or (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 n_5$0 root_x$0)) (and (or (= root_x$0 BOUND_VARIABLE_906) (not (Btwn$0 next$0 n_5$0 BOUND_VARIABLE_906 root_x$0))) (not (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 n_5$0 root_x$0)))))) (forall ((BOUND_VARIABLE_906 Loc)) (or (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0)) (and (or (= root_x$0 BOUND_VARIABLE_906) (not (Btwn$0 next$0 (read$0 next$0 x$0) BOUND_VARIABLE_906 root_x$0))) (not (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0))))))))
(assume t275 (= (not (in$0 root_x$0 (lseg_set_domain$0 next$0 n_5$0 root_x$0))) (not (in$0 root_x$0 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0)))))
(step st276 (cl (= (and (forall ((BOUND_VARIABLE_894 Loc)) (or (Btwn$0 next$0 n_5$0 BOUND_VARIABLE_894 root_x$0) (and (or (= root_x$0 BOUND_VARIABLE_894) (not (Btwn$0 next$0 n_5$0 BOUND_VARIABLE_894 root_x$0))) (not (in$0 BOUND_VARIABLE_894 (lseg_set_domain$0 next$0 n_5$0 root_x$0)))))) (forall ((BOUND_VARIABLE_906 Loc)) (or (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 n_5$0 root_x$0)) (and (or (= root_x$0 BOUND_VARIABLE_906) (not (Btwn$0 next$0 n_5$0 BOUND_VARIABLE_906 root_x$0))) (not (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 n_5$0 root_x$0)))))) (not (in$0 root_x$0 (lseg_set_domain$0 next$0 n_5$0 root_x$0)))) (and (forall ((BOUND_VARIABLE_894 Loc)) (or (Btwn$0 next$0 (read$0 next$0 x$0) BOUND_VARIABLE_894 root_x$0) (and (or (= root_x$0 BOUND_VARIABLE_894) (not (Btwn$0 next$0 (read$0 next$0 x$0) BOUND_VARIABLE_894 root_x$0))) (not (in$0 BOUND_VARIABLE_894 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0)))))) (forall ((BOUND_VARIABLE_906 Loc)) (or (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0)) (and (or (= root_x$0 BOUND_VARIABLE_906) (not (Btwn$0 next$0 (read$0 next$0 x$0) BOUND_VARIABLE_906 root_x$0))) (not (in$0 BOUND_VARIABLE_906 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0)))))) (not (in$0 root_x$0 (lseg_set_domain$0 next$0 (read$0 next$0 x$0) root_x$0)))))) :rule cong :premises (t272 t273 t275))
(step t.end (cl) :rule resolution :premises (nst276.0 st276))
