{"vcs1":{"timestamp_begin":1693316463.834397935, "rt":0.53, "ut":0.24, "st":0.21}}
{"vcselab":{"timestamp_begin":1693316464.478426954, "rt":0.57, "ut":0.42, "st":0.09}}
{"link":{"timestamp_begin":1693316465.136761836, "rt":0.51, "ut":0.24, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1693316463.274899370}
{"VCS_COMP_START_TIME": 1693316463.274899370}
{"VCS_COMP_END_TIME": 1693316465.764704552}
{"VCS_USER_OPTIONS": "+lint=all -sverilog hw0.sv"}
{"vcs1": {"peak_mem": 336180}}
{"stitch_vcselab": {"peak_mem": 222552}}
