![Cover image for Switch/Router Architectures](https://imgdetail.ebookreading.net/cover/cover/20200215/EB9781119486152.jpg)

[Switch/Router Architectures](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_1.html "Switch/Router Architectures")
====================================================================================================================

Author : [Dr. James Aweya](https://ebookreading.net/search/author/Dr.+James+Aweya)

Release Date : 2018/06/01

ISBN : 9781119486152

Topic : [Software Development](https://ebookreading.net/search/category/software-development)

Book Description
-----------------

 A practicing engineer's inclusive review of communication systems based on shared-bus and shared-memory switch/router architectures
This book delves into the inner workings of router and switch design in a comprehensive manner that is accessible to a broad audience. It begins by describing the role of switch/routers in a network, then moves on to the functional composition of a switch/router. A comparison of centralized versus distributed design of the architecture is also presented. The author discusses use of bus versus shared-memory for communication within a design, and also covers Quality of Service (QoS) mechanisms and configuration tools.
Written in a simple style and language to allow readers to easily understand and appreciate the material presented, Switch/Router Architectures: Shared-Bus and Shared-Memory Based Systems discusses the design of multilayer switches—starting with the basic concepts and on to the basic architectures. It describes the evolution of multilayer switch designs and highlights the major performance issues affecting each design. It addresses the need to build faster multilayer switches and examines the architectural constraints imposed by the various multilayer switch designs. The book also discusses design issues including performance, implementation complexity, and scalability to higher speeds. This resource also:
Summarizes principles of operation and explores the most common installed routersCovers the design of example architectures (shared bus and memory based architectures), starting from early software based designsProvides case studies to enhance reader comprehensionSwitch/Router Architectures: Shared-Bus and Shared-Memory Based Systems is an excellent guide for advanced undergraduate and graduate level students, as well for engineers and researchers working in the field.
        Show and hide more                
Table of Contents
-----------------

1. [Cover](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_1.html#coverstart)
1. [Series Page](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_3.html#seriesstart)
1. [Title Page](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_4.html#titlepage)
1. [Copyright](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_5.html#copyright)
1. [About the Author](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_6.html#start)
1. [Preface](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_7.html#start)
1. [Chapter 1: Introduction to Switch/Router Architectures](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_8.html#start)
    1. [1.1 Introducing the Multilayer Switch](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_8.html#c01anchor-1)
    1. [1.2 Evolution of Multilayer Switch Architectures](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_8.html#c01anchor-2)
1. [Chapter 2: Understanding Shared-Bus and Shared-Memory Switch Fabrics](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_9.html#start)
    1. [2.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_9.html#c02anchor-1)
    1. [2.2 Switch Fabric Design Fundamentals](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_9.html#c02anchor-2)
    1. [2.3 Types of Blocking in Switch Fabrics](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_9.html#c02anchor-3)
    1. [2.4 Emerging Requirements for High-Performance Switch Fabrics](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_9.html#c02anchor-4)
    1. [2.5 Shared Bus Fabric](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_9.html#c02anchor-5)
    1. [2.6 Hierarchical Bus-Based Architecture](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_9.html#c02anchor-6)
    1. [2.7 Distributed Output Buffered Fabric](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_9.html#c02anchor-7)
    1. [2.8 Shared Memory Switch Fabric](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_9.html#c02anchor-8)
    1. [2.9 Shared Ring Fabric](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_9.html#c02anchor-9)
    1. [2.10 Electronic Design Problems](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_9.html#c02anchor-10)
1. [Chapter 3: Shared-Bus and Shared-Memory-Based Switch/Router Architectures](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_10.html#start)
    1. [3.1 Architectures with Bus-Based Switch Fabrics and Centralized Forwarding Engines](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_10.html#c03anchor-1)
    1. [3.2 Architectures with Bus-Based Switch Fabrics and Distributed Forwarding Engines](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_10.html#c03anchor-2)
    1. [3.3 Architectures with Shared-Memory-Based Switch Fabrics and Distributed Forwarding Engines](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_10.html#c03anchor-3)
    1. [3.4 Relating Architectures to Multilayer Switch Types](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_10.html#c03anchor-4)
1. [Chapter 4: Software Requirements for Switch/Routers](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_11.html#start)
    1. [4.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_11.html#c04anchor-1)
    1. [4.2 Switch/Router Software Development Methods](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_11.html#c04anchor-2)
    1. [4.3 Stability of the Routing Protocols](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_11.html#c04anchor-3)
    1. [4.4 Network Management](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_11.html#c04anchor-4)
    1. [4.5 Switch/Router Performance](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_11.html#c04anchor-5)
    1. [4.6 Interaction Between Layer 3 (Routing) and Layer 2 (Bridging) Functions in Switch/Routers](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_11.html#c04anchor-6)
    1. [4.7 Control and Management of Line Cards](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_11.html#c04anchor-7)
    1. [4.8 Distributed Forwarding](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_11.html#c04anchor-8)
1. [Chapter 5: Architectures with Bus-Based Switch Fabrics: Case Study—Decnis 500/600 Multiprotocol Bridge/Router](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_12.html#start)
    1. [5.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_12.html#c05anchor-1)
    1. [5.2 In-Place Packet Forwarding in Line Cards](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_12.html#c05anchor-2)
    1. [5.3 Main Architectural Features of the Decnis 500/600](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_12.html#c05anchor-3)
    1. [5.4 Decnic 500/600 Forwarding Philosophy](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_12.html#c05anchor-4)
    1. [5.5 Detail System Architecture](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_12.html#c05anchor-5)
    1. [5.6 Unicast Packet Reception in a Line Card](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_12.html#c05anchor-6)
    1. [5.7 Unicast Packet Transmission in a Line Card](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_12.html#c05anchor-7)
    1. [5.8 Multicast Packet Transmission in a Line Card](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_12.html#c05anchor-8)
1. [Chapter 6: Architectures with Bus-Based Switch Fabrics: Case Study—Fore Systems Powerhub Multilayer Switches](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_13.html#start)
    1. [6.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_13.html#c06anchor-1)
    1. [6.2 Powerhub 7000 and 6000 Architectures](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_13.html#c06anchor-2)
    1. [6.3 Powerhub Software Architecture](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_13.html#c06anchor-3)
    1. [6.4 Packet Processing in the PowerHub](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_13.html#c06anchor-4)
    1. [6.5 Looking Beyond the First-Generation Architectures](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_13.html#c06anchor-5)
1. [Chapter 7: Architectures with Bus-Based Switch Fabrics: Case Study—Cisco Catalyst 6000 Series Switches](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_14.html#start)
    1. [7.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_14.html#c07anchor-1)
    1. [7.2 Main Architectural Features of the Catalyst 6000 Series](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_14.html#c07anchor-2)
    1. [7.3 High-Level Architecture of the Catalyst 6000](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_14.html#c07anchor-3)
    1. [7.4 Catalyst 6000 Control Plane Implementation and Forwarding Engines: Supervisor Engines](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_14.html#c07anchor-4)
    1. [7.5 Catalyst 6000 Line Card Architectures](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_14.html#c07anchor-5)
    1. [7.6 Packet Flow in the Catalyst 6000 with Centralized Flow Cache-Based Forwarding](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_14.html#c07anchor-6)
1. [Chapter 8: Architectures with Shared-Memory-Based Switch Fabrics: Case Study—Cisco Catalyst 3550 Series Switches](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_15.html#start)
    1. [8.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_15.html#c08anchor-1)
    1. [8.2 Main Architectural Features of the Catalyst 3550 Series](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_15.html#c08anchor-2)
    1. [8.3 System Architecture](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_15.html#c08anchor-3)
    1. [8.4 Packet Forwarding](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_15.html#c08anchor-4)
    1. [8.5 Catalyst 3550 Software Features](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_15.html#c08anchor-5)
    1. [8.6 Catalyst 3550 Extended Features](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_15.html#c08anchor-6)
1. [Chapter 9: Architectures with Bus-Based Switch Fabrics: Case Study—Cisco Catalyst 6500 Series Switches with Supervisor Engine 32](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_16.html#start)
    1. [9.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_16.html#c09anchor-1)
    1. [9.2 Cisco Catalyst 6500 32 Gb/s Shared Switching Bus](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_16.html#c09anchor-2)
    1. [9.3 Supervisor Engine 32](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_16.html#c09anchor-3)
    1. [9.4 Catalyst 6500 Line Cards Supported by Supervisor Engine 32](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_16.html#c09anchor-4)
    1. [9.5 Cisco Catalyst 6500 32 Gb/s Shared Switching Bus Modes](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_16.html#c09anchor-5)
    1. [9.6 Supervisor Engine 32 QoS Features](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_16.html#c09anchor-6)
    1. [9.7 Packet Flow Through Supervisor Engine 32](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_16.html#c09anchor-7)
1. [Chapter 10: Architectures with Shared-Memory-Based Switch Fabrics: Case Study—Cisco Catalyst 8500 CSR Series](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_17.html#start)
    1. [10.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_17.html#c10anchor-1)
    1. [10.2 Main Architectural Features of the Catalyst 8500 Series](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_17.html#c10anchor-2)
    1. [10.3 The Switch-Route and Route Processors](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_17.html#c10anchor-3)
    1. [10.4 Switch Fabric](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_17.html#c10anchor-4)
    1. [10.5 Line Cards](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_17.html#c10anchor-5)
    1. [10.6 Catalyst 8500 Forwarding Technology and Operations](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_17.html#c10anchor-6)
    1. [10.7 Catalyst 8500 Quality-of-Service Mechanisms](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_17.html#c10anchor-7)
1. [Chapter 11: Quality of Service Mechanisms in the Switch/Routers](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_18.html#start)
    1. [11.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_18.html#c11anchor-1)
    1. [11.2 QoS Forwarding Operations within a Typical Layer 2 Switch](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_18.html#c11anchor-2)
    1. [11.3 QoS Forwarding Operations within a Typical Multilayer Switch](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_18.html#c11anchor-3)
    1. [11.4 QoS Features in the Catalyst 6500](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_18.html#c11anchor-4)
1. [Chapter 12: Quality of Service Configuration Tools in Switch/Routers](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#start)
    1. [12.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-1)
    1. [12.2 Ingress QoS and Port Trust Settings](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-2)
    1. [12.3 Ingress and Egress Port Queues](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-3)
    1. [12.4 Ingress and Egress Queue Thresholds](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-4)
    1. [12.5 Ingress and Egress QoS Maps](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-5)
    1. [12.6 Ingress and Egress Traffic Policing](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-6)
    1. [12.7 Weighted Tail-Drop: Congestion Avoidance with Tail-Drop and Multiple Thresholds](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-7)
    1. [12.8 Congestion Avoidance with Wred](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-8)
    1. [12.9 Scheduling with WRR](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-9)
    1. [12.10 Scheduling with Deficit Weighted Round-Robin (DWRR)](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-10)
    1. [12.11 Scheduling with Shaped Round-Robin (SRR)](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-11)
    1. [12.12 Scheduling with Strict Priority Queuing](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-12)
    1. [12.13 Netflow and Flow Entries](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_19.html#c12anchor-13)
1. [Chapter 13: Case Study: Quality of Service Processing in the Cisco Catalyst 6000 and 6500 Series Switches](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_20.html#start)
    1. [13.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_20.html#c13anchor-1)
    1. [13.2 Policy Feature Card (PFC)](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_20.html#c13anchor-2)
    1. [13.3 Distributed Forwarding Card (DFC)](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_20.html#c13anchor-3)
    1. [13.4 Port-Based ASICs](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_20.html#c13anchor-4)
    1. [13.5 QoS Mappings](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_20.html#c13anchor-5)
    1. [13.6 QoS Flow in the Catalyst 6000 and 6500 Family](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_20.html#c13anchor-6)
    1. [13.7 Configuring Port Asic-Based QoS on the Catalyst 6000 and 6500 Family](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_20.html#c13anchor-7)
    1. [13.8 IP Precedence and IEEE 802.1p CoS Processing Steps](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_20.html#c13anchor-8)
1. [Appendix A: Ethernet Frame](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_21.html#start)
    1. [A.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_21.html#b01anchor-1)
    1. [A.2 Ethernet Frame Format](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_21.html#b01anchor-2)
1. [Appendix B: IPv4 PACKET](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_22.html#start)
    1. [B.1 Introduction](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_22.html#b02anchor-1)
    1. [B.2 IPv4 Packet Format](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_22.html#b02anchor-2)
    1. [B.3 IPv4 ADDRESSING](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_22.html#b02anchor-3)
    1. [B.4 Address Resolution](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_22.html#b02anchor-4)
    1. [B.5 IPv4 Address Exhaustion](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_22.html#b02anchor-5)
    1. [B.6 IPv4 Options](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_22.html#b02anchor-6)
    1. [B.7 IPv4 Packet Fragmentation and Reassembly](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_22.html#b02anchor-7)
    1. [B.8 IP Packets Encapsulated into Ethernet Frames](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_22.html#b02anchor-8)
    1. [B.9 Forwarding IPv4 Packets](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_22.html#b02anchor-9)
1. [References](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_23.html#start)
1. [Index](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_24.html#index)
1. [End User License Agreement](https://ebookreading.net/view/book/Switch%2FRouter+Architectures-EB9781119486152_26.html#eula)
