Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: top_pila.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_pila.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_pila"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_pila
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica3\stack_pointer\stack_pointer.vhd" into library work
Parsing entity <stack_pointer>.
Parsing architecture <Behavioral> of entity <stack_pointer>.
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica3\RAM\RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <Behavioral> of entity <ram>.
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica3\program_counter\program_counter.vhd" into library work
Parsing entity <program_counter>.
Parsing architecture <Behavioral> of entity <program_counter>.
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica3\clk_divisor\clk_divisor.vhd" into library work
Parsing entity <clk_divisor>.
Parsing architecture <Behavioral> of entity <clk_divisor>.
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica3\top_pila\top_pila.vhd" into library work
Parsing entity <top_pila>.
Parsing architecture <Behavioral> of entity <top_pila>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_pila> (architecture <Behavioral>) from library <work>.

Elaborating entity <program_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <stack_pointer> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_divisor> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_pila>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica3\top_pila\top_pila.vhd".
    Found 16-bit adder for signal <pc_aux_norm> created at line 85.
    Found 3-bit adder for signal <ret_aux> created at line 101.
    Found 3-bit subtractor for signal <call_aux> created at line 73.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <top_pila> synthesized.

Synthesizing Unit <program_counter>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica3\program_counter\program_counter.vhd".
    Found 16-bit register for signal <q_aux>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <program_counter> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica3\RAM\RAM.vhd".
    Found 8x16-bit single-port RAM <Mram_dato> for signal <dato>.
    Summary:
	inferred   1 RAM(s).
Unit <RAM> synthesized.

Synthesizing Unit <stack_pointer>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica3\stack_pointer\stack_pointer.vhd".
    Found 3-bit register for signal <o_aux>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <stack_pointer> synthesized.

Synthesizing Unit <clk_divisor>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica3\clk_divisor\clk_divisor.vhd".
    Found 28-bit register for signal <q_aux>.
    Found 28-bit adder for signal <q_aux[27]_GND_10_o_add_0_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <clk_divisor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x16-bit single-port RAM                              : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
# Registers                                            : 3
 16-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 1
# Multiplexers                                         : 3
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3217 - HDL ADVISOR - Register <q_aux> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_dato> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <WD>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <clk_divisor>.
The following registers are absorbed into counter <q_aux>: 1 register on signal <q_aux>.
Unit <clk_divisor> synthesized (advanced).

Synthesizing (advanced) Unit <top_pila>.
The following registers are absorbed into accumulator <SP/o_aux>: 1 register on signal <SP/o_aux>.
Unit <top_pila> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x16-bit single-port distributed RAM                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
# Counters                                             : 1
 28-bit up counter                                     : 1
# Accumulators                                         : 1
 3-bit up loadable accumulator                         : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Multiplexers                                         : 3
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <program_counter> ...

Optimizing unit <top_pila> ...
WARNING:Xst:1710 - FF/Latch <SP/o_aux_0> (without init value) has a constant value of 1 in block <top_pila>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <memoria/Mram_dato7> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <memoria/Mram_dato10> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <memoria/Mram_dato8> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <memoria/Mram_dato9> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <memoria/Mram_dato13> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <memoria/Mram_dato11> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <memoria/Mram_dato12> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <memoria/Mram_dato16> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <memoria/Mram_dato14> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <memoria/Mram_dato15> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <PC/q_aux_15> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <PC/q_aux_14> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <PC/q_aux_13> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <PC/q_aux_12> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <PC/q_aux_11> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <PC/q_aux_10> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <PC/q_aux_9> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <PC/q_aux_8> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <PC/q_aux_7> of sequential type is unconnected in block <top_pila>.
WARNING:Xst:2677 - Node <PC/q_aux_6> of sequential type is unconnected in block <top_pila>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_pila, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_pila.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 112
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 32
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 1
#      LUT5                        : 6
#      MUXCY                       : 32
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 36
#      FDC                         : 34
#      FDP                         : 2
# RAMS                             : 6
#      RAM16X1S                    : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 9
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  18224     0%  
 Number of Slice LUTs:                   50  out of   9112     0%  
    Number used as Logic:                44  out of   9112     0%  
    Number used as Memory:                6  out of   2176     0%  
       Number used as RAM:                6

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     50
   Number with an unused Flip Flop:      14  out of     50    28%  
   Number with an unused LUT:             0  out of     50     0%  
   Number of fully used LUT-FF pairs:    36  out of     50    72%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
CD/q_aux_27                        | NONE(memoria/Mram_dato3)| 14    |
clk                                | BUFGP                   | 28    |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.371ns (Maximum Frequency: 296.657MHz)
   Minimum input arrival time before clock: 4.512ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CD/q_aux_27'
  Clock period: 3.371ns (frequency: 296.657MHz)
  Total number of paths / destination ports: 87 / 26
-------------------------------------------------------------------------
Delay:               3.371ns (Levels of Logic = 3)
  Source:            SP/o_aux_2 (FF)
  Destination:       PC/q_aux_5 (FF)
  Source Clock:      CD/q_aux_27 rising
  Destination Clock: CD/q_aux_27 rising

  Data Path: SP/o_aux_2 to PC/q_aux_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.721  SP/o_aux_2 (SP/o_aux_2)
     LUT3:I1->O           12   0.203   0.908  Mmux_sp_aux_ret_o31 (sp_aux_ret_o<2>)
     RAM16X1S:A2->O        1   0.205   0.580  memoria/Mram_dato3 (rd_aux<2>)
     LUT5:I4->O            1   0.205   0.000  pc_aux_i<2>1 (pc_aux_i<2>)
     FDC:D                     0.102          PC/q_aux_2
    ----------------------------------------
    Total                      3.371ns (1.162ns logic, 2.209ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.180ns (frequency: 458.747MHz)
  Total number of paths / destination ports: 406 / 28
-------------------------------------------------------------------------
Delay:               2.180ns (Levels of Logic = 29)
  Source:            CD/q_aux_0 (FF)
  Destination:       CD/q_aux_27 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CD/q_aux_0 to CD/q_aux_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  CD/q_aux_0 (CD/q_aux_0)
     INV:I->O              1   0.206   0.000  CD/Mcount_q_aux_lut<0>_INV_0 (CD/Mcount_q_aux_lut<0>)
     MUXCY:S->O            1   0.172   0.000  CD/Mcount_q_aux_cy<0> (CD/Mcount_q_aux_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<1> (CD/Mcount_q_aux_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<2> (CD/Mcount_q_aux_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<3> (CD/Mcount_q_aux_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<4> (CD/Mcount_q_aux_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<5> (CD/Mcount_q_aux_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<6> (CD/Mcount_q_aux_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<7> (CD/Mcount_q_aux_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<8> (CD/Mcount_q_aux_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<9> (CD/Mcount_q_aux_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<10> (CD/Mcount_q_aux_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<11> (CD/Mcount_q_aux_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<12> (CD/Mcount_q_aux_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<13> (CD/Mcount_q_aux_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<14> (CD/Mcount_q_aux_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<15> (CD/Mcount_q_aux_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<16> (CD/Mcount_q_aux_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<17> (CD/Mcount_q_aux_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<18> (CD/Mcount_q_aux_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<19> (CD/Mcount_q_aux_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<20> (CD/Mcount_q_aux_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<21> (CD/Mcount_q_aux_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<22> (CD/Mcount_q_aux_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<23> (CD/Mcount_q_aux_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<24> (CD/Mcount_q_aux_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  CD/Mcount_q_aux_cy<25> (CD/Mcount_q_aux_cy<25>)
     MUXCY:CI->O           0   0.019   0.000  CD/Mcount_q_aux_cy<26> (CD/Mcount_q_aux_cy<26>)
     XORCY:CI->O           1   0.180   0.000  CD/Mcount_q_aux_xor<27> (Result<27>)
     FDC:D                     0.102          CD/q_aux_27
    ----------------------------------------
    Total                      2.180ns (1.601ns logic, 0.579ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CD/q_aux_27'
  Total number of paths / destination ports: 60 / 34
-------------------------------------------------------------------------
Offset:              4.512ns (Levels of Logic = 4)
  Source:            s1s0<1> (PAD)
  Destination:       PC/q_aux_5 (FF)
  Destination Clock: CD/q_aux_27 rising

  Data Path: s1s0<1> to PC/q_aux_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.085  s1s0_1_IBUF (s1s0_1_IBUF)
     LUT3:I0->O           12   0.205   0.908  Mmux_sp_aux_ret_o31 (sp_aux_ret_o<2>)
     RAM16X1S:A2->O        1   0.205   0.580  memoria/Mram_dato3 (rd_aux<2>)
     LUT5:I4->O            1   0.205   0.000  pc_aux_i<2>1 (pc_aux_i<2>)
     FDC:D                     0.102          PC/q_aux_2
    ----------------------------------------
    Total                      4.512ns (1.939ns logic, 2.573ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              3.000ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       CD/q_aux_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to CD/q_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.348  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          CD/q_aux_0
    ----------------------------------------
    Total                      3.000ns (1.652ns logic, 1.348ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CD/q_aux_27'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            PC/q_aux_5 (FF)
  Destination:       leds<5> (PAD)
  Source Clock:      CD/q_aux_27 rising

  Data Path: PC/q_aux_5 to leds<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  PC/q_aux_5 (PC/q_aux_5)
     OBUF:I->O                 2.571          leds_5_OBUF (leds<5>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CD/q_aux_27
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CD/q_aux_27    |    3.371|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.180|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.45 secs
 
--> 

Total memory usage is 146220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    2 (   0 filtered)

