#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008cf050 .scope module, "tb_microprocessor" "tb_microprocessor" 2 23;
 .timescale 0 0;
v0000000002878580_0 .var "clk", 0 0;
v0000000002878620_0 .var "dump_all", 0 0;
v0000000002878f80_0 .var "hold", 0 0;
v0000000002879de0_0 .var "reset", 0 0;
v0000000002879ac0_0 .net "wr_data", 31 0, L_00000000028d3230;  1 drivers
v0000000002878800_0 .net "wr_data_address", 31 0, L_00000000008b1b50;  1 drivers
v0000000002879b60_0 .net "wr_instruction", 31 0, v0000000002879840_0;  1 drivers
v0000000002878300_0 .net "wr_mem_end", 0 0, L_0000000002878120;  1 drivers
v0000000002879c00_0 .net "wr_mem_read", 0 0, v0000000002874740_0;  1 drivers
v0000000002879980_0 .net "wr_mem_write", 0 0, v00000000028756e0_0;  1 drivers
v0000000002879ca0_0 .net "wr_pc", 31 0, v0000000002877f10_0;  1 drivers
v00000000028786c0_0 .net "wr_write_data", 31 0, L_00000000008b1c30;  1 drivers
E_00000000008bf280 .event edge, v0000000002879340_0;
L_0000000002878760 .part v0000000002877f10_0, 2, 30;
S_00000000008d03b0 .scope module, "data_mem" "data_memory" 2 62, 3 2 0, S_00000000008cf050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_access_addr"
    .port_info 2 /INPUT 32 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read_en"
    .port_info 5 /OUTPUT 32 "mem_read_data"
L_000000000287a4c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000008b1df0 .functor XNOR 1, v0000000002874740_0, L_000000000287a4c8, C4<0>, C4<0>;
v00000000008c6570_0 .net/2u *"_s0", 0 0, L_000000000287a4c8;  1 drivers
v00000000008c6610_0 .net *"_s2", 0 0, L_00000000008b1df0;  1 drivers
v00000000008c5cb0_0 .net *"_s4", 31 0, L_00000000028d3a50;  1 drivers
L_000000000287a510 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008c5d50_0 .net/2u *"_s6", 31 0, L_000000000287a510;  1 drivers
v00000000008c6250_0 .net "clk", 0 0, v0000000002878580_0;  1 drivers
v00000000008c62f0_0 .var/i "i", 31 0;
v00000000008c5df0_0 .net "mem_access_addr", 31 0, L_00000000008b1b50;  alias, 1 drivers
v00000000008c5670_0 .net "mem_read_data", 31 0, L_00000000028d3230;  alias, 1 drivers
v00000000008c5850_0 .net "mem_read_en", 0 0, v0000000002874740_0;  alias, 1 drivers
v00000000008c58f0_0 .net "mem_write_data", 31 0, L_00000000008b1c30;  alias, 1 drivers
v00000000008c69d0_0 .net "mem_write_en", 0 0, v00000000028756e0_0;  alias, 1 drivers
v00000000008c64d0_0 .var/i "memory_file", 31 0;
v00000000008c6a70 .array "ram", 250 0, 31 0;
E_00000000008bf0c0 .event posedge, v00000000008c6250_0;
L_00000000028d3a50 .array/port v00000000008c6a70, L_00000000008b1b50;
L_00000000028d3230 .functor MUXZ 32, L_000000000287a510, L_00000000028d3a50, L_00000000008b1df0, C4<>;
S_00000000008cf820 .scope module, "dut" "mod_mips_processor" 2 43, 4 19 0, S_00000000008cf050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "hold"
    .port_info 5 /INPUT 1 "dump_all"
    .port_info 6 /OUTPUT 32 "rg_pc"
    .port_info 7 /OUTPUT 32 "data_address"
    .port_info 8 /OUTPUT 32 "write_data"
    .port_info 9 /OUTPUT 1 "mem_read"
    .port_info 10 /OUTPUT 1 "mem_write"
L_00000000008b1b50 .functor BUFZ 32, L_00000000008b1ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008b1c30 .functor BUFZ 32, v00000000028762f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000287a360 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002876ed0_0 .net/2u *"_s12", 31 0, L_000000000287a360;  1 drivers
v0000000002876930_0 .net *"_s19", 3 0, L_00000000028d30f0;  1 drivers
v0000000002877970_0 .net *"_s23", 25 0, L_00000000028d23d0;  1 drivers
L_000000000287a3a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028773d0_0 .net/2s *"_s27", 1 0, L_000000000287a3a8;  1 drivers
v00000000028764d0_0 .net *"_s32", 14 0, L_00000000028d3370;  1 drivers
v0000000002877150_0 .net *"_s37", 0 0, L_00000000028d3c30;  1 drivers
L_000000000287a3f0 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v0000000002876570_0 .net/2u *"_s38", 16 0, L_000000000287a3f0;  1 drivers
L_000000000287a438 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002876430_0 .net/2u *"_s40", 16 0, L_000000000287a438;  1 drivers
v0000000002877c90_0 .net *"_s42", 16 0, L_00000000028d2650;  1 drivers
v0000000002876f70_0 .net *"_s47", 29 0, L_00000000028d28d0;  1 drivers
L_000000000287a480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002877a10_0 .net/2s *"_s51", 1 0, L_000000000287a480;  1 drivers
v0000000002876a70_0 .net "clk", 0 0, v0000000002878580_0;  alias, 1 drivers
v00000000028770b0_0 .net "data", 31 0, L_00000000028d3230;  alias, 1 drivers
v0000000002876750_0 .net "data_address", 31 0, L_00000000008b1b50;  alias, 1 drivers
v00000000028771f0_0 .net "dump_all", 0 0, v0000000002878620_0;  1 drivers
v0000000002877290_0 .net "hold", 0 0, v0000000002878f80_0;  1 drivers
v0000000002876b10_0 .net "instruction", 31 0, v0000000002879840_0;  alias, 1 drivers
v0000000002876cf0_0 .net "mem_read", 0 0, v0000000002874740_0;  alias, 1 drivers
v0000000002876110_0 .net "mem_write", 0 0, v00000000028756e0_0;  alias, 1 drivers
v0000000002877b50_0 .net "reset", 0 0, v0000000002879de0_0;  1 drivers
v0000000002877f10_0 .var "rg_pc", 31 0;
v0000000002876070_0 .net "wr_alu_b", 31 0, L_00000000028d3cd0;  1 drivers
v0000000002876610_0 .net "wr_alu_data", 31 0, L_00000000008b1ae0;  1 drivers
v0000000002876bb0_0 .net "wr_alu_op", 2 0, v0000000002875e60_0;  1 drivers
v0000000002877330_0 .net "wr_alu_src", 0 0, v0000000002875460_0;  1 drivers
v00000000028775b0_0 .net "wr_alu_zero", 0 0, L_0000000002879480;  1 drivers
v00000000028767f0_0 .net "wr_branch", 0 0, v0000000002874420_0;  1 drivers
v00000000028769d0_0 .net "wr_branch_address", 31 0, L_00000000028d2510;  1 drivers
v0000000002877470_0 .net "wr_carry_flag", 0 0, L_0000000002879160;  1 drivers
v00000000028776f0_0 .net "wr_jump", 0 0, v0000000002874380_0;  1 drivers
v0000000002877790_0 .net "wr_jump_address", 31 0, L_00000000028d37d0;  1 drivers
v0000000002879200_0 .net "wr_mem_to_reg", 0 0, v0000000002874ce0_0;  1 drivers
v0000000002879f20_0 .net "wr_next_pc", 31 0, v0000000002875320_0;  1 drivers
v0000000002879a20_0 .net "wr_pc_plus_4", 31 0, L_00000000028d25b0;  1 drivers
v0000000002879e80_0 .net "wr_read_data_1", 31 0, v0000000002876250_0;  1 drivers
v00000000028798e0_0 .net "wr_read_data_2", 31 0, v00000000028762f0_0;  1 drivers
v0000000002879520_0 .net "wr_reg_dst", 0 0, v0000000002875d20_0;  1 drivers
v0000000002878da0_0 .net "wr_rgf_write", 0 0, v0000000002874ec0_0;  1 drivers
v0000000002878440_0 .net "wr_se_ins_15_0", 31 0, L_00000000028d3190;  1 drivers
v00000000028783a0_0 .net "wr_se_sh2_ins_15_0", 31 0, L_00000000028d3910;  1 drivers
v00000000028784e0_0 .net "wr_write_address", 4 0, L_00000000028d2330;  1 drivers
v00000000028790c0_0 .net "wr_write_data", 31 0, L_00000000028d2150;  1 drivers
v0000000002879660_0 .net "write_data", 31 0, L_00000000008b1c30;  alias, 1 drivers
L_00000000028781c0 .part v0000000002879840_0, 26, 6;
L_0000000002878940 .part v0000000002879840_0, 0, 6;
L_00000000028d2e70 .part v0000000002879840_0, 21, 5;
L_00000000028d39b0 .part v0000000002879840_0, 16, 5;
L_00000000028d2fb0 .part v0000000002879840_0, 16, 5;
L_00000000028d3050 .part v0000000002879840_0, 11, 5;
L_00000000028d25b0 .arith/sum 32, v0000000002877f10_0, L_000000000287a360;
L_00000000028d30f0 .part L_00000000028d25b0, 28, 4;
L_00000000028d23d0 .part v0000000002879840_0, 0, 26;
L_00000000028d37d0 .concat8 [ 2 26 4 0], L_000000000287a3a8, L_00000000028d23d0, L_00000000028d30f0;
L_00000000028d3370 .part v0000000002879840_0, 0, 15;
L_00000000028d3190 .concat8 [ 15 17 0 0], L_00000000028d3370, L_00000000028d2650;
L_00000000028d3c30 .part v0000000002879840_0, 15, 1;
L_00000000028d2650 .functor MUXZ 17, L_000000000287a438, L_000000000287a3f0, L_00000000028d3c30, C4<>;
L_00000000028d28d0 .part L_00000000028d3190, 0, 30;
L_00000000028d3910 .concat8 [ 2 30 0 0], L_000000000287a480, L_00000000028d28d0;
L_00000000028d2510 .arith/sum 32, L_00000000028d25b0, L_00000000028d3910;
S_0000000000894de0 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 135, 5 8 0, S_00000000008cf820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs2_data"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 1 "alu_src"
    .port_info 3 /OUTPUT 32 "alu_b"
v00000000008c6b10_0 .net "alu_b", 31 0, L_00000000028d3cd0;  alias, 1 drivers
v00000000008c6bb0_0 .net "alu_src", 0 0, v0000000002875460_0;  alias, 1 drivers
v00000000008c6c50_0 .net "immediate", 31 0, L_00000000028d3190;  alias, 1 drivers
v0000000002875140_0 .net "rs2_data", 31 0, v00000000028762f0_0;  alias, 1 drivers
L_00000000028d3cd0 .functor MUXZ 32, v00000000028762f0_0, L_00000000028d3190, v0000000002875460_0, C4<>;
S_0000000000894f60 .scope module, "alu_unit" "alu_unit" 4 92, 6 1 0, S_00000000008cf820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /OUTPUT 1 "zero_flag"
    .port_info 3 /INPUT 3 "alu_op"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
L_000000000287a168 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_00000000008b1300 .functor XOR 32, L_00000000028d3cd0, L_000000000287a168, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008b1ae0 .functor BUFZ 32, v0000000002874560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028758c0_0 .net "A", 31 0, v0000000002876250_0;  alias, 1 drivers
v00000000028753c0_0 .net "B", 31 0, L_00000000028d3cd0;  alias, 1 drivers
v0000000002874920_0 .net *"_s1", 0 0, L_0000000002879020;  1 drivers
L_000000000287a1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002875aa0_0 .net *"_s11", 0 0, L_000000000287a1b0;  1 drivers
v0000000002875be0_0 .net *"_s12", 32 0, L_0000000002878a80;  1 drivers
L_000000000287a1f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002874e20_0 .net *"_s15", 0 0, L_000000000287a1f8;  1 drivers
v0000000002875280_0 .net *"_s16", 32 0, L_0000000002878b20;  1 drivers
v00000000028749c0_0 .net *"_s19", 0 0, L_0000000002878bc0;  1 drivers
v0000000002874a60_0 .net/2u *"_s2", 31 0, L_000000000287a168;  1 drivers
v0000000002874f60_0 .net *"_s20", 32 0, L_0000000002878c60;  1 drivers
L_000000000287a240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028746a0_0 .net *"_s23", 31 0, L_000000000287a240;  1 drivers
L_000000000287a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002875000_0 .net/2u *"_s28", 31 0, L_000000000287a288;  1 drivers
v0000000002875dc0_0 .net *"_s30", 0 0, L_00000000028792a0;  1 drivers
L_000000000287a2d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002875b40_0 .net/2u *"_s32", 0 0, L_000000000287a2d0;  1 drivers
L_000000000287a318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028747e0_0 .net/2u *"_s34", 0 0, L_000000000287a318;  1 drivers
v0000000002875a00_0 .net *"_s4", 31 0, L_00000000008b1300;  1 drivers
v00000000028742e0_0 .net *"_s8", 32 0, L_0000000002878260;  1 drivers
v0000000002874ba0_0 .net "alu_op", 2 0, v0000000002875e60_0;  alias, 1 drivers
v0000000002874d80_0 .net "alu_out", 31 0, L_00000000008b1ae0;  alias, 1 drivers
v0000000002874560_0 .var "alu_result", 31 0;
v0000000002874b00_0 .net "carry_out", 0 0, L_0000000002879160;  alias, 1 drivers
v0000000002875960_0 .net "temp", 32 0, L_0000000002878ee0;  1 drivers
v0000000002875c80_0 .net "temp_b", 31 0, L_00000000028789e0;  1 drivers
v0000000002874c40_0 .net "zero_flag", 0 0, L_0000000002879480;  alias, 1 drivers
E_00000000008bf140 .event edge, v0000000002874ba0_0, v0000000002875960_0, v00000000028758c0_0, v00000000008c6b10_0;
L_0000000002879020 .part v0000000002875e60_0, 2, 1;
L_00000000028789e0 .functor MUXZ 32, L_00000000028d3cd0, L_00000000008b1300, L_0000000002879020, C4<>;
L_0000000002878260 .concat [ 32 1 0 0], v0000000002876250_0, L_000000000287a1b0;
L_0000000002878a80 .concat [ 32 1 0 0], L_00000000028789e0, L_000000000287a1f8;
L_0000000002878b20 .arith/sum 33, L_0000000002878260, L_0000000002878a80;
L_0000000002878bc0 .part v0000000002875e60_0, 2, 1;
L_0000000002878c60 .concat [ 1 32 0 0], L_0000000002878bc0, L_000000000287a240;
L_0000000002878ee0 .arith/sum 33, L_0000000002878b20, L_0000000002878c60;
L_0000000002879160 .part L_0000000002878ee0, 32, 1;
L_00000000028792a0 .cmp/eq 32, v0000000002874560_0, L_000000000287a288;
L_0000000002879480 .functor MUXZ 1, L_000000000287a318, L_000000000287a2d0, L_00000000028792a0, C4<>;
S_00000000008780e0 .scope module, "control_unit" "mod_control_unit" 4 75, 7 3 0, S_00000000008cf820;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "carry_flag"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 3 "alu_op"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
v0000000002875e60_0 .var "alu_op", 2 0;
v0000000002875460_0 .var "alu_src", 0 0;
v0000000002874420_0 .var "branch", 0 0;
v00000000028744c0_0 .net "carry_flag", 0 0, L_0000000002879160;  alias, 1 drivers
v0000000002875640_0 .net "funct", 5 0, L_0000000002878940;  1 drivers
v0000000002874380_0 .var "jump", 0 0;
v0000000002874740_0 .var "mem_read", 0 0;
v0000000002874ce0_0 .var "mem_to_reg", 0 0;
v00000000028756e0_0 .var "mem_write", 0 0;
v0000000002874240_0 .net "opcode", 5 0, L_00000000028781c0;  1 drivers
v0000000002875d20_0 .var "reg_dst", 0 0;
v0000000002874ec0_0 .var "reg_write", 0 0;
E_00000000008bf100 .event edge, v0000000002874240_0, v0000000002875640_0, v0000000002874b00_0;
S_000000000087f4f0 .scope module, "pc_mux" "mod_pc_mux" 4 145, 8 9 0, S_00000000008cf820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "alu_zero"
    .port_info 3 /INPUT 32 "pc_plus_4"
    .port_info 4 /INPUT 32 "jump_address"
    .port_info 5 /INPUT 32 "branch_address"
    .port_info 6 /OUTPUT 32 "next_pc"
L_00000000008b1fb0 .functor AND 1, L_0000000002879480, v0000000002874420_0, C4<1>, C4<1>;
v0000000002875780_0 .net "alu_zero", 0 0, L_0000000002879480;  alias, 1 drivers
v00000000028750a0_0 .net "branch", 0 0, v0000000002874420_0;  alias, 1 drivers
v0000000002875f00_0 .net "branch_address", 31 0, L_00000000028d2510;  alias, 1 drivers
v00000000028751e0_0 .net "jump", 0 0, v0000000002874380_0;  alias, 1 drivers
v0000000002874600_0 .net "jump_address", 31 0, L_00000000028d37d0;  alias, 1 drivers
v0000000002875320_0 .var "next_pc", 31 0;
v0000000002874060_0 .net "pc_plus_4", 31 0, L_00000000028d25b0;  alias, 1 drivers
v0000000002874880_0 .net "wr_and_brch_aluz", 0 0, L_00000000008b1fb0;  1 drivers
v0000000002875500_0 .net "wr_condition", 1 0, L_00000000028d26f0;  1 drivers
E_00000000008bf1c0 .event edge, v0000000002875500_0, v0000000002874600_0, v0000000002875f00_0, v0000000002874060_0;
L_00000000028d26f0 .concat [ 1 1 0 0], v0000000002874380_0, L_00000000008b1fb0;
S_000000000087f670 .scope module, "register_file" "mod_register_file" 4 104, 9 13 0, S_00000000008cf820;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "hold"
    .port_info 8 /INPUT 32 "pc"
    .port_info 9 /INPUT 1 "dump_all"
    .port_info 10 /OUTPUT 32 "read_data_1"
    .port_info 11 /OUTPUT 32 "read_data_2"
v00000000028741a0_0 .net "clk", 0 0, v0000000002878580_0;  alias, 1 drivers
v00000000028755a0_0 .net "dump_all", 0 0, v0000000002878620_0;  alias, 1 drivers
v0000000002874100_0 .var/i "file_handle", 31 0;
v0000000002875820_0 .net "hold", 0 0, v0000000002878f80_0;  alias, 1 drivers
v0000000002876c50_0 .var/i "i", 31 0;
v00000000028766b0_0 .net "pc", 31 0, v0000000002877f10_0;  alias, 1 drivers
v0000000002876d90_0 .net "read_address_1", 4 0, L_00000000028d2e70;  1 drivers
v0000000002877d30_0 .net "read_address_2", 4 0, L_00000000028d39b0;  1 drivers
v0000000002876250_0 .var "read_data_1", 31 0;
v00000000028762f0_0 .var "read_data_2", 31 0;
v0000000002876390_0 .net "reset", 0 0, v0000000002879de0_0;  alias, 1 drivers
v0000000002877ab0 .array "rgf_mem", 31 1, 31 0;
v00000000028778d0_0 .net "write", 0 0, v0000000002874ec0_0;  alias, 1 drivers
v0000000002877650_0 .net "write_address", 4 0, L_00000000028d2330;  alias, 1 drivers
v0000000002877830_0 .net "write_data", 31 0, L_00000000028d2150;  alias, 1 drivers
E_00000000008bf780 .event posedge, v00000000028755a0_0;
v0000000002877ab0_0 .array/port v0000000002877ab0, 0;
v0000000002877ab0_1 .array/port v0000000002877ab0, 1;
v0000000002877ab0_2 .array/port v0000000002877ab0, 2;
E_00000000008bf840/0 .event edge, v0000000002876d90_0, v0000000002877ab0_0, v0000000002877ab0_1, v0000000002877ab0_2;
v0000000002877ab0_3 .array/port v0000000002877ab0, 3;
v0000000002877ab0_4 .array/port v0000000002877ab0, 4;
v0000000002877ab0_5 .array/port v0000000002877ab0, 5;
v0000000002877ab0_6 .array/port v0000000002877ab0, 6;
E_00000000008bf840/1 .event edge, v0000000002877ab0_3, v0000000002877ab0_4, v0000000002877ab0_5, v0000000002877ab0_6;
v0000000002877ab0_7 .array/port v0000000002877ab0, 7;
v0000000002877ab0_8 .array/port v0000000002877ab0, 8;
v0000000002877ab0_9 .array/port v0000000002877ab0, 9;
v0000000002877ab0_10 .array/port v0000000002877ab0, 10;
E_00000000008bf840/2 .event edge, v0000000002877ab0_7, v0000000002877ab0_8, v0000000002877ab0_9, v0000000002877ab0_10;
v0000000002877ab0_11 .array/port v0000000002877ab0, 11;
v0000000002877ab0_12 .array/port v0000000002877ab0, 12;
v0000000002877ab0_13 .array/port v0000000002877ab0, 13;
v0000000002877ab0_14 .array/port v0000000002877ab0, 14;
E_00000000008bf840/3 .event edge, v0000000002877ab0_11, v0000000002877ab0_12, v0000000002877ab0_13, v0000000002877ab0_14;
v0000000002877ab0_15 .array/port v0000000002877ab0, 15;
v0000000002877ab0_16 .array/port v0000000002877ab0, 16;
v0000000002877ab0_17 .array/port v0000000002877ab0, 17;
v0000000002877ab0_18 .array/port v0000000002877ab0, 18;
E_00000000008bf840/4 .event edge, v0000000002877ab0_15, v0000000002877ab0_16, v0000000002877ab0_17, v0000000002877ab0_18;
v0000000002877ab0_19 .array/port v0000000002877ab0, 19;
v0000000002877ab0_20 .array/port v0000000002877ab0, 20;
v0000000002877ab0_21 .array/port v0000000002877ab0, 21;
v0000000002877ab0_22 .array/port v0000000002877ab0, 22;
E_00000000008bf840/5 .event edge, v0000000002877ab0_19, v0000000002877ab0_20, v0000000002877ab0_21, v0000000002877ab0_22;
v0000000002877ab0_23 .array/port v0000000002877ab0, 23;
v0000000002877ab0_24 .array/port v0000000002877ab0, 24;
v0000000002877ab0_25 .array/port v0000000002877ab0, 25;
v0000000002877ab0_26 .array/port v0000000002877ab0, 26;
E_00000000008bf840/6 .event edge, v0000000002877ab0_23, v0000000002877ab0_24, v0000000002877ab0_25, v0000000002877ab0_26;
v0000000002877ab0_27 .array/port v0000000002877ab0, 27;
v0000000002877ab0_28 .array/port v0000000002877ab0, 28;
v0000000002877ab0_29 .array/port v0000000002877ab0, 29;
v0000000002877ab0_30 .array/port v0000000002877ab0, 30;
E_00000000008bf840/7 .event edge, v0000000002877ab0_27, v0000000002877ab0_28, v0000000002877ab0_29, v0000000002877ab0_30;
E_00000000008bf840/8 .event edge, v0000000002877d30_0;
E_00000000008bf840 .event/or E_00000000008bf840/0, E_00000000008bf840/1, E_00000000008bf840/2, E_00000000008bf840/3, E_00000000008bf840/4, E_00000000008bf840/5, E_00000000008bf840/6, E_00000000008bf840/7, E_00000000008bf840/8;
S_000000000086e4d0 .scope module, "write_data_mux" "mod_write_data_mux" 4 158, 10 9 0, S_00000000008cf820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ext_mem_data"
    .port_info 1 /INPUT 32 "alu_data"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /OUTPUT 32 "write_data"
v0000000002877dd0_0 .net "alu_data", 31 0, L_00000000008b1ae0;  alias, 1 drivers
v0000000002876e30_0 .net "ext_mem_data", 31 0, L_00000000028d3230;  alias, 1 drivers
v00000000028761b0_0 .net "mem_to_reg", 0 0, v0000000002874ce0_0;  alias, 1 drivers
v0000000002877010_0 .net "write_data", 31 0, L_00000000028d2150;  alias, 1 drivers
L_00000000028d2150 .functor MUXZ 32, L_00000000008b1ae0, L_00000000028d3230, v0000000002874ce0_0, C4<>;
S_000000000086e650 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 125, 11 1 0, S_00000000008cf820;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
v0000000002877e70_0 .net "ins_15_11", 4 0, L_00000000028d3050;  1 drivers
v0000000002877510_0 .net "ins_20_16", 4 0, L_00000000028d2fb0;  1 drivers
v0000000002876890_0 .net "reg_dst", 0 0, v0000000002875d20_0;  alias, 1 drivers
v0000000002877bf0_0 .net "write_reg_add", 4 0, L_00000000028d2330;  alias, 1 drivers
L_00000000028d2330 .functor MUXZ 5, L_00000000028d2fb0, L_00000000028d3050, v0000000002875d20_0, C4<>;
S_000000000085f600 .scope module, "instruction_memory" "mod_instruction_mem_rom" 2 34, 12 8 0, S_00000000008cf050;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "address"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "mem_end"
v00000000028793e0_0 .net *"_s0", 31 0, L_00000000028788a0;  1 drivers
L_000000000287a120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028795c0_0 .net/2u *"_s10", 0 0, L_000000000287a120;  1 drivers
L_000000000287a048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002879d40_0 .net *"_s3", 1 0, L_000000000287a048;  1 drivers
L_000000000287a090 .functor BUFT 1, C4<00000000000000000000000000100001>, C4<0>, C4<0>, C4<0>;
v00000000028797a0_0 .net/2u *"_s4", 31 0, L_000000000287a090;  1 drivers
v0000000002878d00_0 .net *"_s6", 0 0, L_0000000002878080;  1 drivers
L_000000000287a0d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002878e40_0 .net/2u *"_s8", 0 0, L_000000000287a0d8;  1 drivers
v0000000002879700_0 .net "address", 29 0, L_0000000002878760;  1 drivers
v0000000002879840_0 .var "instruction", 31 0;
v0000000002879340_0 .net "mem_end", 0 0, L_0000000002878120;  alias, 1 drivers
E_00000000008c0540 .event edge, v0000000002879700_0;
L_00000000028788a0 .concat [ 30 2 0 0], L_0000000002878760, L_000000000287a048;
L_0000000002878080 .cmp/gt 32, L_00000000028788a0, L_000000000287a090;
L_0000000002878120 .functor MUXZ 1, L_000000000287a120, L_000000000287a0d8, L_0000000002878080, C4<>;
    .scope S_000000000085f600;
T_0 ;
    %wait E_00000000008c0540;
    %load/vec4 v0000000002879700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 30;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 30;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 30;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 30;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 30;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 30;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 30;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 30;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 30;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 30;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 30;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 30;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 30;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 30;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 30;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 30;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 30;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 30;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 30;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 30;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 30;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 30;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 30;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 30;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 30;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 30;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 30;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 30;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 30;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 30;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 30;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 30;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 30;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.0 ;
    %pushi/vec4 67108865, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.1 ;
    %pushi/vec4 67174402, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.2 ;
    %pushi/vec4 67239939, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.3 ;
    %pushi/vec4 67305476, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.4 ;
    %pushi/vec4 67371012, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.5 ;
    %pushi/vec4 67436550, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.6 ;
    %pushi/vec4 67502087, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.7 ;
    %pushi/vec4 67567624, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.8 ;
    %pushi/vec4 67633161, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.9 ;
    %pushi/vec4 67698698, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.10 ;
    %pushi/vec4 67764235, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.11 ;
    %pushi/vec4 67829772, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.12 ;
    %pushi/vec4 67895309, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.13 ;
    %pushi/vec4 67960846, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.14 ;
    %pushi/vec4 68026383, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.15 ;
    %pushi/vec4 68091920, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.16 ;
    %pushi/vec4 68157457, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.17 ;
    %pushi/vec4 68222994, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.18 ;
    %pushi/vec4 68288531, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.19 ;
    %pushi/vec4 68354068, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.20 ;
    %pushi/vec4 68419605, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.21 ;
    %pushi/vec4 68485142, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.22 ;
    %pushi/vec4 68550679, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.23 ;
    %pushi/vec4 68616216, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.24 ;
    %pushi/vec4 68681753, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.25 ;
    %pushi/vec4 68747290, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.26 ;
    %pushi/vec4 68812827, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.27 ;
    %pushi/vec4 68878364, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.28 ;
    %pushi/vec4 68943901, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.29 ;
    %pushi/vec4 69009438, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.30 ;
    %pushi/vec4 69074975, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.31 ;
    %pushi/vec4 69140512, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.32 ;
    %pushi/vec4 4196384, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.33 ;
    %pushi/vec4 6176, 0, 32;
    %store/vec4 v0000000002879840_0, 0, 32;
    %jmp T_0.35;
T_0.35 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008780e0;
T_1 ;
    %wait E_00000000008bf100;
    %load/vec4 v0000000002874240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ce0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002875e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0000000002875640_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ce0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002875e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002875d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ce0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002875e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002875d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ce0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002875e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002875d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ce0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002875e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002875d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ce0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002875e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002875d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ce0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002875e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875460_0, 0, 1;
    %load/vec4 v00000000028744c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
T_1.15 ;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874ce0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002875e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002875460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ce0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002875e60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002875460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ce0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002875e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002874380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ce0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002875e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028756e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002874ec0_0, 0, 1;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000894f60;
T_2 ;
    %wait E_00000000008bf140;
    %load/vec4 v0000000002874ba0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002874560_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0000000002875960_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000000002874560_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000000028758c0_0;
    %load/vec4 v00000000028753c0_0;
    %and;
    %store/vec4 v0000000002874560_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000000028758c0_0;
    %load/vec4 v00000000028753c0_0;
    %or;
    %store/vec4 v0000000002874560_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002874560_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000087f670;
T_3 ;
    %wait E_00000000008bf0c0;
    %load/vec4 v0000000002876390_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002876c50_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000000002876c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002876c50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002877ab0, 0, 4;
    %load/vec4 v0000000002876c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002876c50_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000028778d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002875820_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000000002877830_0;
    %load/vec4 v0000000002877650_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002877ab0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000087f670;
T_4 ;
    %wait E_00000000008bf840;
    %load/vec4 v0000000002876d90_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002876250_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002876d90_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000002877ab0, 4;
    %store/vec4 v0000000002876250_0, 0, 32;
T_4.1 ;
    %load/vec4 v0000000002877d30_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028762f0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000002877d30_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000002877ab0, 4;
    %store/vec4 v00000000028762f0_0, 0, 32;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000087f670;
T_5 ;
    %vpi_func 9 65 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v0000000002874100_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_000000000087f670;
T_6 ;
    %wait E_00000000008bf780;
    %vpi_call 9 67 "$fdisplay", v0000000002874100_0, "rg_pc : %d", v00000000028766b0_0 {0 0 0};
    %vpi_call 9 68 "$display", v00000000028766b0_0 {0 0 0};
    %vpi_call 9 69 "$display", "---dumping all the values stored in registers---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002876c50_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000000002876c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000000002876c50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000000002877ab0, 4;
    %vpi_call 9 71 "$fdisplay", v0000000002874100_0, "register %d - %d", v0000000002876c50_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0000000002876c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002876c50_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000087f4f0;
T_7 ;
    %wait E_00000000008bf1c0;
    %load/vec4 v0000000002875500_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %load/vec4 v0000000002874060_0;
    %store/vec4 v0000000002875320_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000000002874600_0;
    %store/vec4 v0000000002875320_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000000002874600_0;
    %store/vec4 v0000000002875320_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000000002875f00_0;
    %store/vec4 v0000000002875320_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008cf820;
T_8 ;
    %wait E_00000000008bf0c0;
    %load/vec4 v0000000002877b50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002877f10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002877290_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000000002879f20_0;
    %assign/vec4 v0000000002877f10_0, 0;
T_8.2 ;
T_8.1 ;
    %vpi_call 4 197 "$strobe", v0000000002879f20_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_00000000008d03b0;
T_9 ;
    %vpi_func 3 18 "$fopen" 32, "../common_dump/init_memory_content.txt" {0 0 0};
    %store/vec4 v00000000008c64d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008c62f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000000008c62f0_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %vpi_func 3 20 "$random" 32 {0 0 0};
    %ix/getv/s 4, v00000000008c62f0_0;
    %store/vec4a v00000000008c6a70, 4, 0;
    %load/vec4 v00000000008c62f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008c62f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008c62f0_0, 0, 32;
T_9.2 ;
    %load/vec4 v00000000008c62f0_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %vpi_call 3 23 "$fdisplay", v00000000008c64d0_0, "memory location %d : %d", v00000000008c62f0_0, &A<v00000000008c6a70, v00000000008c62f0_0 > {0 0 0};
    %load/vec4 v00000000008c62f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008c62f0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .thread T_9;
    .scope S_00000000008d03b0;
T_10 ;
    %wait E_00000000008bf0c0;
    %load/vec4 v00000000008c69d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000008c58f0_0;
    %ix/getv 3, v00000000008c5df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008c6a70, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000008cf050;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002878580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002879de0_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002879de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002878f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002878620_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000000008cf050;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0000000002878580_0;
    %inv;
    %store/vec4 v0000000002878580_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000008cf050;
T_13 ;
    %wait E_00000000008bf280;
    %load/vec4 v0000000002878300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002878f80_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002878620_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 96 "$finish" {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_microprocessor.v";
    "./mock_data_mem.v";
    "./../core/mips_processor.v";
    "./../core/alu_b_mux.v";
    "./../core/alu_unit.v";
    "./../core/control_unit.v";
    "./../core/pc_mux.v";
    "./../core/register_file.v";
    "./../core/write_data_mux.v";
    "./../core/write_reg_mux.v";
    "./instruction_mem_rom.v";
