m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/questasim64_2021.1/examples
T_opt
!s110 1720013363
VLi7?aA6m@1N_z9d0Mc7KO3
04 4 4 work func fast 0
=1-ccf9e498c556-66855230-2a7-18f8
!s124 OEM100
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;2021.1;73
vfunc
Z1 !s110 1720013336
!i10b 1
!s100 =CTl_d7JSP<HSb?BTB1OZ1
IWjHTY9hH[LkcHQ4?4Ha`S1
Z2 dD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session1_labs/Assignment
Z3 w1720013307
Z4 8D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session1_labs/Assignment/Assignment1.v
Z5 FD:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session1_labs/Assignment/Assignment1.v
!i122 2
L0 11 14
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2021.1;73
r1
!s85 0
31
Z8 !s108 1720013336.000000
Z9 !s107 D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session1_labs/Assignment/Assignment1.v|
Z10 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session1_labs/Assignment/Assignment1.v|
!i113 0
Z11 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vmux2
R1
!i10b 1
!s100 KS6Ee^A0dm;L;0Bb`_]kF3
II[@2S]?RS2_]In`bHRXI90
R2
R3
R4
R5
!i122 2
L0 3 7
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R0
