// Seed: 4172313050
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6,
    input wor id_7,
    output wor id_8,
    output wor id_9,
    input wor id_10,
    output wand id_11,
    input supply1 id_12,
    input wor id_13,
    output supply1 id_14,
    input tri0 id_15
);
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output tri   id_3,
    output tri0  id_4,
    input  tri   id_5,
    input  uwire id_6,
    input  tri1  id_7,
    input  wire  id_8,
    input  wand  id_9
    , id_11
);
  wire id_12;
  tri id_13, id_14;
  module_0(
      id_3,
      id_13,
      id_13,
      id_9,
      id_14,
      id_9,
      id_6,
      id_14,
      id_4,
      id_3,
      id_13,
      id_3,
      id_9,
      id_14,
      id_13,
      id_13
  );
  assign id_14 = id_5;
endmodule
