

================================================================
== Vitis HLS Report for 'LSTM_Top'
================================================================
* Date:           Thu May 22 16:58:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  13463365|  13463365|  0.135 sec|  0.135 sec|  13463366|  13463366|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |                                              |                                   |   Latency (cycles)  |   Latency (absolute)  |       Interval      |                    Pipeline                    |
        |                   Instance                   |               Module              |    min   |    max   |    min    |    max    |    min   |    max   |                      Type                      |
        +----------------------------------------------+-----------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68   |LSTM_Top_Pipeline_VITIS_LOOP_13_1  |       802|       802|   8.020 us|   8.020 us|       785|       785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_fu_75                               |infer                              |  13462544|  13462544|  0.135 sec|  0.135 sec|  13462544|  13462544|                                              no|
        |grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107  |LSTM_Top_Pipeline_VITIS_LOOP_27_2  |        12|        12|   0.120 us|   0.120 us|        11|        11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+-----------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%img_dat = alloca i64 1" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:43]   --->   Operation 9 'alloca' 'img_dat' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%res = alloca i64 1" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:43]   --->   Operation 10 'alloca' 'res' <Predicate = true> <Delay = 2.32>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 11 [2/2] (6.56ns)   --->   "%call_ln0 = call void @LSTM_Top_Pipeline_VITIS_LOOP_13_1, i96 %in_r, i32 %img_dat"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 6.56> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @LSTM_Top_Pipeline_VITIS_LOOP_13_1, i96 %in_r, i32 %img_dat"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln23 = call void @infer, i32 %img_dat, i32 %res, i32 %Weight0_f, i32 %Bias0_f, i32 %Weight0_i, i32 %Bias0_i, i32 %Weight0_c, i32 %Bias0_c, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i32 %Weight0_o, i32 %Bias0_o, i32 %Weight_lc, i32 %Bias_lc" [lstm_hls/rnn_top.cpp:23->lstm_hls/rnn_top.cpp:43]   --->   Operation 13 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln23 = call void @infer, i32 %img_dat, i32 %res, i32 %Weight0_f, i32 %Bias0_f, i32 %Weight0_i, i32 %Bias0_i, i32 %Weight0_c, i32 %Bias0_c, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i32 %Weight0_o, i32 %Bias0_o, i32 %Weight_lc, i32 %Bias_lc" [lstm_hls/rnn_top.cpp:23->lstm_hls/rnn_top.cpp:43]   --->   Operation 14 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LSTM_Top_Pipeline_VITIS_LOOP_27_2, i32 %res, i96 %out_r"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 16 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LSTM_Top_Pipeline_VITIS_LOOP_27_2, i32 %res, i96 %out_r"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln37 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [lstm_hls/rnn_top.cpp:37]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln37 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [lstm_hls/rnn_top.cpp:37]   --->   Operation 18 'specinterface' 'specinterface_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %in_r, void @empty_1, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %in_r"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_r, void @empty_1, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %out_r"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [lstm_hls/rnn_top.cpp:45]   --->   Operation 23 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Weight0_f]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_f]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight0_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight0_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight0_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight_lc]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias_lc]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_dat            (alloca       ) [ 001111000]
res                (alloca       ) [ 001111110]
call_ln0           (call         ) [ 000000000]
call_ln23          (call         ) [ 000000000]
call_ln0           (call         ) [ 000000000]
spectopmodule_ln37 (spectopmodule) [ 000000000]
specinterface_ln37 (specinterface) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
ret_ln45           (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Weight0_f">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Bias0_f">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Weight0_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Bias0_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Weight0_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Bias0_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Weight0_o">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Bias0_o">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Weight_lc">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight_lc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Bias_lc">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias_lc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LSTM_Top_Pipeline_VITIS_LOOP_13_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LSTM_Top_Pipeline_VITIS_LOOP_27_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="img_dat_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_dat/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="res_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="96" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_infer_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="3" bw="32" slack="0"/>
<pin id="80" dir="0" index="4" bw="32" slack="0"/>
<pin id="81" dir="0" index="5" bw="32" slack="0"/>
<pin id="82" dir="0" index="6" bw="32" slack="0"/>
<pin id="83" dir="0" index="7" bw="32" slack="0"/>
<pin id="84" dir="0" index="8" bw="32" slack="0"/>
<pin id="85" dir="0" index="9" bw="58" slack="0"/>
<pin id="86" dir="0" index="10" bw="26" slack="0"/>
<pin id="87" dir="0" index="11" bw="42" slack="0"/>
<pin id="88" dir="0" index="12" bw="32" slack="0"/>
<pin id="89" dir="0" index="13" bw="32" slack="0"/>
<pin id="90" dir="0" index="14" bw="32" slack="0"/>
<pin id="91" dir="0" index="15" bw="32" slack="0"/>
<pin id="92" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="96" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="75" pin=4"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="75" pin=5"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="75" pin=6"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="75" pin=7"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="75" pin=8"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="75" pin=9"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="75" pin=10"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="75" pin=11"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="75" pin=12"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="75" pin=13"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="75" pin=14"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="75" pin=15"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="107" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {6 7 }
 - Input state : 
	Port: LSTM_Top : in_r | {2 3 }
	Port: LSTM_Top : Weight0_f | {4 5 }
	Port: LSTM_Top : Bias0_f | {4 5 }
	Port: LSTM_Top : Weight0_i | {4 5 }
	Port: LSTM_Top : Bias0_i | {4 5 }
	Port: LSTM_Top : Weight0_c | {4 5 }
	Port: LSTM_Top : Bias0_c | {4 5 }
	Port: LSTM_Top : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {4 5 }
	Port: LSTM_Top : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {4 5 }
	Port: LSTM_Top : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {4 5 }
	Port: LSTM_Top : Weight0_o | {4 5 }
	Port: LSTM_Top : Bias0_o | {4 5 }
	Port: LSTM_Top : Weight_lc | {4 5 }
	Port: LSTM_Top : Bias_lc | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68 |    0    |    0    |  1.588  |    85   |    35   |    0    |
|   call   |                grp_infer_fu_75               |    13   |   163   | 137.045 |  20133  |  26188  |    0    |
|          | grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107 |    0    |    0    |  1.588  |    9    |    48   |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                              |    13   |   163   | 140.221 |  20227  |  26271  |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------+--------+--------+--------+--------+
|                                                           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------------------------------------+--------+--------+--------+--------+
|                          Bias0_c                          |    1   |    0   |    0   |    -   |
|                          Bias0_f                          |    1   |    0   |    0   |    -   |
|                          Bias0_i                          |    1   |    0   |    0   |    -   |
|                          Bias0_o                          |    1   |    0   |    0   |    -   |
|                          Bias_lc                          |    0   |   32   |    5   |    -   |
|                         Weight0_c                         |   64   |    0   |    0   |    -   |
|                         Weight0_f                         |   64   |    0   |    0   |    -   |
|                         Weight0_i                         |   64   |    0   |    0   |    -   |
|                         Weight0_o                         |   64   |    0   |    0   |    -   |
|                         Weight_lc                         |    4   |    0   |    0   |    -   |
|                          img_dat                          |    2   |    0   |    0   |    0   |
|                            res                            |    0   |   64   |    5   |    0   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array|    2   |    0   |    0   |    -   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array |    2   |    0   |    0   |    -   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array |    1   |    0   |    0   |    -   |
+-----------------------------------------------------------+--------+--------+--------+--------+
|                           Total                           |   271  |   96   |   10   |    0   |
+-----------------------------------------------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   13   |   163  |   140  |  20227 |  26271 |    0   |
|   Memory  |   271  |    -   |    -   |   96   |   10   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   284  |   163  |   140  |  20323 |  26281 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
