# Processor pipeline
[pipeline]
width         = 1
instSource    = IL1Cache
dataSource    = WriteBuffer

# Instruction L1 cache
[IL1Cache]
deviceType    = cache
size          = 32768    # 32 * 1024
assoc         = 1
bsize         = 64
writePolicy   = WB
replPolicy    = LRU
hitDelay      = 1
lowerLevel    = L2Cache

# Write buffer
[WriteBuffer]
deviceType    = writebuffer
size          = 3               # 3 entries
hitDelay      = 1 
lowerLevel    = DL1Cache

# Data L1 cache
[DL1Cache]
deviceType    = cache
size          = 32768    # 32 * 1024
assoc         = 1
bsize         = 64
writePolicy   = WT
replPolicy    = LRU
hitDelay      = 1
lowerLevel    = L2Cache

# L2 cache
[L2Cache]
deviceType    = cache
size          = 131072   # 128 * 1024
assoc         = 4
bsize         = 64
writePolicy   = WB
replPolicy    = LRU
hitDelay      = 10
lowerLevel    = Memory

# DRAM memory
[Memory]
deviceType    = dram
size          = 64
assoc         = 1
bsize         = 64
writePolicy   = WB
replPolicy    = LRU
hitDelay      = 100
lowerLevel    = null
