 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : System_Top
Version: K-2015.06
Date   : Mon Oct 31 03:20:35 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/U593/Y (AOI22X1M)                            0.78       1.62 r
  U0_RegFile/U592/Y (OAI221X1M)                           0.73       2.34 f
  U0_RegFile/U571/Y (AOI22X1M)                            0.82       3.16 r
  U0_RegFile/U568/Y (OAI221X1M)                           0.72       3.88 f
  U0_RegFile/RdData_reg[2]/D (EDFFHQX2M)                  0.00       3.88 f
  data arrival time                                                  3.88

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/RdData_reg[2]/CK (EDFFHQX2M)                 0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                      195.38


  Startpoint: U0_RegFile/regArr_reg[2][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][0]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U539/Y (AOI22X1M)                            0.77       1.62 r
  U0_RegFile/U538/Y (OAI221X1M)                           0.73       2.34 f
  U0_RegFile/U563/Y (AOI22X1M)                            0.82       3.16 r
  U0_RegFile/U560/Y (OAI221X1M)                           0.72       3.88 f
  U0_RegFile/RdData_reg[0]/D (EDFFHQX2M)                  0.00       3.88 f
  data arrival time                                                  3.88

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/RdData_reg[0]/CK (EDFFHQX2M)                 0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                      195.39


  Startpoint: U0_RegFile/regArr_reg[2][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][6]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U599/Y (AOI22X1M)                            0.77       1.61 r
  U0_RegFile/U598/Y (OAI221X1M)                           0.73       2.34 f
  U0_RegFile/U587/Y (AOI22X1M)                            0.82       3.16 r
  U0_RegFile/U584/Y (OAI221X1M)                           0.72       3.88 f
  U0_RegFile/RdData_reg[6]/D (EDFFHQX2M)                  0.00       3.88 f
  data arrival time                                                  3.88

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/RdData_reg[6]/CK (EDFFHQX2M)                 0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                      195.39


  Startpoint: U0_RegFile/regArr_reg[2][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][4]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U595/Y (AOI22X1M)                            0.77       1.61 r
  U0_RegFile/U594/Y (OAI221X1M)                           0.73       2.34 f
  U0_RegFile/U575/Y (AOI22X1M)                            0.82       3.16 r
  U0_RegFile/U572/Y (OAI221X1M)                           0.72       3.88 f
  U0_RegFile/RdData_reg[4]/D (EDFFHQX2M)                  0.00       3.88 f
  data arrival time                                                  3.88

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/RdData_reg[4]/CK (EDFFHQX2M)                 0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                      195.39


  Startpoint: U0_RegFile/regArr_reg[2][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][5]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U597/Y (AOI22X1M)                            0.77       1.61 r
  U0_RegFile/U596/Y (OAI221X1M)                           0.73       2.33 f
  U0_RegFile/U583/Y (AOI22X1M)                            0.82       3.15 r
  U0_RegFile/U580/Y (OAI221X1M)                           0.72       3.87 f
  U0_RegFile/RdData_reg[5]/D (EDFFHQX2M)                  0.00       3.87 f
  data arrival time                                                  3.87

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/RdData_reg[5]/CK (EDFFHQX2M)                 0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                      195.40


  Startpoint: U0_RegFile/regArr_reg[2][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][3]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U601/Y (AOI22X1M)                            0.77       1.61 r
  U0_RegFile/U600/Y (OAI221X1M)                           0.73       2.33 f
  U0_RegFile/U591/Y (AOI22X1M)                            0.82       3.15 r
  U0_RegFile/U588/Y (OAI221X1M)                           0.72       3.87 f
  U0_RegFile/RdData_reg[3]/D (EDFFHQX2M)                  0.00       3.87 f
  data arrival time                                                  3.87

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/RdData_reg[3]/CK (EDFFHQX2M)                 0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                      195.40


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U543/Y (AOI22X1M)                            0.77       1.61 r
  U0_RegFile/U542/Y (OAI221X1M)                           0.73       2.33 f
  U0_RegFile/U579/Y (AOI22X1M)                            0.82       3.15 r
  U0_RegFile/U576/Y (OAI221X1M)                           0.72       3.87 f
  U0_RegFile/RdData_reg[7]/D (EDFFHQX2M)                  0.00       3.87 f
  data arrival time                                                  3.87

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/RdData_reg[7]/CK (EDFFHQX2M)                 0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                      195.40


  Startpoint: U0_RegFile/regArr_reg[4][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[4][1]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U547/Y (AOI22X1M)                            0.76       1.59 r
  U0_RegFile/U546/Y (OAI221X1M)                           0.72       2.31 f
  U0_RegFile/U567/Y (AOI22X1M)                            0.82       3.13 r
  U0_RegFile/U564/Y (OAI221X1M)                           0.72       3.85 f
  U0_RegFile/RdData_reg[1]/D (EDFFHQX2M)                  0.00       3.85 f
  data arrival time                                                  3.85

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/RdData_reg[1]/CK (EDFFHQX2M)                 0.00     199.80 r
  library setup time                                     -0.53     199.27
  data required time                                               199.27
  --------------------------------------------------------------------------
  data required time                                               199.27
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                      195.41


  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (DFFRQX1M)                0.65       0.65 r
  U0_RegFile/U338/Y (INVXLM)                              0.50       1.15 f
  U0_RegFile/U339/Y (INVX8M)                              0.96       2.11 r
  U0_RegFile/U639/Y (OAI2BB2X1M)                          0.49       2.60 r
  U0_RegFile/regArr_reg[1][0]/D (DFFRQX1M)                0.00       2.60 r
  data arrival time                                                  2.60

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][0]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                      196.77


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[0][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (DFFRQX1M)                0.65       0.65 r
  U0_RegFile/U333/Y (INVXLM)                              0.47       1.13 f
  U0_RegFile/U323/Y (INVX6M)                              0.97       2.10 r
  U0_RegFile/U648/Y (OAI2BB2X1M)                          0.49       2.59 r
  U0_RegFile/regArr_reg[0][7]/D (DFFRQX1M)                0.00       2.59 r
  data arrival time                                                  2.59

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[0][7]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                      196.77


  Startpoint: U0_RegFile/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[1][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][2]/Q (DFFRQX1M)                0.65       0.65 r
  U0_RegFile/U336/Y (INVXLM)                              0.50       1.15 f
  U0_RegFile/U337/Y (INVX8M)                              0.93       2.08 r
  U0_RegFile/U638/Y (OAI2BB2X1M)                          0.49       2.57 r
  U0_RegFile/regArr_reg[1][2]/D (DFFRQX1M)                0.00       2.57 r
  data arrival time                                                  2.57

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][2]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      196.80


  Startpoint: U0_RegFile/regArr_reg[1][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[1][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][4]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][4]/Q (DFFRQX1M)                0.65       0.65 r
  U0_RegFile/U334/Y (INVXLM)                              0.50       1.15 f
  U0_RegFile/U335/Y (INVX8M)                              0.89       2.04 r
  U0_RegFile/U633/Y (OAI2BB2X1M)                          0.48       2.53 r
  U0_RegFile/regArr_reg[1][4]/D (DFFRQX1M)                0.00       2.53 r
  data arrival time                                                  2.53

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][4]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                      196.84


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[1][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRQX1M)                0.65       0.65 r
  U0_RegFile/U331/Y (INVXLM)                              0.47       1.13 f
  U0_RegFile/U332/Y (INVX6M)                              0.91       2.03 r
  U0_RegFile/U647/Y (OAI2BB2X1M)                          0.49       2.52 r
  U0_RegFile/regArr_reg[1][7]/D (DFFRQX1M)                0.00       2.52 r
  data arrival time                                                  2.52

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][7]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                      196.85


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[1][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX1M)                0.65       0.65 r
  U0_RegFile/U329/Y (INVXLM)                              0.47       1.13 f
  U0_RegFile/U330/Y (INVX6M)                              0.90       2.03 r
  U0_RegFile/U635/Y (OAI2BB2X1M)                          0.49       2.51 r
  U0_RegFile/regArr_reg[1][6]/D (DFFRQX1M)                0.00       2.51 r
  data arrival time                                                  2.51

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                      196.85


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[1][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRQX1M)                0.65       0.65 r
  U0_RegFile/U327/Y (INVXLM)                              0.47       1.13 f
  U0_RegFile/U328/Y (INVX6M)                              0.79       1.92 r
  U0_RegFile/U634/Y (OAI2BB2X1M)                          0.48       2.40 r
  U0_RegFile/regArr_reg[1][1]/D (DFFRQX1M)                0.00       2.40 r
  data arrival time                                                  2.40

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][1]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      196.96


  Startpoint: U0_RegFile/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[1][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][5]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][5]/Q (DFFRQX1M)                0.65       0.65 r
  U0_RegFile/U325/Y (INVXLM)                              0.47       1.13 f
  U0_RegFile/U326/Y (INVX6M)                              0.74       1.86 r
  U0_RegFile/U646/Y (OAI2BB2X1M)                          0.47       2.34 r
  U0_RegFile/regArr_reg[1][5]/D (DFFRQX1M)                0.00       2.34 r
  data arrival time                                                  2.34

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][5]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      197.03


  Startpoint: U0_RegFile/regArr_reg[11][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][7]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[11][7]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U736/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U516/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[11][7]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[11][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][6]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[11][6]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U738/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U515/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[11][6]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[11][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][5]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[11][5]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U737/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U514/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[11][5]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[11][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][4]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[11][4]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U735/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U513/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[11][4]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[11][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][3]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[11][3]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U739/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U512/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[11][3]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[11][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][2]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[11][2]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U734/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U511/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[11][2]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[11][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][1]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[11][1]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U733/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U510/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[11][1]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[11][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[11][0]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[11][0]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U732/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U509/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[11][0]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[13][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][2]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][2]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U710/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U524/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[13][2]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[13][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][0]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][0]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U708/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U523/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[13][0]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[13][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][7]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][7]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U712/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U522/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[13][7]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[13][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][6]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][6]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U714/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U521/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[13][6]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[13][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][4]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][4]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U711/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U520/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[13][4]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[13][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][3]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][3]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U715/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U519/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[13][3]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[13][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][1]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][1]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U709/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U518/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[13][1]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[13][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[13][5]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[13][5]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U713/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U517/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[13][5]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[12][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][7]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][7]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U700/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U487/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[12][7]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[12][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][6]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][6]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U704/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U486/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[12][6]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[12][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][5]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][5]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U702/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U485/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[12][5]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[12][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][4]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][4]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U698/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U484/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[12][4]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[12][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][3]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][3]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U706/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U483/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[12][3]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[12][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][2]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][2]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U697/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U482/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[12][2]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[12][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][1]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][1]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U694/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U481/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[12][1]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[12][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][0]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][0]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U692/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U480/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[12][0]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[10][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][7]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][7]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U701/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U447/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[10][7]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[10][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][6]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][6]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U705/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U446/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[10][6]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[10][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][5]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][5]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U703/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U445/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[10][5]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[10][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][4]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][4]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U699/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U444/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[10][4]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[10][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][3]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][3]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U707/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U443/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[10][3]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[10][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][2]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][2]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U696/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U442/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[10][2]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[10][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][1]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][1]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U695/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U441/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[10][1]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[10][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][0]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][0]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U693/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U440/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[10][0]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[14][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][7]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][7]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U725/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U471/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[14][7]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[14][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][6]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][6]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U729/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U470/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[14][6]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[14][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][5]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][5]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U727/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U469/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[14][5]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[14][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][4]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][4]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U723/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U468/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[14][4]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[14][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][3]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][3]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U731/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U467/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[14][3]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[14][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][2]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][2]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U721/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U466/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[14][2]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[14][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][1]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][1]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U719/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U465/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[14][1]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[14][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][0]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][0]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U717/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U464/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[14][0]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[8][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][7]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U724/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U455/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[8][7]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][7]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[8][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][6]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][6]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U728/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U454/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[8][6]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][6]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[8][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][5]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][5]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U726/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U453/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[8][5]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][5]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[8][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][4]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][4]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U722/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U452/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[8][4]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][4]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[8][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][3]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U730/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U451/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[8][3]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][3]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[8][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][2]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U720/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U450/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[8][2]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][2]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[8][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][1]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U718/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U449/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[8][1]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][1]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[8][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][0]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U716/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U448/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[8][0]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][0]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[15][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][5]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][5]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U687/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U479/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[15][5]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[15][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][2]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][2]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U681/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U478/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[15][2]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[15][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][0]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][0]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U677/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U477/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[15][0]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[15][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][7]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][7]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U685/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U476/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[15][7]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[15][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][6]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][6]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U689/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U475/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[15][6]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[15][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][4]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][4]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U683/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U474/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[15][4]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[15][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][3]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][3]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U691/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U473/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[15][3]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[15][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][1]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][1]/Q (DFFRQX1M)               0.67       0.67 r
  U0_RegFile/U679/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U472/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[15][1]/D (DFFRQX1M)               0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[9][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][5]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][5]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U686/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U463/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[9][5]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][5]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[9][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][7]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U684/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U462/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[9][7]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][7]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[9][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][6]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][6]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U688/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U461/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[9][6]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][6]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[9][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][4]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][4]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U682/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U460/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[9][4]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][4]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[9][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][3]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U690/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U459/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[9][3]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][3]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[9][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][1]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U678/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U458/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[9][1]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][1]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[9][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][2]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U680/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U457/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[9][2]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][2]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[9][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][0]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U676/Y (INVX2M)                              0.32       0.99 f
  U0_RegFile/U456/Y (OAI22X1M)                            0.69       1.68 r
  U0_RegFile/regArr_reg[9][0]/D (DFFRQX1M)                0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][0]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.45     199.35
  data required time                                               199.35
  --------------------------------------------------------------------------
  data required time                                               199.35
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      197.67


  Startpoint: U0_RegFile/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[1][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][3]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][3]/Q (DFFSQX2M)                0.59       0.59 r
  U0_RegFile/U356/Y (BUFX10M)                             0.79       1.38 r
  U0_RegFile/U664/Y (OAI2BB2X1M)                          0.48       1.86 r
  U0_RegFile/regArr_reg[1][3]/D (DFFSQX2M)                0.00       1.86 r
  data arrival time                                                  1.86

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][3]/CK (DFFSQX2M)               0.00     199.80 r
  library setup time                                     -0.24     199.56
  data required time                                               199.56
  --------------------------------------------------------------------------
  data required time                                               199.56
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                      197.70


  Startpoint: U0_RegFile/regArr_reg[2][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][0]/Q (DFFRQX2M)                1.05       1.05 r
  U0_RegFile/U608/Y (OAI2BB2X1M)                          0.48       1.53 r
  U0_RegFile/regArr_reg[2][0]/D (DFFRQX2M)                0.00       1.53 r
  data arrival time                                                  1.53

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[2][0]/CK (DFFRQX2M)               0.00     199.80 r
  library setup time                                     -0.42     199.38
  data required time                                               199.38
  --------------------------------------------------------------------------
  data required time                                               199.38
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                      197.85


  Startpoint: U0_RegFile/regArr_reg[2][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][6]/Q (DFFRQX2M)                1.04       1.04 r
  U0_RegFile/U605/Y (OAI2BB2X1M)                          0.48       1.53 r
  U0_RegFile/regArr_reg[2][6]/D (DFFRQX2M)                0.00       1.53 r
  data arrival time                                                  1.53

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[2][6]/CK (DFFRQX2M)               0.00     199.80 r
  library setup time                                     -0.42     199.38
  data required time                                               199.38
  --------------------------------------------------------------------------
  data required time                                               199.38
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                      197.86


  Startpoint: U0_RegFile/regArr_reg[2][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][4]/Q (DFFRQX2M)                1.04       1.04 r
  U0_RegFile/U604/Y (OAI2BB2X1M)                          0.48       1.53 r
  U0_RegFile/regArr_reg[2][4]/D (DFFRQX2M)                0.00       1.53 r
  data arrival time                                                  1.53

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[2][4]/CK (DFFRQX2M)               0.00     199.80 r
  library setup time                                     -0.42     199.38
  data required time                                               199.38
  --------------------------------------------------------------------------
  data required time                                               199.38
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                      197.86


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (DFFRQX2M)                1.03       1.03 r
  U0_RegFile/U607/Y (OAI2BB2X1M)                          0.48       1.52 r
  U0_RegFile/regArr_reg[2][7]/D (DFFRQX2M)                0.00       1.52 r
  data arrival time                                                  1.52

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[2][7]/CK (DFFRQX2M)               0.00     199.80 r
  library setup time                                     -0.42     199.38
  data required time                                               199.38
  --------------------------------------------------------------------------
  data required time                                               199.38
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                      197.87


  Startpoint: U0_RegFile/regArr_reg[2][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][5]/Q (DFFRQX2M)                1.03       1.03 r
  U0_RegFile/U606/Y (OAI2BB2X1M)                          0.48       1.52 r
  U0_RegFile/regArr_reg[2][5]/D (DFFRQX2M)                0.00       1.52 r
  data arrival time                                                  1.52

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[2][5]/CK (DFFRQX2M)               0.00     199.80 r
  library setup time                                     -0.42     199.38
  data required time                                               199.38
  --------------------------------------------------------------------------
  data required time                                               199.38
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                      197.87


  Startpoint: U0_RegFile/regArr_reg[2][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][3]/Q (DFFRQX2M)                1.03       1.03 r
  U0_RegFile/U603/Y (OAI2BB2X1M)                          0.48       1.52 r
  U0_RegFile/regArr_reg[2][3]/D (DFFRQX2M)                0.00       1.52 r
  data arrival time                                                  1.52

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[2][3]/CK (DFFRQX2M)               0.00     199.80 r
  library setup time                                     -0.42     199.38
  data required time                                               199.38
  --------------------------------------------------------------------------
  data required time                                               199.38
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                      197.87


  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/U663/Y (OAI2BB2X1M)                          0.66       1.50 f
  U0_RegFile/regArr_reg[2][2]/D (DFFSQX2M)                0.00       1.50 f
  data arrival time                                                  1.50

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00     199.80 r
  library setup time                                     -0.36     199.44
  data required time                                               199.44
  --------------------------------------------------------------------------
  data required time                                               199.44
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                      197.94


  Startpoint: U0_RegFile/regArr_reg[7][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][7]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U662/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[7][7]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][7]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[7][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][6]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][6]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U661/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[7][6]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][6]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[7][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][4]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][4]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U660/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[7][4]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][4]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[7][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][3]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U659/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[7][3]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][3]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[7][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][2]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U658/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[7][2]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][2]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[7][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][1]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U657/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[7][1]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][1]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[7][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][0]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U656/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[7][0]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][0]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[7][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][5]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][5]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U655/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[7][5]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[7][5]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[6][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][3]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U651/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[6][3]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[6][3]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[6][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][2]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U650/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[6][2]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[6][2]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[6][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][1]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U645/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[6][1]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[6][1]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[6][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][0]/Q (DFFRQX1M)                0.90       0.90 r
  U0_RegFile/U644/Y (OAI2BB2X1M)                          0.47       1.37 r
  U0_RegFile/regArr_reg[6][0]/D (DFFRQX1M)                0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[6][0]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      197.99


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRQX1M)                0.67       0.67 f
  U0_RegFile/U331/Y (INVXLM)                              0.61       1.28 r
  U0_RegFile/U332/Y (INVX6M)                              0.62       1.89 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       1.89 f
  U0_ALU/B[7] (ALU)                                       0.00       1.89 f
  U0_ALU/div_51/b[7] (ALU_DW_div_uns_0)                   0.00       1.89 f
  U0_ALU/div_51/U289/Y (NOR3X4M)                          0.84       2.74 r
  U0_ALU/div_51/U233/Y (INVX2M)                           0.75       3.48 f
  U0_ALU/div_51/U288/Y (NOR4X4M)                          0.85       4.33 r
  U0_ALU/div_51/U234/Y (INVX2M)                           0.50       4.84 f
  U0_ALU/div_51/U162/Y (NOR2X2M)                          0.88       5.72 r
  U0_ALU/div_51/U188/Y (INVX2M)                           0.54       6.25 f
  U0_ALU/div_51/U177/Y (OAI21X4M)                         0.78       7.03 r
  U0_ALU/div_51/U219/Y (OAI21X2M)                         0.39       7.42 f
  U0_ALU/div_51/U275/Y (OAI2BB1X2M)                       0.55       7.97 r
  U0_ALU/div_51/U274/Y (NOR4X1M)                          0.40       8.37 f
  U0_ALU/div_51/U166/Y (AOI31X1M)                         0.80       9.17 r
  U0_ALU/div_51/U273/Y (OAI2B2X4M)                        0.52       9.70 f
  U0_ALU/div_51/U215/Y (INVX2M)                           0.71      10.40 r
  U0_ALU/div_51/U157/Y (OAI31X2M)                         0.38      10.78 f
  U0_ALU/div_51/U156/Y (BUFX2M)                           0.52      11.29 f
  U0_ALU/div_51/U174/Y (OAI2BB1XLM)                       0.82      12.11 f
  U0_ALU/div_51/U173/Y (OAI21X4M)                         0.58      12.69 r
  U0_ALU/div_51/U284/Y (OAI2BB1X2M)                       0.39      13.08 r
  U0_ALU/div_51/U283/Y (OAI21X2M)                         0.44      13.51 f
  U0_ALU/div_51/U282/Y (OAI21X1M)                         0.83      14.35 r
  U0_ALU/div_51/U280/Y (NAND3X4M)                         0.72      15.06 f
  U0_ALU/div_51/U217/Y (INVX2M)                           0.95      16.02 r
  U0_ALU/div_51/U197/Y (AO21XLM)                          0.68      16.70 r
  U0_ALU/div_51/U155/Y (OAI31X2M)                         0.39      17.09 f
  U0_ALU/div_51/U154/Y (BUFX2M)                           0.52      17.61 f
  U0_ALU/div_51/U176/Y (OAI2BB1XLM)                       0.82      18.42 f
  U0_ALU/div_51/U175/Y (OAI21X4M)                         0.58      19.00 r
  U0_ALU/div_51/U208/Y (OAI21X2M)                         0.39      19.39 f
  U0_ALU/div_51/U207/Y (OAI2BB1X2M)                       0.69      20.08 r
  U0_ALU/div_51/U262/Y (NOR2X2M)                          0.31      20.39 f
  U0_ALU/div_51/U261/Y (AOI2BB2X2M)                       0.45      20.84 f
  U0_ALU/div_51/U260/Y (OAI22X1M)                         0.92      21.76 r
  U0_ALU/div_51/U85/Y (OAI2B11X4M)                        0.66      22.42 f
  U0_ALU/div_51/U153/Y (CLKBUFX2M)                        0.79      23.21 f
  U0_ALU/div_51/U152/Y (INVX2M)                           0.83      24.04 r
  U0_ALU/div_51/U195/Y (AO21XLM)                          0.68      24.72 r
  U0_ALU/div_51/U151/Y (OAI31X2M)                         0.39      25.11 f
  U0_ALU/div_51/U150/Y (BUFX2M)                           0.51      25.62 f
  U0_ALU/div_51/U204/Y (AO21XLM)                          0.69      26.31 f
  U0_ALU/div_51/U203/Y (OAI21X3M)                         0.55      26.87 r
  U0_ALU/div_51/U158/Y (OAI21X1M)                         0.59      27.46 f
  U0_ALU/div_51/U209/Y (OAI2BB1X2M)                       0.76      28.22 r
  U0_ALU/div_51/U202/Y (AND2X2M)                          0.41      28.63 r
  U0_ALU/div_51/U201/Y (OAI22X4M)                         0.35      28.98 f
  U0_ALU/div_51/U216/Y (OAI2BB1X2M)                       0.46      29.44 f
  U0_ALU/div_51/U200/Y (OAI21X2M)                         0.51      29.94 r
  U0_ALU/div_51/U199/Y (NOR2X2M)                          0.42      30.37 f
  U0_ALU/div_51/U61/Y (OAI21X8M)                          0.87      31.24 r
  U0_ALU/div_51/U180/Y (INVX2M)                           0.52      31.76 f
  U0_ALU/div_51/U179/Y (OAI21X2M)                         0.62      32.39 r
  U0_ALU/div_51/U178/Y (OAI21X4M)                         0.45      32.84 f
  U0_ALU/div_51/U187/Y (OAI21X2M)                         0.57      33.41 r
  U0_ALU/div_51/U186/Y (OAI2BB1X2M)                       0.65      34.06 f
  U0_ALU/div_51/U271/Y (OAI2BB1X2M)                       0.54      34.59 f
  U0_ALU/div_51/U270/Y (OAI21X4M)                         0.42      35.02 r
  U0_ALU/div_51/U269/Y (OAI21X1M)                         0.56      35.58 f
  U0_ALU/div_51/U42/Y (OAI2BB1X4M)                        0.71      36.29 r
  U0_ALU/div_51/U218/Y (INVX2M)                           0.43      36.72 f
  U0_ALU/div_51/U206/Y (OAI21X2M)                         0.60      37.31 r
  U0_ALU/div_51/U205/Y (OAI21X4M)                         0.45      37.77 f
  U0_ALU/div_51/U265/Y (OAI21X2M)                         0.57      38.33 r
  U0_ALU/div_51/U264/Y (OAI2BB1X2M)                       0.53      38.87 f
  U0_ALU/div_51/U263/Y (OAI2BB1X2M)                       0.52      39.39 f
  U0_ALU/div_51/U33/Y (OAI211X8M)                         0.54      39.93 r
  U0_ALU/div_51/U214/Y (INVX4M)                           0.57      40.50 f
  U0_ALU/div_51/U185/Y (AOI2BB2X2M)                       0.57      41.07 r
  U0_ALU/div_51/U184/Y (NOR2X2M)                          0.27      41.35 f
  U0_ALU/div_51/U181/Y (OAI21X2M)                         0.88      42.22 r
  U0_ALU/div_51/U213/Y (OAI2BB1X2M)                       0.41      42.63 r
  U0_ALU/div_51/U211/Y (OAI221X1M)                        0.58      43.22 f
  U0_ALU/div_51/U210/Y (OAI2BB1X2M)                       0.82      44.04 r
  U0_ALU/div_51/U232/Y (OAI32X2M)                         0.41      44.45 f
  U0_ALU/div_51/U231/Y (AOI21X2M)                         0.55      44.99 r
  U0_ALU/div_51/U268/Y (OAI22X1M)                         0.52      45.52 f
  U0_ALU/div_51/U5/Y (OAI32X4M)                           0.63      46.14 r
  U0_ALU/div_51/U287/Y (AND2X2M)                          0.41      46.55 r
  U0_ALU/div_51/U286/Y (OAI22X2M)                         0.41      46.97 f
  U0_ALU/div_51/U285/Y (OAI2B11X1M)                       0.78      47.75 f
  U0_ALU/div_51/U167/Y (OAI21X1M)                         0.54      48.29 r
  U0_ALU/div_51/quotient[0] (ALU_DW_div_uns_0)            0.00      48.29 r
  U0_ALU/U208/Y (AOI222X2M)                               0.44      48.73 f
  U0_ALU/U205/Y (AOI31X2M)                                0.58      49.31 r
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      49.31 r
  data arrival time                                                 49.31

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.38      99.42
  data required time                                                99.42
  --------------------------------------------------------------------------
  data required time                                                99.42
  data arrival time                                                -49.31
  --------------------------------------------------------------------------
  slack (MET)                                                       50.11


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRQX1M)                0.67       0.67 f
  U0_RegFile/U331/Y (INVXLM)                              0.61       1.28 r
  U0_RegFile/U332/Y (INVX6M)                              0.62       1.89 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       1.89 f
  U0_ALU/B[7] (ALU)                                       0.00       1.89 f
  U0_ALU/div_51/b[7] (ALU_DW_div_uns_0)                   0.00       1.89 f
  U0_ALU/div_51/U289/Y (NOR3X4M)                          0.84       2.74 r
  U0_ALU/div_51/U233/Y (INVX2M)                           0.75       3.48 f
  U0_ALU/div_51/U288/Y (NOR4X4M)                          0.85       4.33 r
  U0_ALU/div_51/U234/Y (INVX2M)                           0.50       4.84 f
  U0_ALU/div_51/U162/Y (NOR2X2M)                          0.88       5.72 r
  U0_ALU/div_51/U188/Y (INVX2M)                           0.54       6.25 f
  U0_ALU/div_51/U177/Y (OAI21X4M)                         0.78       7.03 r
  U0_ALU/div_51/U219/Y (OAI21X2M)                         0.39       7.42 f
  U0_ALU/div_51/U275/Y (OAI2BB1X2M)                       0.55       7.97 r
  U0_ALU/div_51/U274/Y (NOR4X1M)                          0.40       8.37 f
  U0_ALU/div_51/U166/Y (AOI31X1M)                         0.80       9.17 r
  U0_ALU/div_51/U273/Y (OAI2B2X4M)                        0.52       9.70 f
  U0_ALU/div_51/U215/Y (INVX2M)                           0.71      10.40 r
  U0_ALU/div_51/U157/Y (OAI31X2M)                         0.38      10.78 f
  U0_ALU/div_51/U156/Y (BUFX2M)                           0.52      11.29 f
  U0_ALU/div_51/U174/Y (OAI2BB1XLM)                       0.82      12.11 f
  U0_ALU/div_51/U173/Y (OAI21X4M)                         0.58      12.69 r
  U0_ALU/div_51/U284/Y (OAI2BB1X2M)                       0.39      13.08 r
  U0_ALU/div_51/U283/Y (OAI21X2M)                         0.44      13.51 f
  U0_ALU/div_51/U282/Y (OAI21X1M)                         0.83      14.35 r
  U0_ALU/div_51/U280/Y (NAND3X4M)                         0.72      15.06 f
  U0_ALU/div_51/U217/Y (INVX2M)                           0.95      16.02 r
  U0_ALU/div_51/U197/Y (AO21XLM)                          0.68      16.70 r
  U0_ALU/div_51/U155/Y (OAI31X2M)                         0.39      17.09 f
  U0_ALU/div_51/U154/Y (BUFX2M)                           0.52      17.61 f
  U0_ALU/div_51/U176/Y (OAI2BB1XLM)                       0.82      18.42 f
  U0_ALU/div_51/U175/Y (OAI21X4M)                         0.58      19.00 r
  U0_ALU/div_51/U208/Y (OAI21X2M)                         0.39      19.39 f
  U0_ALU/div_51/U207/Y (OAI2BB1X2M)                       0.69      20.08 r
  U0_ALU/div_51/U262/Y (NOR2X2M)                          0.31      20.39 f
  U0_ALU/div_51/U261/Y (AOI2BB2X2M)                       0.45      20.84 f
  U0_ALU/div_51/U260/Y (OAI22X1M)                         0.92      21.76 r
  U0_ALU/div_51/U85/Y (OAI2B11X4M)                        0.66      22.42 f
  U0_ALU/div_51/U153/Y (CLKBUFX2M)                        0.79      23.21 f
  U0_ALU/div_51/U152/Y (INVX2M)                           0.83      24.04 r
  U0_ALU/div_51/U195/Y (AO21XLM)                          0.68      24.72 r
  U0_ALU/div_51/U151/Y (OAI31X2M)                         0.39      25.11 f
  U0_ALU/div_51/U150/Y (BUFX2M)                           0.51      25.62 f
  U0_ALU/div_51/U204/Y (AO21XLM)                          0.69      26.31 f
  U0_ALU/div_51/U203/Y (OAI21X3M)                         0.55      26.87 r
  U0_ALU/div_51/U158/Y (OAI21X1M)                         0.59      27.46 f
  U0_ALU/div_51/U209/Y (OAI2BB1X2M)                       0.76      28.22 r
  U0_ALU/div_51/U202/Y (AND2X2M)                          0.41      28.63 r
  U0_ALU/div_51/U201/Y (OAI22X4M)                         0.35      28.98 f
  U0_ALU/div_51/U216/Y (OAI2BB1X2M)                       0.46      29.44 f
  U0_ALU/div_51/U200/Y (OAI21X2M)                         0.51      29.94 r
  U0_ALU/div_51/U199/Y (NOR2X2M)                          0.42      30.37 f
  U0_ALU/div_51/U61/Y (OAI21X8M)                          0.87      31.24 r
  U0_ALU/div_51/U180/Y (INVX2M)                           0.52      31.76 f
  U0_ALU/div_51/U179/Y (OAI21X2M)                         0.62      32.39 r
  U0_ALU/div_51/U178/Y (OAI21X4M)                         0.45      32.84 f
  U0_ALU/div_51/U187/Y (OAI21X2M)                         0.57      33.41 r
  U0_ALU/div_51/U186/Y (OAI2BB1X2M)                       0.65      34.06 f
  U0_ALU/div_51/U271/Y (OAI2BB1X2M)                       0.54      34.59 f
  U0_ALU/div_51/U270/Y (OAI21X4M)                         0.42      35.02 r
  U0_ALU/div_51/U269/Y (OAI21X1M)                         0.56      35.58 f
  U0_ALU/div_51/U42/Y (OAI2BB1X4M)                        0.71      36.29 r
  U0_ALU/div_51/U218/Y (INVX2M)                           0.43      36.72 f
  U0_ALU/div_51/U206/Y (OAI21X2M)                         0.60      37.31 r
  U0_ALU/div_51/U205/Y (OAI21X4M)                         0.45      37.77 f
  U0_ALU/div_51/U265/Y (OAI21X2M)                         0.57      38.33 r
  U0_ALU/div_51/U264/Y (OAI2BB1X2M)                       0.53      38.87 f
  U0_ALU/div_51/U263/Y (OAI2BB1X2M)                       0.52      39.39 f
  U0_ALU/div_51/U33/Y (OAI211X8M)                         0.54      39.93 r
  U0_ALU/div_51/U214/Y (INVX4M)                           0.57      40.50 f
  U0_ALU/div_51/quotient[1] (ALU_DW_div_uns_0)            0.00      40.50 f
  U0_ALU/U173/Y (AOI222X2M)                               0.93      41.44 r
  U0_ALU/U170/Y (AOI31X2M)                                0.49      41.93 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      41.93 f
  data arrival time                                                 41.93

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -41.93
  --------------------------------------------------------------------------
  slack (MET)                                                       57.64


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRQX1M)                0.65       0.65 r
  U0_RegFile/U327/Y (INVXLM)                              0.47       1.13 f
  U0_RegFile/U328/Y (INVX6M)                              0.79       1.92 r
  U0_RegFile/REG1[1] (RegFile)                            0.00       1.92 r
  U0_ALU/B[1] (ALU)                                       0.00       1.92 r
  U0_ALU/div_51/b[1] (ALU_DW_div_uns_0)                   0.00       1.92 r
  U0_ALU/div_51/U290/Y (INVX2M)                           0.34       2.26 f
  U0_ALU/div_51/U168/Y (INVX4M)                           0.90       3.17 r
  U0_ALU/div_51/U230/Y (INVX4M)                           0.70       3.87 f
  U0_ALU/div_51/U272/Y (OAI22X4M)                         0.60       4.46 r
  U0_ALU/div_51/U162/Y (NOR2X2M)                          0.42       4.89 f
  U0_ALU/div_51/U188/Y (INVX2M)                           0.51       5.40 r
  U0_ALU/div_51/U177/Y (OAI21X4M)                         0.41       5.81 f
  U0_ALU/div_51/U219/Y (OAI21X2M)                         0.57       6.38 r
  U0_ALU/div_51/U275/Y (OAI2BB1X2M)                       0.50       6.89 f
  U0_ALU/div_51/U274/Y (NOR4X1M)                          1.01       7.90 r
  U0_ALU/div_51/U166/Y (AOI31X1M)                         0.52       8.42 f
  U0_ALU/div_51/U273/Y (OAI2B2X4M)                        0.88       9.30 r
  U0_ALU/div_51/U215/Y (INVX2M)                           0.62       9.93 f
  U0_ALU/div_51/U157/Y (OAI31X2M)                         0.83      10.76 r
  U0_ALU/div_51/U156/Y (BUFX2M)                           0.72      11.48 r
  U0_ALU/div_51/U174/Y (OAI2BB1XLM)                       0.66      12.14 r
  U0_ALU/div_51/U173/Y (OAI21X4M)                         0.47      12.61 f
  U0_ALU/div_51/U284/Y (OAI2BB1X2M)                       0.45      13.06 f
  U0_ALU/div_51/U283/Y (OAI21X2M)                         0.50      13.56 r
  U0_ALU/div_51/U282/Y (OAI21X1M)                         0.60      14.15 f
  U0_ALU/div_51/U280/Y (NAND3X4M)                         0.61      14.76 r
  U0_ALU/div_51/U217/Y (INVX2M)                           0.59      15.35 f
  U0_ALU/div_51/U197/Y (AO21XLM)                          0.74      16.09 f
  U0_ALU/div_51/U155/Y (OAI31X2M)                         0.35      16.44 r
  U0_ALU/div_51/U154/Y (BUFX2M)                           0.72      17.16 r
  U0_ALU/div_51/U176/Y (OAI2BB1XLM)                       0.66      17.82 r
  U0_ALU/div_51/U175/Y (OAI21X4M)                         0.47      18.29 f
  U0_ALU/div_51/U208/Y (OAI21X2M)                         0.57      18.86 r
  U0_ALU/div_51/U207/Y (OAI2BB1X2M)                       0.64      19.50 f
  U0_ALU/div_51/U262/Y (NOR2X2M)                          0.56      20.06 r
  U0_ALU/div_51/U261/Y (AOI2BB2X2M)                       0.95      21.01 r
  U0_ALU/div_51/U260/Y (OAI22X1M)                         0.62      21.63 f
  U0_ALU/div_51/U85/Y (OAI2B11X4M)                        0.52      22.15 r
  U0_ALU/div_51/U153/Y (CLKBUFX2M)                        0.72      22.87 r
  U0_ALU/div_51/U152/Y (INVX2M)                           0.55      23.42 f
  U0_ALU/div_51/U195/Y (AO21XLM)                          0.72      24.14 f
  U0_ALU/div_51/U151/Y (OAI31X2M)                         0.35      24.50 r
  U0_ALU/div_51/U150/Y (BUFX2M)                           0.70      25.19 r
  U0_ALU/div_51/U204/Y (AO21XLM)                          0.72      25.91 r
  U0_ALU/div_51/U203/Y (OAI21X3M)                         0.53      26.44 f
  U0_ALU/div_51/U158/Y (OAI21X1M)                         0.75      27.19 r
  U0_ALU/div_51/U209/Y (OAI2BB1X2M)                       0.70      27.90 f
  U0_ALU/div_51/U202/Y (AND2X2M)                          0.45      28.34 f
  U0_ALU/div_51/U201/Y (OAI22X4M)                         0.74      29.08 r
  U0_ALU/div_51/U216/Y (OAI2BB1X2M)                       0.39      29.47 r
  U0_ALU/div_51/U200/Y (OAI21X2M)                         0.44      29.91 f
  U0_ALU/div_51/U199/Y (NOR2X2M)                          0.65      30.56 r
  U0_ALU/div_51/U61/Y (OAI21X8M)                          0.46      31.02 f
  U0_ALU/div_51/quotient[2] (ALU_DW_div_uns_0)            0.00      31.02 f
  U0_ALU/U176/Y (AOI222X2M)                               0.94      31.96 r
  U0_ALU/U174/Y (AOI31X2M)                                0.49      32.45 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      32.45 f
  data arrival time                                                 32.45

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -32.45
  --------------------------------------------------------------------------
  slack (MET)                                                       67.11


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRQX1M)                0.67       0.67 f
  U0_RegFile/U331/Y (INVXLM)                              0.61       1.28 r
  U0_RegFile/U332/Y (INVX6M)                              0.62       1.89 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       1.89 f
  U0_ALU/B[7] (ALU)                                       0.00       1.89 f
  U0_ALU/div_51/b[7] (ALU_DW_div_uns_0)                   0.00       1.89 f
  U0_ALU/div_51/U289/Y (NOR3X4M)                          0.84       2.74 r
  U0_ALU/div_51/U233/Y (INVX2M)                           0.75       3.48 f
  U0_ALU/div_51/U288/Y (NOR4X4M)                          0.85       4.33 r
  U0_ALU/div_51/U234/Y (INVX2M)                           0.50       4.84 f
  U0_ALU/div_51/U162/Y (NOR2X2M)                          0.88       5.72 r
  U0_ALU/div_51/U188/Y (INVX2M)                           0.54       6.25 f
  U0_ALU/div_51/U177/Y (OAI21X4M)                         0.78       7.03 r
  U0_ALU/div_51/U219/Y (OAI21X2M)                         0.39       7.42 f
  U0_ALU/div_51/U275/Y (OAI2BB1X2M)                       0.55       7.97 r
  U0_ALU/div_51/U274/Y (NOR4X1M)                          0.40       8.37 f
  U0_ALU/div_51/U166/Y (AOI31X1M)                         0.80       9.17 r
  U0_ALU/div_51/U273/Y (OAI2B2X4M)                        0.52       9.70 f
  U0_ALU/div_51/U215/Y (INVX2M)                           0.71      10.40 r
  U0_ALU/div_51/U157/Y (OAI31X2M)                         0.38      10.78 f
  U0_ALU/div_51/U156/Y (BUFX2M)                           0.52      11.29 f
  U0_ALU/div_51/U174/Y (OAI2BB1XLM)                       0.82      12.11 f
  U0_ALU/div_51/U173/Y (OAI21X4M)                         0.58      12.69 r
  U0_ALU/div_51/U284/Y (OAI2BB1X2M)                       0.39      13.08 r
  U0_ALU/div_51/U283/Y (OAI21X2M)                         0.44      13.51 f
  U0_ALU/div_51/U282/Y (OAI21X1M)                         0.83      14.35 r
  U0_ALU/div_51/U280/Y (NAND3X4M)                         0.72      15.06 f
  U0_ALU/div_51/U217/Y (INVX2M)                           0.95      16.02 r
  U0_ALU/div_51/U197/Y (AO21XLM)                          0.68      16.70 r
  U0_ALU/div_51/U155/Y (OAI31X2M)                         0.39      17.09 f
  U0_ALU/div_51/U154/Y (BUFX2M)                           0.52      17.61 f
  U0_ALU/div_51/U176/Y (OAI2BB1XLM)                       0.82      18.42 f
  U0_ALU/div_51/U175/Y (OAI21X4M)                         0.58      19.00 r
  U0_ALU/div_51/U208/Y (OAI21X2M)                         0.39      19.39 f
  U0_ALU/div_51/U207/Y (OAI2BB1X2M)                       0.69      20.08 r
  U0_ALU/div_51/U262/Y (NOR2X2M)                          0.31      20.39 f
  U0_ALU/div_51/U261/Y (AOI2BB2X2M)                       0.45      20.84 f
  U0_ALU/div_51/U260/Y (OAI22X1M)                         0.92      21.76 r
  U0_ALU/div_51/U85/Y (OAI2B11X4M)                        0.66      22.42 f
  U0_ALU/div_51/U153/Y (CLKBUFX2M)                        0.79      23.21 f
  U0_ALU/div_51/U152/Y (INVX2M)                           0.83      24.04 r
  U0_ALU/div_51/quotient[3] (ALU_DW_div_uns_0)            0.00      24.04 r
  U0_ALU/U180/Y (AOI222X2M)                               0.43      24.47 f
  U0_ALU/U178/Y (AOI31X2M)                                0.58      25.05 r
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00      25.05 r
  data arrival time                                                 25.05

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.38      99.42
  data required time                                                99.42
  --------------------------------------------------------------------------
  data required time                                                99.42
  data arrival time                                                -25.05
  --------------------------------------------------------------------------
  slack (MET)                                                       74.37


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRQX1M)                0.67       0.67 f
  U0_RegFile/U331/Y (INVXLM)                              0.61       1.28 r
  U0_RegFile/U332/Y (INVX6M)                              0.62       1.89 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       1.89 f
  U0_ALU/B[7] (ALU)                                       0.00       1.89 f
  U0_ALU/div_51/b[7] (ALU_DW_div_uns_0)                   0.00       1.89 f
  U0_ALU/div_51/U289/Y (NOR3X4M)                          0.84       2.74 r
  U0_ALU/div_51/U233/Y (INVX2M)                           0.75       3.48 f
  U0_ALU/div_51/U288/Y (NOR4X4M)                          0.85       4.33 r
  U0_ALU/div_51/U234/Y (INVX2M)                           0.50       4.84 f
  U0_ALU/div_51/U162/Y (NOR2X2M)                          0.88       5.72 r
  U0_ALU/div_51/U188/Y (INVX2M)                           0.54       6.25 f
  U0_ALU/div_51/U177/Y (OAI21X4M)                         0.78       7.03 r
  U0_ALU/div_51/U219/Y (OAI21X2M)                         0.39       7.42 f
  U0_ALU/div_51/U275/Y (OAI2BB1X2M)                       0.55       7.97 r
  U0_ALU/div_51/U274/Y (NOR4X1M)                          0.40       8.37 f
  U0_ALU/div_51/U166/Y (AOI31X1M)                         0.80       9.17 r
  U0_ALU/div_51/U273/Y (OAI2B2X4M)                        0.52       9.70 f
  U0_ALU/div_51/U215/Y (INVX2M)                           0.71      10.40 r
  U0_ALU/div_51/U157/Y (OAI31X2M)                         0.38      10.78 f
  U0_ALU/div_51/U156/Y (BUFX2M)                           0.52      11.29 f
  U0_ALU/div_51/U174/Y (OAI2BB1XLM)                       0.82      12.11 f
  U0_ALU/div_51/U173/Y (OAI21X4M)                         0.58      12.69 r
  U0_ALU/div_51/U284/Y (OAI2BB1X2M)                       0.39      13.08 r
  U0_ALU/div_51/U283/Y (OAI21X2M)                         0.44      13.51 f
  U0_ALU/div_51/U282/Y (OAI21X1M)                         0.83      14.35 r
  U0_ALU/div_51/U280/Y (NAND3X4M)                         0.72      15.06 f
  U0_ALU/div_51/U217/Y (INVX2M)                           0.95      16.02 r
  U0_ALU/div_51/quotient[4] (ALU_DW_div_uns_0)            0.00      16.02 r
  U0_ALU/U168/Y (AOI222X2M)                               0.47      16.49 f
  U0_ALU/U166/Y (AOI31X2M)                                0.58      17.07 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00      17.07 r
  data arrival time                                                 17.07

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.38      99.42
  data required time                                                99.42
  --------------------------------------------------------------------------
  data required time                                                99.42
  data arrival time                                                -17.07
  --------------------------------------------------------------------------
  slack (MET)                                                       82.35


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.87       0.87 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.87 r
  U0_ALU/A[0] (ALU)                                       0.00       0.87 r
  U0_ALU/U254/Y (INVX2M)                                  0.47       1.34 f
  U0_ALU/U194/Y (INVX4M)                                  0.85       2.19 r
  U0_ALU/mult_48/A[0] (ALU_DW02_mult_0)                   0.00       2.19 r
  U0_ALU/mult_48/U133/Y (INVX2M)                          0.74       2.93 f
  U0_ALU/mult_48/U119/Y (NOR2X2M)                         0.89       3.82 r
  U0_ALU/mult_48/U136/Y (NAND2X2M)                        0.80       4.62 f
  U0_ALU/mult_48/U202/Y (NAND2X2M)                        0.81       5.43 r
  U0_ALU/mult_48/U148/Y (AO21XLM)                         0.74       6.17 r
  U0_ALU/mult_48/U147/Y (OAI21X4M)                        0.48       6.65 f
  U0_ALU/mult_48/U149/Y (XNOR3X2M)                        0.87       7.52 f
  U0_ALU/mult_48/U127/Y (NOR2X2M)                         0.51       8.03 r
  U0_ALU/mult_48/U126/Y (AOI2BB2X2M)                      0.95       8.98 r
  U0_ALU/mult_48/U125/Y (XOR3X2M)                         0.99       9.96 r
  U0_ALU/mult_48/U201/Y (NAND2X2M)                        0.38      10.35 f
  U0_ALU/mult_48/U200/Y (AOI2BB2X2M)                      0.53      10.88 r
  U0_ALU/mult_48/U198/Y (CLKXOR2X2M)                      0.61      11.48 f
  U0_ALU/mult_48/U207/Y (XOR3XLM)                         0.72      12.20 r
  U0_ALU/mult_48/U204/Y (XOR3XLM)                         0.92      13.12 r
  U0_ALU/mult_48/PRODUCT[7] (ALU_DW02_mult_0)             0.00      13.12 r
  U0_ALU/U211/Y (AOI22X1M)                                0.54      13.66 f
  U0_ALU/U209/Y (AOI31X2M)                                0.58      14.24 r
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00      14.24 r
  data arrival time                                                 14.24

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.38      99.42
  data required time                                                99.42
  --------------------------------------------------------------------------
  data required time                                                99.42
  data arrival time                                                -14.24
  --------------------------------------------------------------------------
  slack (MET)                                                       85.18


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.87       0.87 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.87 r
  U0_ALU/A[0] (ALU)                                       0.00       0.87 r
  U0_ALU/U254/Y (INVX2M)                                  0.47       1.34 f
  U0_ALU/U194/Y (INVX4M)                                  0.85       2.19 r
  U0_ALU/mult_48/A[0] (ALU_DW02_mult_0)                   0.00       2.19 r
  U0_ALU/mult_48/U133/Y (INVX2M)                          0.74       2.93 f
  U0_ALU/mult_48/U119/Y (NOR2X2M)                         0.89       3.82 r
  U0_ALU/mult_48/U136/Y (NAND2X2M)                        0.80       4.62 f
  U0_ALU/mult_48/U202/Y (NAND2X2M)                        0.81       5.43 r
  U0_ALU/mult_48/U148/Y (AO21XLM)                         0.74       6.17 r
  U0_ALU/mult_48/U147/Y (OAI21X4M)                        0.48       6.65 f
  U0_ALU/mult_48/U149/Y (XNOR3X2M)                        0.87       7.52 f
  U0_ALU/mult_48/U127/Y (NOR2X2M)                         0.51       8.03 r
  U0_ALU/mult_48/U126/Y (AOI2BB2X2M)                      0.95       8.98 r
  U0_ALU/mult_48/U125/Y (XOR3X2M)                         0.89       9.87 f
  U0_ALU/mult_48/U184/Y (XOR3XLM)                         0.75      10.62 r
  U0_ALU/mult_48/PRODUCT[6] (ALU_DW02_mult_0)             0.00      10.62 r
  U0_ALU/U216/Y (AOI22X1M)                                0.54      11.16 f
  U0_ALU/U215/Y (AOI31X2M)                                0.58      11.74 r
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00      11.74 r
  data arrival time                                                 11.74

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.38      99.42
  data required time                                                99.42
  --------------------------------------------------------------------------
  data required time                                                99.42
  data arrival time                                                -11.74
  --------------------------------------------------------------------------
  slack (MET)                                                       87.68


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRQX1M)                0.67       0.67 f
  U0_RegFile/U331/Y (INVXLM)                              0.61       1.28 r
  U0_RegFile/U332/Y (INVX6M)                              0.62       1.89 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       1.89 f
  U0_ALU/B[7] (ALU)                                       0.00       1.89 f
  U0_ALU/div_51/b[7] (ALU_DW_div_uns_0)                   0.00       1.89 f
  U0_ALU/div_51/U289/Y (NOR3X4M)                          0.84       2.74 r
  U0_ALU/div_51/U233/Y (INVX2M)                           0.75       3.48 f
  U0_ALU/div_51/U288/Y (NOR4X4M)                          0.85       4.33 r
  U0_ALU/div_51/U234/Y (INVX2M)                           0.50       4.84 f
  U0_ALU/div_51/U162/Y (NOR2X2M)                          0.88       5.72 r
  U0_ALU/div_51/U188/Y (INVX2M)                           0.54       6.25 f
  U0_ALU/div_51/U177/Y (OAI21X4M)                         0.78       7.03 r
  U0_ALU/div_51/U219/Y (OAI21X2M)                         0.39       7.42 f
  U0_ALU/div_51/U275/Y (OAI2BB1X2M)                       0.55       7.97 r
  U0_ALU/div_51/U274/Y (NOR4X1M)                          0.40       8.37 f
  U0_ALU/div_51/U166/Y (AOI31X1M)                         0.80       9.17 r
  U0_ALU/div_51/U273/Y (OAI2B2X4M)                        0.52       9.70 f
  U0_ALU/div_51/quotient[5] (ALU_DW_div_uns_0)            0.00       9.70 f
  U0_ALU/U165/Y (AOI221X2M)                               0.89      10.59 r
  U0_ALU/U163/Y (AOI21X2M)                                0.39      10.98 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00      10.98 f
  data arrival time                                                 10.98

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -10.98
  --------------------------------------------------------------------------
  slack (MET)                                                       88.60


  Startpoint: CLKG_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_CLK_GATE/Latch_Out_reg
            (negative level-sensitive latch clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  CLKG_EN (in)                                            0.00      20.00 r
  U0_CLK_GATE/CLK_EN (CLK_GATE)                           0.00      20.00 r
  U0_CLK_GATE/Latch_Out_reg/D (TLATNX2M)                  0.00      20.00 r
  data arrival time                                                 20.00

  clock MASTER_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U0_CLK_GATE/Latch_Out_reg/GN (TLATNX2M)                 0.00      50.00 f
  time borrowed from endpoint                             0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -20.00
  --------------------------------------------------------------------------
  slack (MET)                                                       30.00

  Time Borrowing Information
  --------------------------------------------------------------
  MASTER_CLK nominal pulse width                         50.00   
  library setup time                                     -0.07   
  --------------------------------------------------------------
  max time borrow                                        49.93   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: ALU_FUN[2] (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  ALU_FUN[2] (in)                                         0.11      20.11 f
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00      20.11 f
  U0_ALU/U141/Y (CLKBUFX6M)                               0.73      20.84 f
  U0_ALU/U159/Y (NOR3X2M)                                 0.88      21.72 r
  U0_ALU/U158/Y (CLKBUFX6M)                               0.89      22.61 r
  U0_ALU/U1/Y (NOR2BX12M)                                 0.74      23.35 r
  U0_ALU/r89/ADD_SUB (ALU_DW01_addsub_0)                  0.00      23.35 r
  U0_ALU/r89/U45/Y (XNOR2X4M)                             0.70      24.05 r
  U0_ALU/r89/U30/Y (OAI2BB1X2M)                           0.43      24.47 r
  U0_ALU/r89/U29/Y (OAI21X4M)                             0.36      24.83 f
  U0_ALU/r89/U36/Y (OR2X2M)                               0.37      25.20 f
  U0_ALU/r89/U35/Y (AO22X2M)                              0.64      25.84 f
  U0_ALU/r89/U32/Y (OAI21X2M)                             0.56      26.40 r
  U0_ALU/r89/U31/Y (OAI2BB1X2M)                           0.64      27.04 f
  U0_ALU/r89/U34/Y (OR2X2M)                               0.41      27.46 f
  U0_ALU/r89/U33/Y (AO22X2M)                              0.64      28.10 f
  U0_ALU/r89/U38/Y (OR2X2M)                               0.36      28.46 f
  U0_ALU/r89/U37/Y (AO22X2M)                              0.64      29.10 f
  U0_ALU/r89/U49/Y (OAI21X2M)                             0.56      29.67 r
  U0_ALU/r89/U48/Y (OAI2BB1X2M)                           0.33      30.00 f
  U0_ALU/r89/U46/Y (XOR3XLM)                              0.64      30.64 f
  U0_ALU/r89/SUM[7] (ALU_DW01_addsub_0)                   0.00      30.64 f
  U0_ALU/U212/Y (AOI221X2M)                               0.89      31.53 r
  U0_ALU/U209/Y (AOI31X2M)                                0.44      31.98 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00      31.98 f
  data arrival time                                                 31.98

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -31.98
  --------------------------------------------------------------------------
  slack (MET)                                                       67.59


  Startpoint: ALU_FUN[2] (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  ALU_FUN[2] (in)                                         0.11      20.11 f
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00      20.11 f
  U0_ALU/U141/Y (CLKBUFX6M)                               0.73      20.84 f
  U0_ALU/U159/Y (NOR3X2M)                                 0.88      21.72 r
  U0_ALU/U158/Y (CLKBUFX6M)                               0.89      22.61 r
  U0_ALU/U1/Y (NOR2BX12M)                                 0.74      23.35 r
  U0_ALU/r89/ADD_SUB (ALU_DW01_addsub_0)                  0.00      23.35 r
  U0_ALU/r89/U45/Y (XNOR2X4M)                             0.70      24.05 r
  U0_ALU/r89/U30/Y (OAI2BB1X2M)                           0.43      24.47 r
  U0_ALU/r89/U29/Y (OAI21X4M)                             0.36      24.83 f
  U0_ALU/r89/U36/Y (OR2X2M)                               0.37      25.20 f
  U0_ALU/r89/U35/Y (AO22X2M)                              0.64      25.84 f
  U0_ALU/r89/U32/Y (OAI21X2M)                             0.56      26.40 r
  U0_ALU/r89/U31/Y (OAI2BB1X2M)                           0.64      27.04 f
  U0_ALU/r89/U34/Y (OR2X2M)                               0.41      27.46 f
  U0_ALU/r89/U33/Y (AO22X2M)                              0.64      28.10 f
  U0_ALU/r89/U38/Y (OR2X2M)                               0.36      28.46 f
  U0_ALU/r89/U37/Y (AO22X2M)                              0.64      29.10 f
  U0_ALU/r89/U39/Y (XOR3XLM)                              0.67      29.78 f
  U0_ALU/r89/SUM[6] (ALU_DW01_addsub_0)                   0.00      29.78 f
  U0_ALU/U218/Y (AOI221X2M)                               0.89      30.67 r
  U0_ALU/U215/Y (AOI31X2M)                                0.44      31.12 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00      31.12 f
  data arrival time                                                 31.12

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -31.12
  --------------------------------------------------------------------------
  slack (MET)                                                       68.45


  Startpoint: ALU_FUN[2] (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  ALU_FUN[2] (in)                                         0.11      20.11 f
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00      20.11 f
  U0_ALU/U141/Y (CLKBUFX6M)                               0.73      20.84 f
  U0_ALU/U159/Y (NOR3X2M)                                 0.88      21.72 r
  U0_ALU/U158/Y (CLKBUFX6M)                               0.89      22.61 r
  U0_ALU/U1/Y (NOR2BX12M)                                 0.74      23.35 r
  U0_ALU/r89/ADD_SUB (ALU_DW01_addsub_0)                  0.00      23.35 r
  U0_ALU/r89/U45/Y (XNOR2X4M)                             0.70      24.05 r
  U0_ALU/r89/U30/Y (OAI2BB1X2M)                           0.43      24.47 r
  U0_ALU/r89/U29/Y (OAI21X4M)                             0.36      24.83 f
  U0_ALU/r89/U36/Y (OR2X2M)                               0.37      25.20 f
  U0_ALU/r89/U35/Y (AO22X2M)                              0.64      25.84 f
  U0_ALU/r89/U32/Y (OAI21X2M)                             0.56      26.40 r
  U0_ALU/r89/U31/Y (OAI2BB1X2M)                           0.64      27.04 f
  U0_ALU/r89/U34/Y (OR2X2M)                               0.41      27.46 f
  U0_ALU/r89/U33/Y (AO22X2M)                              0.64      28.10 f
  U0_ALU/r89/U40/Y (XOR3XLM)                              0.67      28.77 f
  U0_ALU/r89/SUM[5] (ALU_DW01_addsub_0)                   0.00      28.77 f
  U0_ALU/U165/Y (AOI221X2M)                               0.86      29.63 r
  U0_ALU/U163/Y (AOI21X2M)                                0.39      30.02 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00      30.02 f
  data arrival time                                                 30.02

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -30.02
  --------------------------------------------------------------------------
  slack (MET)                                                       69.56


  Startpoint: ALU_FUN[2] (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  ALU_FUN[2] (in)                                         0.11      20.11 f
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00      20.11 f
  U0_ALU/U141/Y (CLKBUFX6M)                               0.73      20.84 f
  U0_ALU/U159/Y (NOR3X2M)                                 0.88      21.72 r
  U0_ALU/U158/Y (CLKBUFX6M)                               0.89      22.61 r
  U0_ALU/U1/Y (NOR2BX12M)                                 0.74      23.35 r
  U0_ALU/r89/ADD_SUB (ALU_DW01_addsub_0)                  0.00      23.35 r
  U0_ALU/r89/U45/Y (XNOR2X4M)                             0.70      24.05 r
  U0_ALU/r89/U30/Y (OAI2BB1X2M)                           0.43      24.47 r
  U0_ALU/r89/U29/Y (OAI21X4M)                             0.36      24.83 f
  U0_ALU/r89/U36/Y (OR2X2M)                               0.37      25.20 f
  U0_ALU/r89/U35/Y (AO22X2M)                              0.64      25.84 f
  U0_ALU/r89/U32/Y (OAI21X2M)                             0.56      26.40 r
  U0_ALU/r89/U31/Y (OAI2BB1X2M)                           0.64      27.04 f
  U0_ALU/r89/U41/Y (XOR3XLM)                              0.75      27.79 f
  U0_ALU/r89/SUM[4] (ALU_DW01_addsub_0)                   0.00      27.79 f
  U0_ALU/U169/Y (AOI221X2M)                               0.89      28.69 r
  U0_ALU/U166/Y (AOI31X2M)                                0.44      29.13 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00      29.13 f
  data arrival time                                                 29.13

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -29.13
  --------------------------------------------------------------------------
  slack (MET)                                                       70.43


  Startpoint: ALU_FUN[2] (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  ALU_FUN[2] (in)                                         0.11      20.11 f
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00      20.11 f
  U0_ALU/U141/Y (CLKBUFX6M)                               0.73      20.84 f
  U0_ALU/U159/Y (NOR3X2M)                                 0.88      21.72 r
  U0_ALU/U158/Y (CLKBUFX6M)                               0.89      22.61 r
  U0_ALU/U1/Y (NOR2BX12M)                                 0.74      23.35 r
  U0_ALU/r89/ADD_SUB (ALU_DW01_addsub_0)                  0.00      23.35 r
  U0_ALU/r89/U45/Y (XNOR2X4M)                             0.70      24.05 r
  U0_ALU/r89/U30/Y (OAI2BB1X2M)                           0.43      24.47 r
  U0_ALU/r89/U29/Y (OAI21X4M)                             0.36      24.83 f
  U0_ALU/r89/U36/Y (OR2X2M)                               0.37      25.20 f
  U0_ALU/r89/U35/Y (AO22X2M)                              0.64      25.84 f
  U0_ALU/r89/U43/Y (XOR3XLM)                              0.67      26.51 f
  U0_ALU/r89/SUM[3] (ALU_DW01_addsub_0)                   0.00      26.51 f
  U0_ALU/U181/Y (AOI221X2M)                               0.89      27.41 r
  U0_ALU/U178/Y (AOI31X2M)                                0.44      27.85 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00      27.85 f
  data arrival time                                                 27.85

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -27.85
  --------------------------------------------------------------------------
  slack (MET)                                                       71.71


  Startpoint: ALU_FUN[2] (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  ALU_FUN[2] (in)                                         0.11      20.11 f
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00      20.11 f
  U0_ALU/U141/Y (CLKBUFX6M)                               0.73      20.84 f
  U0_ALU/U159/Y (NOR3X2M)                                 0.88      21.72 r
  U0_ALU/U158/Y (CLKBUFX6M)                               0.89      22.61 r
  U0_ALU/U1/Y (NOR2BX12M)                                 0.74      23.35 r
  U0_ALU/r89/ADD_SUB (ALU_DW01_addsub_0)                  0.00      23.35 r
  U0_ALU/r89/U45/Y (XNOR2X4M)                             0.70      24.05 r
  U0_ALU/r89/U30/Y (OAI2BB1X2M)                           0.43      24.47 r
  U0_ALU/r89/U29/Y (OAI21X4M)                             0.36      24.83 f
  U0_ALU/r89/U44/Y (XOR3XLM)                              0.68      25.51 f
  U0_ALU/r89/SUM[2] (ALU_DW01_addsub_0)                   0.00      25.51 f
  U0_ALU/U177/Y (AOI221X2M)                               0.89      26.40 r
  U0_ALU/U174/Y (AOI31X2M)                                0.44      26.85 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      26.85 f
  data arrival time                                                 26.85

  clock CLK_GATED (rise edge)                           100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -26.85
  --------------------------------------------------------------------------
  slack (MET)                                                       72.72


  Startpoint: ALU_FUN[1] (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  ALU_FUN[1] (in)                          0.18      20.18 r
  U2/Y (BUFX4M)                            0.78      20.96 r
  U0_ALU/ALU_FUN[1] (ALU)                  0.00      20.96 r
  U0_ALU/U182/Y (INVX4M)                   0.54      21.50 f
  U0_ALU/U127/Y (NAND3X2M)                 0.80      22.30 r
  U0_ALU/U133/Y (OAI22X1M)                 0.61      22.91 f
  U0_ALU/U132/Y (BUFX4M)                   0.62      23.52 f
  U0_ALU/U239/Y (AOI221X2M)                0.88      24.41 r
  U0_ALU/U238/Y (OAI221X1M)                0.77      25.18 f
  U0_ALU/U172/Y (AOI221X2M)                0.94      26.12 r
  U0_ALU/U170/Y (AOI31X2M)                 0.44      26.56 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)       0.00      26.56 f
  data arrival time                                  26.56

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)      0.00      99.80 r
  library setup time                      -0.23      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                 -26.56
  -----------------------------------------------------------
  slack (MET)                                        73.01


  Startpoint: ALU_FUN[1] (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  ALU_FUN[1] (in)                          0.18      20.18 r
  U2/Y (BUFX4M)                            0.78      20.96 r
  U0_ALU/ALU_FUN[1] (ALU)                  0.00      20.96 r
  U0_ALU/U182/Y (INVX4M)                   0.54      21.50 f
  U0_ALU/U127/Y (NAND3X2M)                 0.80      22.30 r
  U0_ALU/U133/Y (OAI22X1M)                 0.61      22.91 f
  U0_ALU/U132/Y (BUFX4M)                   0.62      23.52 f
  U0_ALU/U243/Y (AOI221X2M)                0.89      24.41 r
  U0_ALU/U241/Y (OAI211X1M)                0.67      25.08 f
  U0_ALU/U207/Y (AOI221X2M)                0.92      26.00 r
  U0_ALU/U205/Y (AOI31X2M)                 0.44      26.44 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)       0.00      26.44 f
  data arrival time                                  26.44

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)      0.00      99.80 r
  library setup time                      -0.23      99.57
  data required time                                 99.57
  -----------------------------------------------------------
  data required time                                 99.57
  data arrival time                                 -26.44
  -----------------------------------------------------------
  slack (MET)                                        73.12


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  CLKDIV_EN (in)                           0.19      20.19 r
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.19 r
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.54      20.72 f
  U0_ClkDiv/U52/Y (INVX4M)                 0.93      21.65 r
  U0_ClkDiv/U64/Y (OAI21X2M)               0.45      22.10 f
  U0_ClkDiv/U63/Y (XNOR2X2M)               0.48      22.58 r
  U0_ClkDiv/div_clk_reg/D (DFFRX1M)        0.00      22.58 r
  data arrival time                                  22.58

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  U0_ClkDiv/div_clk_reg/CK (DFFRX1M)       0.00     100.00 r
  library setup time                      -0.34      99.66
  data required time                                 99.66
  -----------------------------------------------------------
  data required time                                 99.66
  data arrival time                                 -22.58
  -----------------------------------------------------------
  slack (MET)                                        77.08


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  CLKDIV_EN (in)                                          0.19      20.19 r
  U0_ClkDiv/i_clk_en (ClkDiv)                             0.00      20.19 r
  U0_ClkDiv/U15/Y (OAI2BB1X4M)                            0.54      20.72 f
  U0_ClkDiv/U52/Y (INVX4M)                                0.93      21.65 r
  U0_ClkDiv/U54/Y (NAND2X2M)                              0.38      22.04 f
  U0_ClkDiv/U53/Y (CLKXOR2X2M)                            0.51      22.55 r
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSX2M)                  0.00      22.55 r
  data arrival time                                                 22.55

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSX2M)                 0.00     100.00 r
  library setup time                                     -0.22      99.78
  data required time                                                99.78
  --------------------------------------------------------------------------
  data required time                                                99.78
  data arrival time                                                -22.55
  --------------------------------------------------------------------------
  slack (MET)                                                       77.23


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  CLKDIV_EN (in)                           0.19      20.19 r
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.19 r
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.54      20.72 f
  U0_ClkDiv/U9/Y (NOR3X12M)                0.98      21.70 r
  U0_ClkDiv/U65/Y (AO22XLM)                0.67      22.37 r
  U0_ClkDiv/count_reg[1]/D (DFFRQX4M)      0.00      22.37 r
  data arrival time                                  22.37

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX4M)     0.00     100.00 r
  library setup time                      -0.39      99.61
  data required time                                 99.61
  -----------------------------------------------------------
  data required time                                 99.61
  data arrival time                                 -22.37
  -----------------------------------------------------------
  slack (MET)                                        77.24


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  CLKDIV_EN (in)                           0.19      20.19 r
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.19 r
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.54      20.72 f
  U0_ClkDiv/U9/Y (NOR3X12M)                0.98      21.70 r
  U0_ClkDiv/U66/Y (AO22XLM)                0.67      22.37 r
  U0_ClkDiv/count_reg[0]/D (DFFRQX4M)      0.00      22.37 r
  data arrival time                                  22.37

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX4M)     0.00     100.00 r
  library setup time                      -0.39      99.61
  data required time                                 99.61
  -----------------------------------------------------------
  data required time                                 99.61
  data arrival time                                 -22.37
  -----------------------------------------------------------
  slack (MET)                                        77.24


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  CLKDIV_EN (in)                           0.19      20.19 r
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.19 r
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.54      20.72 f
  U0_ClkDiv/U9/Y (NOR3X12M)                0.98      21.70 r
  U0_ClkDiv/U62/Y (OAI2BB2X1M)             0.49      22.19 r
  U0_ClkDiv/count_reg[5]/D (DFFRX1M)       0.00      22.19 r
  data arrival time                                  22.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  U0_ClkDiv/count_reg[5]/CK (DFFRX1M)      0.00     100.00 r
  library setup time                      -0.36      99.64
  data required time                                 99.64
  -----------------------------------------------------------
  data required time                                 99.64
  data arrival time                                 -22.19
  -----------------------------------------------------------
  slack (MET)                                        77.45


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  CLKDIV_EN (in)                           0.19      20.19 r
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.19 r
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.54      20.72 f
  U0_ClkDiv/U9/Y (NOR3X12M)                0.98      21.70 r
  U0_ClkDiv/U61/Y (OAI2BB2X1M)             0.49      22.19 r
  U0_ClkDiv/count_reg[3]/D (DFFRX1M)       0.00      22.19 r
  data arrival time                                  22.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  U0_ClkDiv/count_reg[3]/CK (DFFRX1M)      0.00     100.00 r
  library setup time                      -0.36      99.64
  data required time                                 99.64
  -----------------------------------------------------------
  data required time                                 99.64
  data arrival time                                 -22.19
  -----------------------------------------------------------
  slack (MET)                                        77.45


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  CLKDIV_EN (in)                           0.19      20.19 r
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.19 r
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.54      20.72 f
  U0_ClkDiv/U9/Y (NOR3X12M)                0.98      21.70 r
  U0_ClkDiv/U60/Y (OAI2BB2X1M)             0.49      22.19 r
  U0_ClkDiv/count_reg[4]/D (DFFRX2M)       0.00      22.19 r
  data arrival time                                  22.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  U0_ClkDiv/count_reg[4]/CK (DFFRX2M)      0.00     100.00 r
  library setup time                      -0.36      99.64
  data required time                                 99.64
  -----------------------------------------------------------
  data required time                                 99.64
  data arrival time                                 -22.19
  -----------------------------------------------------------
  slack (MET)                                        77.45


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  CLKDIV_EN (in)                           0.19      20.19 r
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.19 r
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.54      20.72 f
  U0_ClkDiv/U9/Y (NOR3X12M)                0.98      21.70 r
  U0_ClkDiv/U59/Y (OAI2BB2X1M)             0.49      22.19 r
  U0_ClkDiv/count_reg[2]/D (DFFRX2M)       0.00      22.19 r
  data arrival time                                  22.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  U0_ClkDiv/count_reg[2]/CK (DFFRX2M)      0.00     100.00 r
  library setup time                      -0.36      99.64
  data required time                                 99.64
  -----------------------------------------------------------
  data required time                                 99.64
  data arrival time                                 -22.19
  -----------------------------------------------------------
  slack (MET)                                        77.45


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  CLKDIV_EN (in)                           0.19      20.19 r
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.19 r
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.54      20.72 f
  U0_ClkDiv/U9/Y (NOR3X12M)                0.98      21.70 r
  U0_ClkDiv/U58/Y (OAI2BB2X1M)             0.49      22.19 r
  U0_ClkDiv/count_reg[6]/D (DFFRX2M)       0.00      22.19 r
  data arrival time                                  22.19

  clock MASTER_CLK (rise edge)           100.00     100.00
  clock network delay (ideal)              0.00     100.00
  U0_ClkDiv/count_reg[6]/CK (DFFRX2M)      0.00     100.00 r
  library setup time                      -0.36      99.64
  data required time                                 99.64
  -----------------------------------------------------------
  data required time                                 99.64
  data arrival time                                 -22.19
  -----------------------------------------------------------
  slack (MET)                                        77.45


  Startpoint: ALU_Enable (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  ALU_Enable (in)                          0.36      20.36 r
  U0_ALU/Enable (ALU)                      0.00      20.36 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)        0.00      20.36 r
  data arrival time                                  20.36

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)       0.00      99.80 r
  library setup time                      -0.37      99.43
  data required time                                 99.43
  -----------------------------------------------------------
  data required time                                 99.43
  data arrival time                                 -20.36
  -----------------------------------------------------------
  slack (MET)                                        79.07


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U402/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U401/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U377/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U471/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[14][7]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U402/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U401/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U377/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U470/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[14][6]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U402/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U401/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U377/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U469/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[14][5]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U402/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U401/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U377/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U468/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[14][4]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U402/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U401/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U377/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U467/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[14][3]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U402/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U401/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U377/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U466/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[14][2]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U402/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U401/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U377/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U465/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[14][1]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U402/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U401/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U377/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U464/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[14][0]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[14][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U408/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U407/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U375/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U455/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[8][7]/D (DFFRQX1M)                0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][7]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U408/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U407/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U375/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U454/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[8][6]/D (DFFRQX1M)                0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][6]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U408/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U407/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U375/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U453/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[8][5]/D (DFFRQX1M)                0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][5]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U408/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U407/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U375/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U452/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[8][4]/D (DFFRQX1M)                0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][4]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U408/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U407/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U375/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U451/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[8][3]/D (DFFRQX1M)                0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][3]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U408/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U407/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U375/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U450/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[8][2]/D (DFFRQX1M)                0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][2]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U408/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U407/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U375/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U449/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[8][1]/D (DFFRQX1M)                0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][1]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U408/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U407/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U375/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U448/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[8][0]/D (DFFRQX1M)                0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[8][0]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U406/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U405/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U379/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U487/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[12][7]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U406/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U405/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U379/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U486/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[12][6]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U406/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U405/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U379/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U485/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[12][5]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U406/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U405/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U379/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U484/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[12][4]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U406/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U405/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U379/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U483/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[12][3]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U406/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U405/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U379/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U482/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[12][2]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U406/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U405/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U379/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U481/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[12][1]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U406/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U405/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U379/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U480/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[12][0]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[12][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U404/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U403/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U374/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U447/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[10][7]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U404/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U403/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U374/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U446/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[10][6]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U404/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U403/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U374/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U445/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[10][5]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U404/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U403/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U374/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U444/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[10][4]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U404/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U403/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U374/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U443/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[10][3]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U404/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U403/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U374/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U442/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[10][2]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U404/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U403/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U374/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U441/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[10][1]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U489/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U399/Y (CLKBUFX8M)                           1.04      42.60 f
  U0_RegFile/U358/Y (NOR2BX4M)                            1.08      43.68 r
  U0_RegFile/U404/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U403/Y (CLKBUFX6M)                           0.78      44.91 f
  U0_RegFile/U374/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U440/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[10][0]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[10][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.10


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U412/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U411/Y (CLKBUFX6M)                           0.78      44.90 f
  U0_RegFile/U378/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U479/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[15][5]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.11


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U412/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U411/Y (CLKBUFX6M)                           0.78      44.90 f
  U0_RegFile/U378/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U478/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[15][2]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.11


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U412/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U411/Y (CLKBUFX6M)                           0.78      44.90 f
  U0_RegFile/U378/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U477/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[15][0]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.11


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U412/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U411/Y (CLKBUFX6M)                           0.78      44.90 f
  U0_RegFile/U378/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U476/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[15][7]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.11


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U412/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U411/Y (CLKBUFX6M)                           0.78      44.90 f
  U0_RegFile/U378/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U475/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[15][6]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.11


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U412/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U411/Y (CLKBUFX6M)                           0.78      44.90 f
  U0_RegFile/U378/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U474/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[15][4]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.11


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U412/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U411/Y (CLKBUFX6M)                           0.78      44.90 f
  U0_RegFile/U378/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U473/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[15][3]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.11


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U412/Y (NAND2X2M)                            0.45      44.12 f
  U0_RegFile/U411/Y (CLKBUFX6M)                           0.78      44.90 f
  U0_RegFile/U378/Y (INVX4M)                              0.99      45.89 r
  U0_RegFile/U472/Y (OAI22X1M)                            0.58      46.47 f
  U0_RegFile/regArr_reg[15][1]/D (DFFRQX1M)               0.00      46.47 f
  data arrival time                                                 46.47

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[15][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.47
  --------------------------------------------------------------------------
  slack (MET)                                                      153.11


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U429/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U428/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U380/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U516/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[11][7]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U429/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U428/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U380/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U515/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[11][6]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U429/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U428/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U380/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U514/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[11][5]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U429/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U428/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U380/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U513/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[11][4]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U429/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U428/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U380/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U512/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[11][3]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U429/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U428/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U380/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U511/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[11][2]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U429/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U428/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U380/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U510/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[11][1]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U429/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U428/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U380/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U509/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[11][0]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[11][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U431/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U430/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U381/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U524/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[13][2]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][2]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U431/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U430/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U381/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U523/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[13][0]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][0]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U431/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U430/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U381/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U522/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[13][7]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][7]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U431/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U430/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U381/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U521/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[13][6]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][6]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U431/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U430/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U381/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U520/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[13][4]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][4]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U431/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U430/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U381/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U519/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[13][3]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][3]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U431/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U430/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U381/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U518/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[13][1]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][1]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[13][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U431/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U430/Y (CLKBUFX6M)                           0.78      44.85 f
  U0_RegFile/U381/Y (INVX4M)                              0.99      45.84 r
  U0_RegFile/U517/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[13][5]/D (DFFRQX1M)               0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[13][5]/CK (DFFRQX1M)              0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U410/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U409/Y (CLKBUFX6M)                           0.77      44.85 f
  U0_RegFile/U376/Y (INVX4M)                              0.99      45.83 r
  U0_RegFile/U463/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[9][5]/D (DFFRQX1M)                0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][5]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U410/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U409/Y (CLKBUFX6M)                           0.77      44.85 f
  U0_RegFile/U376/Y (INVX4M)                              0.99      45.83 r
  U0_RegFile/U462/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[9][7]/D (DFFRQX1M)                0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][7]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U410/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U409/Y (CLKBUFX6M)                           0.77      44.85 f
  U0_RegFile/U376/Y (INVX4M)                              0.99      45.83 r
  U0_RegFile/U461/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[9][6]/D (DFFRQX1M)                0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][6]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U410/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U409/Y (CLKBUFX6M)                           0.77      44.85 f
  U0_RegFile/U376/Y (INVX4M)                              0.99      45.83 r
  U0_RegFile/U460/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[9][4]/D (DFFRQX1M)                0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][4]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U410/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U409/Y (CLKBUFX6M)                           0.77      44.85 f
  U0_RegFile/U376/Y (INVX4M)                              0.99      45.83 r
  U0_RegFile/U459/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[9][3]/D (DFFRQX1M)                0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][3]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U410/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U409/Y (CLKBUFX6M)                           0.77      44.85 f
  U0_RegFile/U376/Y (INVX4M)                              0.99      45.83 r
  U0_RegFile/U458/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[9][1]/D (DFFRQX1M)                0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][1]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U410/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U409/Y (CLKBUFX6M)                           0.77      44.85 f
  U0_RegFile/U376/Y (INVX4M)                              0.99      45.83 r
  U0_RegFile/U457/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[9][2]/D (DFFRQX1M)                0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][2]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[3] (in)                                         0.73      40.73 r
  U0_RegFile/Address[3] (RegFile)                         0.00      40.73 r
  U0_RegFile/U488/Y (NAND2X2M)                            0.82      41.56 f
  U0_RegFile/U400/Y (CLKBUFX8M)                           1.04      42.59 f
  U0_RegFile/U359/Y (NOR2BX4M)                            1.08      43.67 r
  U0_RegFile/U410/Y (NAND2X2M)                            0.40      44.07 f
  U0_RegFile/U409/Y (CLKBUFX6M)                           0.77      44.85 f
  U0_RegFile/U376/Y (INVX4M)                              0.99      45.83 r
  U0_RegFile/U456/Y (OAI22X1M)                            0.58      46.42 f
  U0_RegFile/regArr_reg[9][0]/D (DFFRQX1M)                0.00      46.42 f
  data arrival time                                                 46.42

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[9][0]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.22     199.58
  data required time                                               199.58
  --------------------------------------------------------------------------
  data required time                                               199.58
  data arrival time                                                -46.42
  --------------------------------------------------------------------------
  slack (MET)                                                      153.16


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U435/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U434/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U624/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[3][7]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[3][7]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U435/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U434/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U623/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[3][6]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[3][6]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U435/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U434/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U622/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[3][5]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[3][5]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U435/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U434/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U621/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[3][4]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[3][4]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U435/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U434/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U620/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[3][3]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[3][3]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U435/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U434/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U619/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[3][2]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[3][2]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U435/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U434/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U618/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[3][1]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[3][1]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U435/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U434/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U617/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[3][0]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[3][0]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U417/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U416/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U616/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[5][7]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][7]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U417/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U416/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U615/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[5][6]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][6]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U417/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U416/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U614/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[5][5]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][5]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U417/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U416/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U613/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[5][4]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][4]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U417/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U416/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U612/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[5][3]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][3]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U417/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U416/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U611/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[5][2]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][2]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U417/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U416/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U610/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[5][1]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][1]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U417/Y (NAND2X2M)                            0.39      43.91 f
  U0_RegFile/U416/Y (CLKBUFX8M)                           0.95      44.87 f
  U0_RegFile/U609/Y (OAI2BB2X1M)                          0.87      45.73 r
  U0_RegFile/regArr_reg[5][0]/D (DFFRQX1M)                0.00      45.73 r
  data arrival time                                                 45.73

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[5][0]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.44     199.36
  data required time                                               199.36
  --------------------------------------------------------------------------
  data required time                                               199.36
  data arrival time                                                -45.73
  --------------------------------------------------------------------------
  slack (MET)                                                      153.63


  Startpoint: Address[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[1][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  Address[0] (in)                                         0.54      40.54 r
  U0_RegFile/Address[0] (RegFile)                         0.00      40.54 r
  U0_RegFile/U490/Y (INVX2M)                              0.46      41.00 f
  U0_RegFile/U491/Y (NOR2X4M)                             0.71      41.71 r
  U0_RegFile/U423/Y (CLKBUFX8M)                           0.91      42.62 r
  U0_RegFile/U360/Y (AND2X2M)                             0.90      43.52 r
  U0_RegFile/U427/Y (NAND2X2M)                            0.58      44.10 f
  U0_RegFile/U383/Y (BUFX4M)                              0.64      44.74 f
  U0_RegFile/U647/Y (OAI2BB2X1M)                          0.74      45.48 r
  U0_RegFile/regArr_reg[1][7]/D (DFFRQX1M)                0.00      45.48 r
  data arrival time                                                 45.48

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_RegFile/regArr_reg[1][7]/CK (DFFRQX1M)               0.00     199.80 r
  library setup time                                     -0.43     199.37
  data required time                                               199.37
  --------------------------------------------------------------------------
  data required time                                               199.37
  data arrival time                                                -45.48
  --------------------------------------------------------------------------
  slack (MET)                                                      153.89


  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/REG2[2] (RegFile)                            0.00       0.84 f
  U0_ClkDiv/i_div_ratio[2] (ClkDiv)                       0.00       0.84 f
  U0_ClkDiv/U51/Y (NOR2X2M)                               0.92       1.76 r
  U0_ClkDiv/U55/Y (NAND2X2M)                              0.82       2.58 f
  U0_ClkDiv/U49/Y (NOR2X2M)                               0.98       3.56 r
  U0_ClkDiv/U56/Y (NAND2X2M)                              0.82       4.38 f
  U0_ClkDiv/U50/Y (NOR2X2M)                               0.97       5.35 r
  U0_ClkDiv/U68/Y (NOR2X2M)                               0.33       5.68 f
  U0_ClkDiv/U67/Y (CLKXOR2X2M)                            0.51       6.19 r
  U0_ClkDiv/U72/Y (NAND4X2M)                              0.71       6.90 f
  U0_ClkDiv/U78/Y (OAI22X1M)                              0.91       7.81 r
  U0_ClkDiv/U77/Y (AND2X2M)                               0.81       8.62 r
  U0_ClkDiv/U9/Y (NOR3X12M)                               0.34       8.96 f
  U0_ClkDiv/U66/Y (AO22XLM)                               0.73       9.69 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX4M)                     0.00       9.69 f
  data arrival time                                                  9.69

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00     100.00 r
  library setup time                                     -0.24      99.76
  data required time                                                99.76
  --------------------------------------------------------------------------
  data required time                                                99.76
  data arrival time                                                 -9.69
  --------------------------------------------------------------------------
  slack (MET)                                                       90.07


  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/REG2[2] (RegFile)                            0.00       0.84 f
  U0_ClkDiv/i_div_ratio[2] (ClkDiv)                       0.00       0.84 f
  U0_ClkDiv/U51/Y (NOR2X2M)                               0.92       1.76 r
  U0_ClkDiv/U55/Y (NAND2X2M)                              0.82       2.58 f
  U0_ClkDiv/U49/Y (NOR2X2M)                               0.98       3.56 r
  U0_ClkDiv/U56/Y (NAND2X2M)                              0.82       4.38 f
  U0_ClkDiv/U50/Y (NOR2X2M)                               0.97       5.35 r
  U0_ClkDiv/U68/Y (NOR2X2M)                               0.33       5.68 f
  U0_ClkDiv/U67/Y (CLKXOR2X2M)                            0.51       6.19 r
  U0_ClkDiv/U72/Y (NAND4X2M)                              0.71       6.90 f
  U0_ClkDiv/U78/Y (OAI22X1M)                              0.91       7.81 r
  U0_ClkDiv/U77/Y (AND2X2M)                               0.81       8.62 r
  U0_ClkDiv/U9/Y (NOR3X12M)                               0.34       8.96 f
  U0_ClkDiv/U65/Y (AO22XLM)                               0.73       9.69 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX4M)                     0.00       9.69 f
  data arrival time                                                  9.69

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX4M)                    0.00     100.00 r
  library setup time                                     -0.24      99.76
  data required time                                                99.76
  --------------------------------------------------------------------------
  data required time                                                99.76
  data arrival time                                                 -9.69
  --------------------------------------------------------------------------
  slack (MET)                                                       90.07


  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/REG2[2] (RegFile)                            0.00       0.84 f
  U0_ClkDiv/i_div_ratio[2] (ClkDiv)                       0.00       0.84 f
  U0_ClkDiv/U51/Y (NOR2X2M)                               0.92       1.76 r
  U0_ClkDiv/U55/Y (NAND2X2M)                              0.82       2.58 f
  U0_ClkDiv/U49/Y (NOR2X2M)                               0.98       3.56 r
  U0_ClkDiv/U56/Y (NAND2X2M)                              0.82       4.38 f
  U0_ClkDiv/U50/Y (NOR2X2M)                               0.97       5.35 r
  U0_ClkDiv/U68/Y (NOR2X2M)                               0.33       5.68 f
  U0_ClkDiv/U67/Y (CLKXOR2X2M)                            0.51       6.19 r
  U0_ClkDiv/U72/Y (NAND4X2M)                              0.71       6.90 f
  U0_ClkDiv/U78/Y (OAI22X1M)                              0.91       7.81 r
  U0_ClkDiv/U77/Y (AND2X2M)                               0.81       8.62 r
  U0_ClkDiv/U9/Y (NOR3X12M)                               0.34       8.96 f
  U0_ClkDiv/U60/Y (OAI2BB2X1M)                            0.59       9.55 f
  U0_ClkDiv/count_reg[4]/D (DFFRX2M)                      0.00       9.55 f
  data arrival time                                                  9.55

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_ClkDiv/count_reg[4]/CK (DFFRX2M)                     0.00     100.00 r
  library setup time                                     -0.27      99.73
  data required time                                                99.73
  --------------------------------------------------------------------------
  data required time                                                99.73
  data arrival time                                                 -9.55
  --------------------------------------------------------------------------
  slack (MET)                                                       90.18


  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/REG2[2] (RegFile)                            0.00       0.84 f
  U0_ClkDiv/i_div_ratio[2] (ClkDiv)                       0.00       0.84 f
  U0_ClkDiv/U51/Y (NOR2X2M)                               0.92       1.76 r
  U0_ClkDiv/U55/Y (NAND2X2M)                              0.82       2.58 f
  U0_ClkDiv/U49/Y (NOR2X2M)                               0.98       3.56 r
  U0_ClkDiv/U56/Y (NAND2X2M)                              0.82       4.38 f
  U0_ClkDiv/U50/Y (NOR2X2M)                               0.97       5.35 r
  U0_ClkDiv/U68/Y (NOR2X2M)                               0.33       5.68 f
  U0_ClkDiv/U67/Y (CLKXOR2X2M)                            0.51       6.19 r
  U0_ClkDiv/U72/Y (NAND4X2M)                              0.71       6.90 f
  U0_ClkDiv/U78/Y (OAI22X1M)                              0.91       7.81 r
  U0_ClkDiv/U77/Y (AND2X2M)                               0.81       8.62 r
  U0_ClkDiv/U9/Y (NOR3X12M)                               0.34       8.96 f
  U0_ClkDiv/U59/Y (OAI2BB2X1M)                            0.59       9.55 f
  U0_ClkDiv/count_reg[2]/D (DFFRX2M)                      0.00       9.55 f
  data arrival time                                                  9.55

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_ClkDiv/count_reg[2]/CK (DFFRX2M)                     0.00     100.00 r
  library setup time                                     -0.27      99.73
  data required time                                                99.73
  --------------------------------------------------------------------------
  data required time                                                99.73
  data arrival time                                                 -9.55
  --------------------------------------------------------------------------
  slack (MET)                                                       90.18


  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/REG2[2] (RegFile)                            0.00       0.84 f
  U0_ClkDiv/i_div_ratio[2] (ClkDiv)                       0.00       0.84 f
  U0_ClkDiv/U51/Y (NOR2X2M)                               0.92       1.76 r
  U0_ClkDiv/U55/Y (NAND2X2M)                              0.82       2.58 f
  U0_ClkDiv/U49/Y (NOR2X2M)                               0.98       3.56 r
  U0_ClkDiv/U56/Y (NAND2X2M)                              0.82       4.38 f
  U0_ClkDiv/U50/Y (NOR2X2M)                               0.97       5.35 r
  U0_ClkDiv/U68/Y (NOR2X2M)                               0.33       5.68 f
  U0_ClkDiv/U67/Y (CLKXOR2X2M)                            0.51       6.19 r
  U0_ClkDiv/U72/Y (NAND4X2M)                              0.71       6.90 f
  U0_ClkDiv/U78/Y (OAI22X1M)                              0.91       7.81 r
  U0_ClkDiv/U77/Y (AND2X2M)                               0.81       8.62 r
  U0_ClkDiv/U9/Y (NOR3X12M)                               0.34       8.96 f
  U0_ClkDiv/U58/Y (OAI2BB2X1M)                            0.59       9.55 f
  U0_ClkDiv/count_reg[6]/D (DFFRX2M)                      0.00       9.55 f
  data arrival time                                                  9.55

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_ClkDiv/count_reg[6]/CK (DFFRX2M)                     0.00     100.00 r
  library setup time                                     -0.27      99.73
  data required time                                                99.73
  --------------------------------------------------------------------------
  data required time                                                99.73
  data arrival time                                                 -9.55
  --------------------------------------------------------------------------
  slack (MET)                                                       90.18


  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/REG2[2] (RegFile)                            0.00       0.84 f
  U0_ClkDiv/i_div_ratio[2] (ClkDiv)                       0.00       0.84 f
  U0_ClkDiv/U51/Y (NOR2X2M)                               0.92       1.76 r
  U0_ClkDiv/U55/Y (NAND2X2M)                              0.82       2.58 f
  U0_ClkDiv/U49/Y (NOR2X2M)                               0.98       3.56 r
  U0_ClkDiv/U56/Y (NAND2X2M)                              0.82       4.38 f
  U0_ClkDiv/U50/Y (NOR2X2M)                               0.97       5.35 r
  U0_ClkDiv/U68/Y (NOR2X2M)                               0.33       5.68 f
  U0_ClkDiv/U67/Y (CLKXOR2X2M)                            0.51       6.19 r
  U0_ClkDiv/U72/Y (NAND4X2M)                              0.71       6.90 f
  U0_ClkDiv/U78/Y (OAI22X1M)                              0.91       7.81 r
  U0_ClkDiv/U77/Y (AND2X2M)                               0.81       8.62 r
  U0_ClkDiv/U9/Y (NOR3X12M)                               0.34       8.96 f
  U0_ClkDiv/U62/Y (OAI2BB2X1M)                            0.59       9.55 f
  U0_ClkDiv/count_reg[5]/D (DFFRX1M)                      0.00       9.55 f
  data arrival time                                                  9.55

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_ClkDiv/count_reg[5]/CK (DFFRX1M)                     0.00     100.00 r
  library setup time                                     -0.27      99.73
  data required time                                                99.73
  --------------------------------------------------------------------------
  data required time                                                99.73
  data arrival time                                                 -9.55
  --------------------------------------------------------------------------
  slack (MET)                                                       90.18


  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/REG2[2] (RegFile)                            0.00       0.84 f
  U0_ClkDiv/i_div_ratio[2] (ClkDiv)                       0.00       0.84 f
  U0_ClkDiv/U51/Y (NOR2X2M)                               0.92       1.76 r
  U0_ClkDiv/U55/Y (NAND2X2M)                              0.82       2.58 f
  U0_ClkDiv/U49/Y (NOR2X2M)                               0.98       3.56 r
  U0_ClkDiv/U56/Y (NAND2X2M)                              0.82       4.38 f
  U0_ClkDiv/U50/Y (NOR2X2M)                               0.97       5.35 r
  U0_ClkDiv/U68/Y (NOR2X2M)                               0.33       5.68 f
  U0_ClkDiv/U67/Y (CLKXOR2X2M)                            0.51       6.19 r
  U0_ClkDiv/U72/Y (NAND4X2M)                              0.71       6.90 f
  U0_ClkDiv/U78/Y (OAI22X1M)                              0.91       7.81 r
  U0_ClkDiv/U77/Y (AND2X2M)                               0.81       8.62 r
  U0_ClkDiv/U9/Y (NOR3X12M)                               0.34       8.96 f
  U0_ClkDiv/U61/Y (OAI2BB2X1M)                            0.59       9.55 f
  U0_ClkDiv/count_reg[3]/D (DFFRX1M)                      0.00       9.55 f
  data arrival time                                                  9.55

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_ClkDiv/count_reg[3]/CK (DFFRX1M)                     0.00     100.00 r
  library setup time                                     -0.27      99.73
  data required time                                                99.73
  --------------------------------------------------------------------------
  data required time                                                99.73
  data arrival time                                                 -9.55
  --------------------------------------------------------------------------
  slack (MET)                                                       90.18


  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/REG2[2] (RegFile)                            0.00       0.84 f
  U0_ClkDiv/i_div_ratio[2] (ClkDiv)                       0.00       0.84 f
  U0_ClkDiv/U51/Y (NOR2X2M)                               0.92       1.76 r
  U0_ClkDiv/U55/Y (NAND2X2M)                              0.82       2.58 f
  U0_ClkDiv/U49/Y (NOR2X2M)                               0.98       3.56 r
  U0_ClkDiv/U56/Y (NAND2X2M)                              0.82       4.38 f
  U0_ClkDiv/U50/Y (NOR2X2M)                               0.97       5.35 r
  U0_ClkDiv/U68/Y (NOR2X2M)                               0.33       5.68 f
  U0_ClkDiv/U67/Y (CLKXOR2X2M)                            0.51       6.19 r
  U0_ClkDiv/U72/Y (NAND4X2M)                              0.71       6.90 f
  U0_ClkDiv/U78/Y (OAI22X1M)                              0.91       7.81 r
  U0_ClkDiv/U77/Y (AND2X2M)                               0.81       8.62 r
  U0_ClkDiv/U64/Y (OAI21X2M)                              0.37       8.99 f
  U0_ClkDiv/U63/Y (XNOR2X2M)                              0.48       9.47 r
  U0_ClkDiv/div_clk_reg/D (DFFRX1M)                       0.00       9.47 r
  data arrival time                                                  9.47

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_ClkDiv/div_clk_reg/CK (DFFRX1M)                      0.00     100.00 r
  library setup time                                     -0.34      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -9.47
  --------------------------------------------------------------------------
  slack (MET)                                                       90.19


  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/REG2[2] (RegFile)                            0.00       0.84 f
  U0_ClkDiv/i_div_ratio[2] (ClkDiv)                       0.00       0.84 f
  U0_ClkDiv/U51/Y (NOR2X2M)                               0.92       1.76 r
  U0_ClkDiv/U55/Y (NAND2X2M)                              0.82       2.58 f
  U0_ClkDiv/U49/Y (NOR2X2M)                               0.98       3.56 r
  U0_ClkDiv/U56/Y (NAND2X2M)                              0.82       4.38 f
  U0_ClkDiv/U50/Y (NOR2X2M)                               0.97       5.35 r
  U0_ClkDiv/U68/Y (NOR2X2M)                               0.33       5.68 f
  U0_ClkDiv/U67/Y (CLKXOR2X2M)                            0.51       6.19 r
  U0_ClkDiv/U72/Y (NAND4X2M)                              0.71       6.90 f
  U0_ClkDiv/U78/Y (OAI22X1M)                              0.91       7.81 r
  U0_ClkDiv/U77/Y (AND2X2M)                               0.81       8.62 r
  U0_ClkDiv/U54/Y (NAND2X2M)                              0.40       9.02 f
  U0_ClkDiv/U53/Y (CLKXOR2X2M)                            0.51       9.53 r
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSX2M)                  0.00       9.53 r
  data arrival time                                                  9.53

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSX2M)                 0.00     100.00 r
  library setup time                                     -0.22      99.78
  data required time                                                99.78
  --------------------------------------------------------------------------
  data required time                                                99.78
  data arrival time                                                 -9.53
  --------------------------------------------------------------------------
  slack (MET)                                                       90.25


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_VLD (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)       0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (DFFRQX2M)        0.53       0.53 r
  U0_ALU/OUT_VALID (ALU)                   0.00       0.53 r
  U20/Y (CLKINVX1M)                        0.76       1.29 f
  U21/Y (CLKINVX40M)                      21.29      22.58 r
  ALU_VLD (out)                            0.00      22.58 r
  data arrival time                                  22.58

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                 -22.58
  -----------------------------------------------------------
  slack (MET)                                        57.22


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[7] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (DFFRQX2M)       0.53       0.53 r
  U0_ALU/ALU_OUT[7] (ALU)                  0.00       0.53 r
  U18/Y (CLKINVX1M)                        0.76       1.29 f
  U19/Y (CLKINVX40M)                      21.29      22.58 r
  ALU_OUT[7] (out)                         0.00      22.58 r
  data arrival time                                  22.58

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                 -22.58
  -----------------------------------------------------------
  slack (MET)                                        57.22


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[6] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)       0.53       0.53 r
  U0_ALU/ALU_OUT[6] (ALU)                  0.00       0.53 r
  U16/Y (CLKINVX1M)                        0.76       1.29 f
  U17/Y (CLKINVX40M)                      21.29      22.58 r
  ALU_OUT[6] (out)                         0.00      22.58 r
  data arrival time                                  22.58

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                 -22.58
  -----------------------------------------------------------
  slack (MET)                                        57.22


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[5] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)       0.53       0.53 r
  U0_ALU/ALU_OUT[5] (ALU)                  0.00       0.53 r
  U14/Y (CLKINVX1M)                        0.76       1.29 f
  U15/Y (CLKINVX40M)                      21.29      22.58 r
  ALU_OUT[5] (out)                         0.00      22.58 r
  data arrival time                                  22.58

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                 -22.58
  -----------------------------------------------------------
  slack (MET)                                        57.22


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[4] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)       0.53       0.53 r
  U0_ALU/ALU_OUT[4] (ALU)                  0.00       0.53 r
  U12/Y (CLKINVX1M)                        0.76       1.29 f
  U13/Y (CLKINVX40M)                      21.29      22.58 r
  ALU_OUT[4] (out)                         0.00      22.58 r
  data arrival time                                  22.58

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                 -22.58
  -----------------------------------------------------------
  slack (MET)                                        57.22


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[3] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)       0.53       0.53 r
  U0_ALU/ALU_OUT[3] (ALU)                  0.00       0.53 r
  U10/Y (CLKINVX1M)                        0.76       1.29 f
  U11/Y (CLKINVX40M)                      21.29      22.58 r
  ALU_OUT[3] (out)                         0.00      22.58 r
  data arrival time                                  22.58

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                 -22.58
  -----------------------------------------------------------
  slack (MET)                                        57.22


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[2] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)       0.53       0.53 r
  U0_ALU/ALU_OUT[2] (ALU)                  0.00       0.53 r
  U8/Y (CLKINVX1M)                         0.76       1.29 f
  U9/Y (CLKINVX40M)                       21.29      22.58 r
  ALU_OUT[2] (out)                         0.00      22.58 r
  data arrival time                                  22.58

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                 -22.58
  -----------------------------------------------------------
  slack (MET)                                        57.22


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[1] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (DFFRQX2M)       0.53       0.53 r
  U0_ALU/ALU_OUT[1] (ALU)                  0.00       0.53 r
  U6/Y (CLKINVX1M)                         0.76       1.29 f
  U7/Y (CLKINVX40M)                       21.29      22.58 r
  ALU_OUT[1] (out)                         0.00      22.58 r
  data arrival time                                  22.58

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                 -22.58
  -----------------------------------------------------------
  slack (MET)                                        57.22


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[0] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (DFFRQX2M)       0.53       0.53 r
  U0_ALU/ALU_OUT[0] (ALU)                  0.00       0.53 r
  U4/Y (CLKINVX1M)                         0.76       1.29 f
  U5/Y (CLKINVX40M)                       21.29      22.58 r
  ALU_OUT[0] (out)                         0.00      22.58 r
  data arrival time                                  22.58

  clock CLK_GATED (rise edge)            100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                 -22.58
  -----------------------------------------------------------
  slack (MET)                                        57.22


  Startpoint: U0_RegFile/RdData_reg[7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[7] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[7]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[7]/Q (EDFFHQX2M)                  0.39       0.39 r
  U0_RegFile/U350/Y (CLKINVX1M)                           0.75       1.15 f
  U0_RegFile/U351/Y (CLKINVX40M)                         21.29      22.44 r
  U0_RegFile/RdData[7] (RegFile)                          0.00      22.44 r
  RdData[7] (out)                                         0.00      22.44 r
  data arrival time                                                 22.44

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  output external delay                                 -40.00     159.80
  data required time                                               159.80
  --------------------------------------------------------------------------
  data required time                                               159.80
  data arrival time                                                -22.44
  --------------------------------------------------------------------------
  slack (MET)                                                      137.36


  Startpoint: U0_RegFile/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[6] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[6]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[6]/Q (EDFFHQX2M)                  0.39       0.39 r
  U0_RegFile/U346/Y (CLKINVX1M)                           0.75       1.15 f
  U0_RegFile/U347/Y (CLKINVX40M)                         21.29      22.44 r
  U0_RegFile/RdData[6] (RegFile)                          0.00      22.44 r
  RdData[6] (out)                                         0.00      22.44 r
  data arrival time                                                 22.44

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  output external delay                                 -40.00     159.80
  data required time                                               159.80
  --------------------------------------------------------------------------
  data required time                                               159.80
  data arrival time                                                -22.44
  --------------------------------------------------------------------------
  slack (MET)                                                      137.36


  Startpoint: U0_RegFile/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[5] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[5]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[5]/Q (EDFFHQX2M)                  0.39       0.39 r
  U0_RegFile/U344/Y (CLKINVX1M)                           0.75       1.15 f
  U0_RegFile/U345/Y (CLKINVX40M)                         21.29      22.44 r
  U0_RegFile/RdData[5] (RegFile)                          0.00      22.44 r
  RdData[5] (out)                                         0.00      22.44 r
  data arrival time                                                 22.44

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  output external delay                                 -40.00     159.80
  data required time                                               159.80
  --------------------------------------------------------------------------
  data required time                                               159.80
  data arrival time                                                -22.44
  --------------------------------------------------------------------------
  slack (MET)                                                      137.36


  Startpoint: U0_RegFile/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[4] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[4]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[4]/Q (EDFFHQX2M)                  0.39       0.39 r
  U0_RegFile/U342/Y (CLKINVX1M)                           0.75       1.15 f
  U0_RegFile/U343/Y (CLKINVX40M)                         21.29      22.44 r
  U0_RegFile/RdData[4] (RegFile)                          0.00      22.44 r
  RdData[4] (out)                                         0.00      22.44 r
  data arrival time                                                 22.44

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  output external delay                                 -40.00     159.80
  data required time                                               159.80
  --------------------------------------------------------------------------
  data required time                                               159.80
  data arrival time                                                -22.44
  --------------------------------------------------------------------------
  slack (MET)                                                      137.36


  Startpoint: U0_RegFile/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[3] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[3]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[3]/Q (EDFFHQX2M)                  0.39       0.39 r
  U0_RegFile/U340/Y (CLKINVX1M)                           0.75       1.15 f
  U0_RegFile/U341/Y (CLKINVX40M)                         21.29      22.44 r
  U0_RegFile/RdData[3] (RegFile)                          0.00      22.44 r
  RdData[3] (out)                                         0.00      22.44 r
  data arrival time                                                 22.44

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  output external delay                                 -40.00     159.80
  data required time                                               159.80
  --------------------------------------------------------------------------
  data required time                                               159.80
  data arrival time                                                -22.44
  --------------------------------------------------------------------------
  slack (MET)                                                      137.36


  Startpoint: U0_RegFile/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[2] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[2]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[2]/Q (EDFFHQX2M)                  0.39       0.39 r
  U0_RegFile/U352/Y (CLKINVX1M)                           0.75       1.15 f
  U0_RegFile/U353/Y (CLKINVX40M)                         21.29      22.44 r
  U0_RegFile/RdData[2] (RegFile)                          0.00      22.44 r
  RdData[2] (out)                                         0.00      22.44 r
  data arrival time                                                 22.44

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  output external delay                                 -40.00     159.80
  data required time                                               159.80
  --------------------------------------------------------------------------
  data required time                                               159.80
  data arrival time                                                -22.44
  --------------------------------------------------------------------------
  slack (MET)                                                      137.36


  Startpoint: U0_RegFile/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[1] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[1]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[1]/Q (EDFFHQX2M)                  0.39       0.39 r
  U0_RegFile/U348/Y (CLKINVX1M)                           0.75       1.15 f
  U0_RegFile/U349/Y (CLKINVX40M)                         21.29      22.44 r
  U0_RegFile/RdData[1] (RegFile)                          0.00      22.44 r
  RdData[1] (out)                                         0.00      22.44 r
  data arrival time                                                 22.44

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  output external delay                                 -40.00     159.80
  data required time                                               159.80
  --------------------------------------------------------------------------
  data required time                                               159.80
  data arrival time                                                -22.44
  --------------------------------------------------------------------------
  slack (MET)                                                      137.36


  Startpoint: U0_RegFile/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[0] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[0]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[0]/Q (EDFFHQX2M)                  0.39       0.39 r
  U0_RegFile/U354/Y (CLKINVX1M)                           0.75       1.15 f
  U0_RegFile/U355/Y (CLKINVX40M)                         21.29      22.44 r
  U0_RegFile/RdData[0] (RegFile)                          0.00      22.44 r
  RdData[0] (out)                                         0.00      22.44 r
  data arrival time                                                 22.44

  clock CLK_DIV (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  output external delay                                 -40.00     159.80
  data required time                                               159.80
  --------------------------------------------------------------------------
  data required time                                               159.80
  data arrival time                                                -22.44
  --------------------------------------------------------------------------
  slack (MET)                                                      137.36


1
