# risc-v-core
A multi-stage pipelined RISC-V compliant processor, written in SystemVerilog.
