// See LICENSE for license details.

#ifndef _RISCV_SMU_H
#define _RISCV_SMU_H

#define SMU_BASE		0xf0100000
#define PCS0_CTL_OFF    	0x94
#define SMU_RESET_VEC_OFF       0x50
#define SMU_RESET_VEC_PER_CORE  0x4
#define RESET_CMD               0x1

#endif
