Generating HDL for page 42.10.01.1 CONSOLE ASSEMBLY 1 BIT at 10/25/2020 10:17:50 AM
Note: DOT Function at 2C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 1 outputs from Gate at 1C to ignored block(s) or identical signal names
Generating Statement for block at 5B with output pin(s) of OUT_5B_NoPin
	and inputs of PS_CONS_ADDR_REG_EXIT_GATE,PS_AR_EXIT_CH_1_BIT
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_E
	and inputs of OUT_5B_NoPin,OUT_5C_NoPin
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_NoPin
	and inputs of PS_ASSEMBLY_CH_1_BIT,PS_CONS_MX_24_POS
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of PS_OP_REG_1_BIT,PS_CONS_MX_19_POS
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_NoPin
	and inputs of PS_E_CH_U_SEL_REG_1_BIT,PS_CONS_MX_26_POS
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_F
	and inputs of OUT_3B_NoPin,OUT_3C_NoPin,OUT_3D_NoPin
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_C
	and inputs of OUT_DOT_2C
	and logic function of EQUAL
Generating Statement for block at 5D with output pin(s) of OUT_5D_NoPin
	and inputs of PS_OP_MOD_REG_1_BIT,PS_CONS_MX_20_POS
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_NoPin
	and inputs of PS_E_CH_UNIT_NU_REG_1_BIT,PS_CONS_MX_27_POS
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_NoPin
	and inputs of PS_A_DATA_REG_1_BIT,PS_CONS_MX_22_POS
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_F
	and inputs of OUT_5D_NoPin,OUT_5E_NoPin,OUT_5F_NoPin
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_NoPin
	and inputs of PS_F_CH_U_SEL_REG_1_BIT,PS_CONS_MX_28_POS
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_NoPin
	and inputs of PS_B_CH_1_BIT,PS_CONS_B_DATA_CH_GATE
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_NoPin
	and inputs of PS_F_CH_UNIT_NU_REG_1_BIT,PS_CONS_MX_29_POS
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_F
	and inputs of OUT_3E_NoPin,OUT_3F_NoPin,OUT_3G_NoPin
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_NoPin
	and inputs of PS_E2_REG_1_BIT,PS_CONS_E2_REG_GATE
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_E
	and inputs of MS_SPECIAL_CHAR_A_C_E_I,MS_SPECIAL_CHAR_R,MS_SPECIAL_CHAR_POUND
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_DOT_2C
	and inputs of OUT_4B_E,OUT_2C_F,OUT_4E_F,OUT_2F_F,OUT_4H_E
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_CONSOLE_OUTPUT_1_BIT
	from gate output OUT_1C_C
