
STM32_GPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052ec  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08005400  08005400  00015400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005864  08005864  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  08005864  08005864  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005864  08005864  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005864  08005864  00015864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005868  08005868  00015868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800586c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000047c  200001e8  08005a54  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000664  08005a54  00020664  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000817c  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018df  00000000  00000000  0002838d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006a8  00000000  00000000  00029c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005e0  00000000  00000000  0002a318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018074  00000000  00000000  0002a8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000076ce  00000000  00000000  0004296c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000833a0  00000000  00000000  0004a03a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cd3da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b9c  00000000  00000000  000cd430  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	080053e4 	.word	0x080053e4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	080053e4 	.word	0x080053e4

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_d2uiz>:
 8000a20:	004a      	lsls	r2, r1, #1
 8000a22:	d211      	bcs.n	8000a48 <__aeabi_d2uiz+0x28>
 8000a24:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a28:	d211      	bcs.n	8000a4e <__aeabi_d2uiz+0x2e>
 8000a2a:	d50d      	bpl.n	8000a48 <__aeabi_d2uiz+0x28>
 8000a2c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a34:	d40e      	bmi.n	8000a54 <__aeabi_d2uiz+0x34>
 8000a36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	4770      	bx	lr
 8000a48:	f04f 0000 	mov.w	r0, #0
 8000a4c:	4770      	bx	lr
 8000a4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a52:	d102      	bne.n	8000a5a <__aeabi_d2uiz+0x3a>
 8000a54:	f04f 30ff 	mov.w	r0, #4294967295
 8000a58:	4770      	bx	lr
 8000a5a:	f04f 0000 	mov.w	r0, #0
 8000a5e:	4770      	bx	lr

08000a60 <__aeabi_d2f>:
 8000a60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a68:	bf24      	itt	cs
 8000a6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a72:	d90d      	bls.n	8000a90 <__aeabi_d2f+0x30>
 8000a74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a88:	bf08      	it	eq
 8000a8a:	f020 0001 	biceq.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a94:	d121      	bne.n	8000ada <__aeabi_d2f+0x7a>
 8000a96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a9a:	bfbc      	itt	lt
 8000a9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	4770      	bxlt	lr
 8000aa2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aa6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aaa:	f1c2 0218 	rsb	r2, r2, #24
 8000aae:	f1c2 0c20 	rsb	ip, r2, #32
 8000ab2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab6:	fa20 f002 	lsr.w	r0, r0, r2
 8000aba:	bf18      	it	ne
 8000abc:	f040 0001 	orrne.w	r0, r0, #1
 8000ac0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000acc:	ea40 000c 	orr.w	r0, r0, ip
 8000ad0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad8:	e7cc      	b.n	8000a74 <__aeabi_d2f+0x14>
 8000ada:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ade:	d107      	bne.n	8000af0 <__aeabi_d2f+0x90>
 8000ae0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae4:	bf1e      	ittt	ne
 8000ae6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aee:	4770      	bxne	lr
 8000af0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000af4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000af8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2lz>:
 8000b00:	b538      	push	{r3, r4, r5, lr}
 8000b02:	460c      	mov	r4, r1
 8000b04:	4605      	mov	r5, r0
 8000b06:	4621      	mov	r1, r4
 8000b08:	4628      	mov	r0, r5
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	f7ff ff5f 	bl	80009d0 <__aeabi_dcmplt>
 8000b12:	b928      	cbnz	r0, 8000b20 <__aeabi_d2lz+0x20>
 8000b14:	4628      	mov	r0, r5
 8000b16:	4621      	mov	r1, r4
 8000b18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b1c:	f000 b80a 	b.w	8000b34 <__aeabi_d2ulz>
 8000b20:	4628      	mov	r0, r5
 8000b22:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b26:	f000 f805 	bl	8000b34 <__aeabi_d2ulz>
 8000b2a:	4240      	negs	r0, r0
 8000b2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b30:	bd38      	pop	{r3, r4, r5, pc}
 8000b32:	bf00      	nop

08000b34 <__aeabi_d2ulz>:
 8000b34:	b5d0      	push	{r4, r6, r7, lr}
 8000b36:	2200      	movs	r2, #0
 8000b38:	4b0b      	ldr	r3, [pc, #44]	; (8000b68 <__aeabi_d2ulz+0x34>)
 8000b3a:	4606      	mov	r6, r0
 8000b3c:	460f      	mov	r7, r1
 8000b3e:	f7ff fcd5 	bl	80004ec <__aeabi_dmul>
 8000b42:	f7ff ff6d 	bl	8000a20 <__aeabi_d2uiz>
 8000b46:	4604      	mov	r4, r0
 8000b48:	f7ff fc56 	bl	80003f8 <__aeabi_ui2d>
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	4b07      	ldr	r3, [pc, #28]	; (8000b6c <__aeabi_d2ulz+0x38>)
 8000b50:	f7ff fccc 	bl	80004ec <__aeabi_dmul>
 8000b54:	4602      	mov	r2, r0
 8000b56:	460b      	mov	r3, r1
 8000b58:	4630      	mov	r0, r6
 8000b5a:	4639      	mov	r1, r7
 8000b5c:	f7ff fb0e 	bl	800017c <__aeabi_dsub>
 8000b60:	f7ff ff5e 	bl	8000a20 <__aeabi_d2uiz>
 8000b64:	4621      	mov	r1, r4
 8000b66:	bdd0      	pop	{r4, r6, r7, pc}
 8000b68:	3df00000 	.word	0x3df00000
 8000b6c:	41f00000 	.word	0x41f00000

08000b70 <readGPS>:
char GPSFormat[6] = "$GPGGA";

uint8_t rawData[GPS_BUFSIZE] = {0};
uint8_t GPSData[GPS_BUFSIZE] = {0};

int8_t readGPS(UART_HandleTypeDef *uart, GPS_FIX_DATA *data){
 8000b70:	b590      	push	{r4, r7, lr}
 8000b72:	b0c9      	sub	sp, #292	; 0x124
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	6018      	str	r0, [r3, #0]
 8000b7a:	463b      	mov	r3, r7
 8000b7c:	6019      	str	r1, [r3, #0]

	int flag = 0;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	HAL_UART_Receive(uart, rawData , GPS_BUFSIZE, HAL_MAX_DELAY); // Reads incoming UART transmission and blocks the CPU until 255 bytes is received.
 8000b84:	1d38      	adds	r0, r7, #4
 8000b86:	f04f 33ff 	mov.w	r3, #4294967295
 8000b8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b8e:	495f      	ldr	r1, [pc, #380]	; (8000d0c <readGPS+0x19c>)
 8000b90:	6800      	ldr	r0, [r0, #0]
 8000b92:	f001 fb72 	bl	800227a <HAL_UART_Receive>

	for (uint16_t i = 0 ; i < GPS_BUFSIZE && flag != 1 ; i = i + 1){ // Looking for start of data format indicated as '$'
 8000b96:	2300      	movs	r3, #0
 8000b98:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
 8000b9c:	e065      	b.n	8000c6a <readGPS+0xfa>
		if (rawData[i] == '$') {
 8000b9e:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 8000ba2:	4a5a      	ldr	r2, [pc, #360]	; (8000d0c <readGPS+0x19c>)
 8000ba4:	5cd3      	ldrb	r3, [r2, r3]
 8000ba6:	2b24      	cmp	r3, #36	; 0x24
 8000ba8:	d15a      	bne.n	8000c60 <readGPS+0xf0>
			char formatTest[6] = { 0 }; // String for format comparison, i.e. $GPGGA
 8000baa:	2300      	movs	r3, #0
 8000bac:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
			int check = 5; // Something else than 0 just for safety, since 0 means correct match
 8000bb6:	2305      	movs	r3, #5
 8000bb8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

			for (uint8_t x = 0; x < 6; x = x + 1) {  // Loops over the next 6 characters and puts then in an array to check for the desired format
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
 8000bc2:	e049      	b.n	8000c58 <readGPS+0xe8>
				formatTest[x] = rawData[i + x];
 8000bc4:	f8b7 211a 	ldrh.w	r2, [r7, #282]	; 0x11a
 8000bc8:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8000bcc:	441a      	add	r2, r3
 8000bce:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8000bd2:	494e      	ldr	r1, [pc, #312]	; (8000d0c <readGPS+0x19c>)
 8000bd4:	5c8a      	ldrb	r2, [r1, r2]
 8000bd6:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8000bda:	440b      	add	r3, r1
 8000bdc:	f803 2c1c 	strb.w	r2, [r3, #-28]
				check = strcmp(formatTest, GPSFormat);
 8000be0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8000be4:	494a      	ldr	r1, [pc, #296]	; (8000d10 <readGPS+0x1a0>)
 8000be6:	4618      	mov	r0, r3
 8000be8:	f7ff fab2 	bl	8000150 <strcmp>
 8000bec:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

				if (check == 0) {
 8000bf0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d12a      	bne.n	8000c4e <readGPS+0xde>

					uint8_t counter = 0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118
					for (i = i + 1; i < GPS_BUFSIZE; i = i + 1) { // loops until a '$' is found.
 8000bfe:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 8000c02:	3301      	adds	r3, #1
 8000c04:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
 8000c08:	e01c      	b.n	8000c44 <readGPS+0xd4>
						if (rawData[i] != '$') {
 8000c0a:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 8000c0e:	4a3f      	ldr	r2, [pc, #252]	; (8000d0c <readGPS+0x19c>)
 8000c10:	5cd3      	ldrb	r3, [r2, r3]
 8000c12:	2b24      	cmp	r3, #36	; 0x24
 8000c14:	d00d      	beq.n	8000c32 <readGPS+0xc2>
							GPSData[counter] = rawData[i]; // Desired data format (GPGGA) is passed into another array
 8000c16:	f8b7 211a 	ldrh.w	r2, [r7, #282]	; 0x11a
 8000c1a:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8000c1e:	493b      	ldr	r1, [pc, #236]	; (8000d0c <readGPS+0x19c>)
 8000c20:	5c89      	ldrb	r1, [r1, r2]
 8000c22:	4a3c      	ldr	r2, [pc, #240]	; (8000d14 <readGPS+0x1a4>)
 8000c24:	54d1      	strb	r1, [r2, r3]
							counter = counter + 1;
 8000c26:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118
 8000c30:	e003      	b.n	8000c3a <readGPS+0xca>
						} else {
							flag = 1;
 8000c32:	2301      	movs	r3, #1
 8000c34:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
							break;
 8000c38:	e009      	b.n	8000c4e <readGPS+0xde>
					for (i = i + 1; i < GPS_BUFSIZE; i = i + 1) { // loops until a '$' is found.
 8000c3a:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 8000c3e:	3301      	adds	r3, #1
 8000c40:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
 8000c44:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 8000c48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000c4c:	d3dd      	bcc.n	8000c0a <readGPS+0x9a>
			for (uint8_t x = 0; x < 6; x = x + 1) {  // Loops over the next 6 characters and puts then in an array to check for the desired format
 8000c4e:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8000c52:	3301      	adds	r3, #1
 8000c54:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
 8000c58:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8000c5c:	2b05      	cmp	r3, #5
 8000c5e:	d9b1      	bls.n	8000bc4 <readGPS+0x54>
	for (uint16_t i = 0 ; i < GPS_BUFSIZE && flag != 1 ; i = i + 1){ // Looking for start of data format indicated as '$'
 8000c60:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 8000c64:	3301      	adds	r3, #1
 8000c66:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
 8000c6a:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 8000c6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000c72:	d203      	bcs.n	8000c7c <readGPS+0x10c>
 8000c74:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d190      	bne.n	8000b9e <readGPS+0x2e>
				}
			}
		}
	}

	if (flag != 1) {
 8000c7c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d001      	beq.n	8000c88 <readGPS+0x118>

		return 0; // No data available / Invalid data
 8000c84:	2300      	movs	r3, #0
 8000c86:	e14f      	b.n	8000f28 <readGPS+0x3b8>

	} else {

		uint8_t cksum_received = 0; // Check sum of received data
 8000c88:	2300      	movs	r3, #0
 8000c8a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

		for (uint16_t i = 0; i < GPS_DATASIZE; i++) {
 8000c8e:	2300      	movs	r3, #0
 8000c90:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8000c94:	e013      	b.n	8000cbe <readGPS+0x14e>
			if (GPSData[i] == '*') break;
 8000c96:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8000c9a:	4a1e      	ldr	r2, [pc, #120]	; (8000d14 <readGPS+0x1a4>)
 8000c9c:	5cd3      	ldrb	r3, [r2, r3]
 8000c9e:	2b2a      	cmp	r3, #42	; 0x2a
 8000ca0:	d012      	beq.n	8000cc8 <readGPS+0x158>
			cksum_received ^= GPSData[i];
 8000ca2:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8000ca6:	4a1b      	ldr	r2, [pc, #108]	; (8000d14 <readGPS+0x1a4>)
 8000ca8:	5cd2      	ldrb	r2, [r2, r3]
 8000caa:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8000cae:	4053      	eors	r3, r2
 8000cb0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
		for (uint16_t i = 0; i < GPS_DATASIZE; i++) {
 8000cb4:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8000cb8:	3301      	adds	r3, #1
 8000cba:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8000cbe:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8000cc2:	2b52      	cmp	r3, #82	; 0x52
 8000cc4:	d9e7      	bls.n	8000c96 <readGPS+0x126>
 8000cc6:	e000      	b.n	8000cca <readGPS+0x15a>
			if (GPSData[i] == '*') break;
 8000cc8:	bf00      	nop
		}

		// Divide GPSData string up in individual sections, each one in its own array sections[i]
		uint8_t sectionNum = 0, sectionChar = 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112

		char sections[GPS_SECTIONS][GPS_SEC_LENGTH] = { 0 };
 8000cd6:	f107 030c 	add.w	r3, r7, #12
 8000cda:	4618      	mov	r0, r3
 8000cdc:	23e1      	movs	r3, #225	; 0xe1
 8000cde:	461a      	mov	r2, r3
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	f001 fc73 	bl	80025cc <memset>

		for (uint16_t i = 0; i < GPS_DATASIZE; i++) {
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
 8000cec:	e02f      	b.n	8000d4e <readGPS+0x1de>

			if (GPSData[i] == ',') {
 8000cee:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8000cf2:	4a08      	ldr	r2, [pc, #32]	; (8000d14 <readGPS+0x1a4>)
 8000cf4:	5cd3      	ldrb	r3, [r2, r3]
 8000cf6:	2b2c      	cmp	r3, #44	; 0x2c
 8000cf8:	d10e      	bne.n	8000d18 <readGPS+0x1a8>
				sectionNum++;
 8000cfa:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 8000cfe:	3301      	adds	r3, #1
 8000d00:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
				sectionChar = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
 8000d0a:	e01b      	b.n	8000d44 <readGPS+0x1d4>
 8000d0c:	20000204 	.word	0x20000204
 8000d10:	20000000 	.word	0x20000000
 8000d14:	20000404 	.word	0x20000404
			}
			else {
				sections[sectionNum][sectionChar] = GPSData[i];
 8000d18:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8000d1c:	f897 2113 	ldrb.w	r2, [r7, #275]	; 0x113
 8000d20:	f897 1112 	ldrb.w	r1, [r7, #274]	; 0x112
 8000d24:	4883      	ldr	r0, [pc, #524]	; (8000f34 <readGPS+0x3c4>)
 8000d26:	5cc4      	ldrb	r4, [r0, r3]
 8000d28:	f107 000c 	add.w	r0, r7, #12
 8000d2c:	4613      	mov	r3, r2
 8000d2e:	011b      	lsls	r3, r3, #4
 8000d30:	1a9b      	subs	r3, r3, r2
 8000d32:	4403      	add	r3, r0
 8000d34:	440b      	add	r3, r1
 8000d36:	4622      	mov	r2, r4
 8000d38:	701a      	strb	r2, [r3, #0]
				sectionChar++;
 8000d3a:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 8000d3e:	3301      	adds	r3, #1
 8000d40:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
		for (uint16_t i = 0; i < GPS_DATASIZE; i++) {
 8000d44:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8000d48:	3301      	adds	r3, #1
 8000d4a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
 8000d4e:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8000d52:	2b52      	cmp	r3, #82	; 0x52
 8000d54:	d9cb      	bls.n	8000cee <readGPS+0x17e>
			}
		}

		// Convert gps data from sections[i] into GPS_FIX_DATA struct

		char h[3] = {0}, m[3] = {0}, s[3] = {0};
 8000d56:	4b78      	ldr	r3, [pc, #480]	; (8000f38 <readGPS+0x3c8>)
 8000d58:	881b      	ldrh	r3, [r3, #0]
 8000d5a:	f8a7 3100 	strh.w	r3, [r7, #256]	; 0x100
 8000d5e:	2300      	movs	r3, #0
 8000d60:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
 8000d64:	4b74      	ldr	r3, [pc, #464]	; (8000f38 <readGPS+0x3c8>)
 8000d66:	881b      	ldrh	r3, [r3, #0]
 8000d68:	f8a7 30fc 	strh.w	r3, [r7, #252]	; 0xfc
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	f887 30fe 	strb.w	r3, [r7, #254]	; 0xfe
 8000d72:	4b71      	ldr	r3, [pc, #452]	; (8000f38 <readGPS+0x3c8>)
 8000d74:	881b      	ldrh	r3, [r3, #0]
 8000d76:	f8a7 30f8 	strh.w	r3, [r7, #248]	; 0xf8
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	f887 30fa 	strb.w	r3, [r7, #250]	; 0xfa

		strncpy(h, sections[1], 2);
 8000d80:	f107 030c 	add.w	r3, r7, #12
 8000d84:	f103 010f 	add.w	r1, r3, #15
 8000d88:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000d8c:	2202      	movs	r2, #2
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f001 fc24 	bl	80025dc <strncpy>
		strncpy(m, sections[1] + 2, 2);
 8000d94:	f107 030c 	add.w	r3, r7, #12
 8000d98:	330f      	adds	r3, #15
 8000d9a:	3302      	adds	r3, #2
 8000d9c:	f107 00fc 	add.w	r0, r7, #252	; 0xfc
 8000da0:	2202      	movs	r2, #2
 8000da2:	4619      	mov	r1, r3
 8000da4:	f001 fc1a 	bl	80025dc <strncpy>
		strncpy(s, sections[1] + 4, 2);
 8000da8:	f107 030c 	add.w	r3, r7, #12
 8000dac:	330f      	adds	r3, #15
 8000dae:	3304      	adds	r3, #4
 8000db0:	f107 00f8 	add.w	r0, r7, #248	; 0xf8
 8000db4:	2202      	movs	r2, #2
 8000db6:	4619      	mov	r1, r3
 8000db8:	f001 fc10 	bl	80025dc <strncpy>

		data->HOURS = 	atoi(h);
 8000dbc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f001 fbd4 	bl	800256e <atoi>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	463b      	mov	r3, r7
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	701a      	strb	r2, [r3, #0]
		data->MIN = 	atoi(m);
 8000dd0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f001 fbca 	bl	800256e <atoi>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	463b      	mov	r3, r7
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	705a      	strb	r2, [r3, #1]
		data->SEC = 	atoi(s);
 8000de4:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000de8:	4618      	mov	r0, r3
 8000dea:	f001 fbc0 	bl	800256e <atoi>
 8000dee:	4603      	mov	r3, r0
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	463b      	mov	r3, r7
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	709a      	strb	r2, [r3, #2]

		data->LAT = 	atof(sections[2]);
 8000df8:	f107 030c 	add.w	r3, r7, #12
 8000dfc:	331e      	adds	r3, #30
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f001 fbb2 	bl	8002568 <atof>
 8000e04:	4602      	mov	r2, r0
 8000e06:	460b      	mov	r3, r1
 8000e08:	4610      	mov	r0, r2
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	f7ff fe28 	bl	8000a60 <__aeabi_d2f>
 8000e10:	4602      	mov	r2, r0
 8000e12:	463b      	mov	r3, r7
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
		data->LAT_DIR = sections[3][0];
 8000e18:	f107 030c 	add.w	r3, r7, #12
 8000e1c:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 8000e20:	463b      	mov	r3, r7
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	721a      	strb	r2, [r3, #8]
		data->LON = 	atof(sections[4]);
 8000e26:	f107 030c 	add.w	r3, r7, #12
 8000e2a:	333c      	adds	r3, #60	; 0x3c
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f001 fb9b 	bl	8002568 <atof>
 8000e32:	4602      	mov	r2, r0
 8000e34:	460b      	mov	r3, r1
 8000e36:	4610      	mov	r0, r2
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f7ff fe11 	bl	8000a60 <__aeabi_d2f>
 8000e3e:	4602      	mov	r2, r0
 8000e40:	463b      	mov	r3, r7
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	60da      	str	r2, [r3, #12]
		data->LON_DIR =	sections[5][0];
 8000e46:	f107 030c 	add.w	r3, r7, #12
 8000e4a:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8000e4e:	463b      	mov	r3, r7
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	741a      	strb	r2, [r3, #16]
		data->QUALITY = atoi(sections[6]);
 8000e54:	f107 030c 	add.w	r3, r7, #12
 8000e58:	335a      	adds	r3, #90	; 0x5a
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f001 fb87 	bl	800256e <atoi>
 8000e60:	4603      	mov	r3, r0
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	463b      	mov	r3, r7
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	745a      	strb	r2, [r3, #17]
		data->SATS = 	atoi(sections[7]);
 8000e6a:	f107 030c 	add.w	r3, r7, #12
 8000e6e:	3369      	adds	r3, #105	; 0x69
 8000e70:	4618      	mov	r0, r3
 8000e72:	f001 fb7c 	bl	800256e <atoi>
 8000e76:	4603      	mov	r3, r0
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	463b      	mov	r3, r7
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	749a      	strb	r2, [r3, #18]
		data->HDOP = 	atof(sections[8]);
 8000e80:	f107 030c 	add.w	r3, r7, #12
 8000e84:	3378      	adds	r3, #120	; 0x78
 8000e86:	4618      	mov	r0, r3
 8000e88:	f001 fb6e 	bl	8002568 <atof>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	460b      	mov	r3, r1
 8000e90:	4610      	mov	r0, r2
 8000e92:	4619      	mov	r1, r3
 8000e94:	f7ff fde4 	bl	8000a60 <__aeabi_d2f>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	615a      	str	r2, [r3, #20]
		data->ALTITUDE=	atof(sections[9]);
 8000ea0:	f107 030c 	add.w	r3, r7, #12
 8000ea4:	3387      	adds	r3, #135	; 0x87
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f001 fb5e 	bl	8002568 <atof>
 8000eac:	4602      	mov	r2, r0
 8000eae:	460b      	mov	r3, r1
 8000eb0:	4610      	mov	r0, r2
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	f7ff fdd4 	bl	8000a60 <__aeabi_d2f>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	463b      	mov	r3, r7
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	619a      	str	r2, [r3, #24]
		data->H_GEOID =	atof(sections[11]);
 8000ec0:	f107 030c 	add.w	r3, r7, #12
 8000ec4:	33a5      	adds	r3, #165	; 0xa5
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f001 fb4e 	bl	8002568 <atof>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	460b      	mov	r3, r1
 8000ed0:	4610      	mov	r0, r2
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	f7ff fdc4 	bl	8000a60 <__aeabi_d2f>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	463b      	mov	r3, r7
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	61da      	str	r2, [r3, #28]

		char ck[3] = { sections[14][1], sections[14][2], 0};
 8000ee0:	f107 030c 	add.w	r3, r7, #12
 8000ee4:	f893 30d3 	ldrb.w	r3, [r3, #211]	; 0xd3
 8000ee8:	f887 30f4 	strb.w	r3, [r7, #244]	; 0xf4
 8000eec:	f107 030c 	add.w	r3, r7, #12
 8000ef0:	f893 30d4 	ldrb.w	r3, [r3, #212]	; 0xd4
 8000ef4:	f887 30f5 	strb.w	r3, [r7, #245]	; 0xf5
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f887 30f6 	strb.w	r3, [r7, #246]	; 0xf6

		char *eptr;
		uint8_t cksum_sent	=	strtol(ck, &eptr, 16);
 8000efe:	f107 01f0 	add.w	r1, r7, #240	; 0xf0
 8000f02:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000f06:	2210      	movs	r2, #16
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f002 fa23 	bl	8003354 <strtol>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b

		if (cksum_sent == cksum_received) return 1;
 8000f14:	f897 210b 	ldrb.w	r2, [r7, #267]	; 0x10b
 8000f18:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d101      	bne.n	8000f24 <readGPS+0x3b4>
 8000f20:	2301      	movs	r3, #1
 8000f22:	e001      	b.n	8000f28 <readGPS+0x3b8>
		else return -1;
 8000f24:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000404 	.word	0x20000404
 8000f38:	08005400 	.word	0x08005400

08000f3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08a      	sub	sp, #40	; 0x28
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f42:	f000 fa45 	bl	80013d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f46:	f000 f819 	bl	8000f7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f4a:	f000 f887 	bl	800105c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f4e:	f000 f85b 	bl	8001008 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 GPS_FIX_DATA data = { 0 };
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	2220      	movs	r2, #32
 8000f56:	2100      	movs	r1, #0
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f001 fb37 	bl	80025cc <memset>

	 int8_t result = readGPS(&huart1, &data);
 8000f5e:	1d3b      	adds	r3, r7, #4
 8000f60:	4619      	mov	r1, r3
 8000f62:	4805      	ldr	r0, [pc, #20]	; (8000f78 <main+0x3c>)
 8000f64:	f7ff fe04 	bl	8000b70 <readGPS>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	 HAL_Delay(1000);
 8000f6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f72:	f000 fa8f 	bl	8001494 <HAL_Delay>
  {
 8000f76:	e7ec      	b.n	8000f52 <main+0x16>
 8000f78:	20000610 	.word	0x20000610

08000f7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b090      	sub	sp, #64	; 0x40
 8000f80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f82:	f107 0318 	add.w	r3, r7, #24
 8000f86:	2228      	movs	r2, #40	; 0x28
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f001 fb1e 	bl	80025cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f90:	1d3b      	adds	r3, r7, #4
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
 8000f9c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fa2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fa6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fac:	2301      	movs	r3, #1
 8000fae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fb8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000fba:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000fbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc0:	f107 0318 	add.w	r3, r7, #24
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 fcf1 	bl	80019ac <HAL_RCC_OscConfig>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000fd0:	f000 f866 	bl	80010a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd4:	230f      	movs	r3, #15
 8000fd6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fe0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fe4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fea:	1d3b      	adds	r3, r7, #4
 8000fec:	2102      	movs	r1, #2
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 ff5c 	bl	8001eac <HAL_RCC_ClockConfig>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000ffa:	f000 f851 	bl	80010a0 <Error_Handler>
  }
}
 8000ffe:	bf00      	nop
 8001000:	3740      	adds	r7, #64	; 0x40
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
	...

08001008 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800100c:	4b11      	ldr	r3, [pc, #68]	; (8001054 <MX_USART1_UART_Init+0x4c>)
 800100e:	4a12      	ldr	r2, [pc, #72]	; (8001058 <MX_USART1_UART_Init+0x50>)
 8001010:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001012:	4b10      	ldr	r3, [pc, #64]	; (8001054 <MX_USART1_UART_Init+0x4c>)
 8001014:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001018:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800101a:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <MX_USART1_UART_Init+0x4c>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001020:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <MX_USART1_UART_Init+0x4c>)
 8001022:	2200      	movs	r2, #0
 8001024:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001026:	4b0b      	ldr	r3, [pc, #44]	; (8001054 <MX_USART1_UART_Init+0x4c>)
 8001028:	2200      	movs	r2, #0
 800102a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800102c:	4b09      	ldr	r3, [pc, #36]	; (8001054 <MX_USART1_UART_Init+0x4c>)
 800102e:	220c      	movs	r2, #12
 8001030:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001032:	4b08      	ldr	r3, [pc, #32]	; (8001054 <MX_USART1_UART_Init+0x4c>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001038:	4b06      	ldr	r3, [pc, #24]	; (8001054 <MX_USART1_UART_Init+0x4c>)
 800103a:	2200      	movs	r2, #0
 800103c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800103e:	4805      	ldr	r0, [pc, #20]	; (8001054 <MX_USART1_UART_Init+0x4c>)
 8001040:	f001 f8ce 	bl	80021e0 <HAL_UART_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800104a:	f000 f829 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000610 	.word	0x20000610
 8001058:	40013800 	.word	0x40013800

0800105c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001062:	4b0e      	ldr	r3, [pc, #56]	; (800109c <MX_GPIO_Init+0x40>)
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	4a0d      	ldr	r2, [pc, #52]	; (800109c <MX_GPIO_Init+0x40>)
 8001068:	f043 0320 	orr.w	r3, r3, #32
 800106c:	6193      	str	r3, [r2, #24]
 800106e:	4b0b      	ldr	r3, [pc, #44]	; (800109c <MX_GPIO_Init+0x40>)
 8001070:	699b      	ldr	r3, [r3, #24]
 8001072:	f003 0320 	and.w	r3, r3, #32
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800107a:	4b08      	ldr	r3, [pc, #32]	; (800109c <MX_GPIO_Init+0x40>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	4a07      	ldr	r2, [pc, #28]	; (800109c <MX_GPIO_Init+0x40>)
 8001080:	f043 0304 	orr.w	r3, r3, #4
 8001084:	6193      	str	r3, [r2, #24]
 8001086:	4b05      	ldr	r3, [pc, #20]	; (800109c <MX_GPIO_Init+0x40>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	f003 0304 	and.w	r3, r3, #4
 800108e:	603b      	str	r3, [r7, #0]
 8001090:	683b      	ldr	r3, [r7, #0]

}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	bc80      	pop	{r7}
 800109a:	4770      	bx	lr
 800109c:	40021000 	.word	0x40021000

080010a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a4:	b672      	cpsid	i
}
 80010a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a8:	e7fe      	b.n	80010a8 <Error_Handler+0x8>
	...

080010ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010b2:	4b15      	ldr	r3, [pc, #84]	; (8001108 <HAL_MspInit+0x5c>)
 80010b4:	699b      	ldr	r3, [r3, #24]
 80010b6:	4a14      	ldr	r2, [pc, #80]	; (8001108 <HAL_MspInit+0x5c>)
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	6193      	str	r3, [r2, #24]
 80010be:	4b12      	ldr	r3, [pc, #72]	; (8001108 <HAL_MspInit+0x5c>)
 80010c0:	699b      	ldr	r3, [r3, #24]
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ca:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <HAL_MspInit+0x5c>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	4a0e      	ldr	r2, [pc, #56]	; (8001108 <HAL_MspInit+0x5c>)
 80010d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d4:	61d3      	str	r3, [r2, #28]
 80010d6:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <HAL_MspInit+0x5c>)
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010de:	607b      	str	r3, [r7, #4]
 80010e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010e2:	4b0a      	ldr	r3, [pc, #40]	; (800110c <HAL_MspInit+0x60>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	4a04      	ldr	r2, [pc, #16]	; (800110c <HAL_MspInit+0x60>)
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010fe:	bf00      	nop
 8001100:	3714      	adds	r7, #20
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr
 8001108:	40021000 	.word	0x40021000
 800110c:	40010000 	.word	0x40010000

08001110 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001118:	f107 0310 	add.w	r3, r7, #16
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a1c      	ldr	r2, [pc, #112]	; (800119c <HAL_UART_MspInit+0x8c>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d131      	bne.n	8001194 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001130:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <HAL_UART_MspInit+0x90>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	4a1a      	ldr	r2, [pc, #104]	; (80011a0 <HAL_UART_MspInit+0x90>)
 8001136:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800113a:	6193      	str	r3, [r2, #24]
 800113c:	4b18      	ldr	r3, [pc, #96]	; (80011a0 <HAL_UART_MspInit+0x90>)
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001148:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <HAL_UART_MspInit+0x90>)
 800114a:	699b      	ldr	r3, [r3, #24]
 800114c:	4a14      	ldr	r2, [pc, #80]	; (80011a0 <HAL_UART_MspInit+0x90>)
 800114e:	f043 0304 	orr.w	r3, r3, #4
 8001152:	6193      	str	r3, [r2, #24]
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <HAL_UART_MspInit+0x90>)
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	f003 0304 	and.w	r3, r3, #4
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001160:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001164:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001166:	2302      	movs	r3, #2
 8001168:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800116a:	2303      	movs	r3, #3
 800116c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116e:	f107 0310 	add.w	r3, r7, #16
 8001172:	4619      	mov	r1, r3
 8001174:	480b      	ldr	r0, [pc, #44]	; (80011a4 <HAL_UART_MspInit+0x94>)
 8001176:	f000 fa95 	bl	80016a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800117a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800117e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001188:	f107 0310 	add.w	r3, r7, #16
 800118c:	4619      	mov	r1, r3
 800118e:	4805      	ldr	r0, [pc, #20]	; (80011a4 <HAL_UART_MspInit+0x94>)
 8001190:	f000 fa88 	bl	80016a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001194:	bf00      	nop
 8001196:	3720      	adds	r7, #32
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40013800 	.word	0x40013800
 80011a0:	40021000 	.word	0x40021000
 80011a4:	40010800 	.word	0x40010800

080011a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011ac:	e7fe      	b.n	80011ac <NMI_Handler+0x4>

080011ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ae:	b480      	push	{r7}
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011b2:	e7fe      	b.n	80011b2 <HardFault_Handler+0x4>

080011b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b8:	e7fe      	b.n	80011b8 <MemManage_Handler+0x4>

080011ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011ba:	b480      	push	{r7}
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011be:	e7fe      	b.n	80011be <BusFault_Handler+0x4>

080011c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c4:	e7fe      	b.n	80011c4 <UsageFault_Handler+0x4>

080011c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c6:	b480      	push	{r7}
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr

080011d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d2:	b480      	push	{r7}
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	bc80      	pop	{r7}
 80011dc:	4770      	bx	lr

080011de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011de:	b480      	push	{r7}
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e2:	bf00      	nop
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr

080011ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ee:	f000 f935 	bl	800145c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011f6:	b480      	push	{r7}
 80011f8:	af00      	add	r7, sp, #0
	return 1;
 80011fa:	2301      	movs	r3, #1
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	bc80      	pop	{r7}
 8001202:	4770      	bx	lr

08001204 <_kill>:

int _kill(int pid, int sig)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800120e:	f001 f9b3 	bl	8002578 <__errno>
 8001212:	4603      	mov	r3, r0
 8001214:	2216      	movs	r2, #22
 8001216:	601a      	str	r2, [r3, #0]
	return -1;
 8001218:	f04f 33ff 	mov.w	r3, #4294967295
}
 800121c:	4618      	mov	r0, r3
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <_exit>:

void _exit (int status)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800122c:	f04f 31ff 	mov.w	r1, #4294967295
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff ffe7 	bl	8001204 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001236:	e7fe      	b.n	8001236 <_exit+0x12>

08001238 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
 8001248:	e00a      	b.n	8001260 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800124a:	f3af 8000 	nop.w
 800124e:	4601      	mov	r1, r0
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	1c5a      	adds	r2, r3, #1
 8001254:	60ba      	str	r2, [r7, #8]
 8001256:	b2ca      	uxtb	r2, r1
 8001258:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	3301      	adds	r3, #1
 800125e:	617b      	str	r3, [r7, #20]
 8001260:	697a      	ldr	r2, [r7, #20]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	429a      	cmp	r2, r3
 8001266:	dbf0      	blt.n	800124a <_read+0x12>
	}

return len;
 8001268:	687b      	ldr	r3, [r7, #4]
}
 800126a:	4618      	mov	r0, r3
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b086      	sub	sp, #24
 8001276:	af00      	add	r7, sp, #0
 8001278:	60f8      	str	r0, [r7, #12]
 800127a:	60b9      	str	r1, [r7, #8]
 800127c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
 8001282:	e009      	b.n	8001298 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	1c5a      	adds	r2, r3, #1
 8001288:	60ba      	str	r2, [r7, #8]
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	4618      	mov	r0, r3
 800128e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	3301      	adds	r3, #1
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	429a      	cmp	r2, r3
 800129e:	dbf1      	blt.n	8001284 <_write+0x12>
	}
	return len;
 80012a0:	687b      	ldr	r3, [r7, #4]
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3718      	adds	r7, #24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <_close>:

int _close(int file)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b083      	sub	sp, #12
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
	return -1;
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr

080012c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012d0:	605a      	str	r2, [r3, #4]
	return 0;
 80012d2:	2300      	movs	r3, #0
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	bc80      	pop	{r7}
 80012dc:	4770      	bx	lr

080012de <_isatty>:

int _isatty(int file)
{
 80012de:	b480      	push	{r7}
 80012e0:	b083      	sub	sp, #12
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
	return 1;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr

080012f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012f2:	b480      	push	{r7}
 80012f4:	b085      	sub	sp, #20
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	60f8      	str	r0, [r7, #12]
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
	return 0;
 80012fe:	2300      	movs	r3, #0
}
 8001300:	4618      	mov	r0, r3
 8001302:	3714      	adds	r7, #20
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr
	...

0800130c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001314:	4a14      	ldr	r2, [pc, #80]	; (8001368 <_sbrk+0x5c>)
 8001316:	4b15      	ldr	r3, [pc, #84]	; (800136c <_sbrk+0x60>)
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001320:	4b13      	ldr	r3, [pc, #76]	; (8001370 <_sbrk+0x64>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d102      	bne.n	800132e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001328:	4b11      	ldr	r3, [pc, #68]	; (8001370 <_sbrk+0x64>)
 800132a:	4a12      	ldr	r2, [pc, #72]	; (8001374 <_sbrk+0x68>)
 800132c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800132e:	4b10      	ldr	r3, [pc, #64]	; (8001370 <_sbrk+0x64>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4413      	add	r3, r2
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	429a      	cmp	r2, r3
 800133a:	d207      	bcs.n	800134c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800133c:	f001 f91c 	bl	8002578 <__errno>
 8001340:	4603      	mov	r3, r0
 8001342:	220c      	movs	r2, #12
 8001344:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001346:	f04f 33ff 	mov.w	r3, #4294967295
 800134a:	e009      	b.n	8001360 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800134c:	4b08      	ldr	r3, [pc, #32]	; (8001370 <_sbrk+0x64>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001352:	4b07      	ldr	r3, [pc, #28]	; (8001370 <_sbrk+0x64>)
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4413      	add	r3, r2
 800135a:	4a05      	ldr	r2, [pc, #20]	; (8001370 <_sbrk+0x64>)
 800135c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800135e:	68fb      	ldr	r3, [r7, #12]
}
 8001360:	4618      	mov	r0, r3
 8001362:	3718      	adds	r7, #24
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20005000 	.word	0x20005000
 800136c:	00000400 	.word	0x00000400
 8001370:	20000604 	.word	0x20000604
 8001374:	20000668 	.word	0x20000668

08001378 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr

08001384 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001384:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001386:	e003      	b.n	8001390 <LoopCopyDataInit>

08001388 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001388:	4b0b      	ldr	r3, [pc, #44]	; (80013b8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800138a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800138c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800138e:	3104      	adds	r1, #4

08001390 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001390:	480a      	ldr	r0, [pc, #40]	; (80013bc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001392:	4b0b      	ldr	r3, [pc, #44]	; (80013c0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001394:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001396:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001398:	d3f6      	bcc.n	8001388 <CopyDataInit>
  ldr r2, =_sbss
 800139a:	4a0a      	ldr	r2, [pc, #40]	; (80013c4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800139c:	e002      	b.n	80013a4 <LoopFillZerobss>

0800139e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800139e:	2300      	movs	r3, #0
  str r3, [r2], #4
 80013a0:	f842 3b04 	str.w	r3, [r2], #4

080013a4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80013a4:	4b08      	ldr	r3, [pc, #32]	; (80013c8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80013a6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80013a8:	d3f9      	bcc.n	800139e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80013aa:	f7ff ffe5 	bl	8001378 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013ae:	f001 f8e9 	bl	8002584 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013b2:	f7ff fdc3 	bl	8000f3c <main>
  bx lr
 80013b6:	4770      	bx	lr
  ldr r3, =_sidata
 80013b8:	0800586c 	.word	0x0800586c
  ldr r0, =_sdata
 80013bc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80013c0:	200001e8 	.word	0x200001e8
  ldr r2, =_sbss
 80013c4:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 80013c8:	20000664 	.word	0x20000664

080013cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013cc:	e7fe      	b.n	80013cc <ADC1_2_IRQHandler>
	...

080013d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013d4:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <HAL_Init+0x28>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a07      	ldr	r2, [pc, #28]	; (80013f8 <HAL_Init+0x28>)
 80013da:	f043 0310 	orr.w	r3, r3, #16
 80013de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013e0:	2003      	movs	r0, #3
 80013e2:	f000 f92b 	bl	800163c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013e6:	2000      	movs	r0, #0
 80013e8:	f000 f808 	bl	80013fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013ec:	f7ff fe5e 	bl	80010ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40022000 	.word	0x40022000

080013fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001404:	4b12      	ldr	r3, [pc, #72]	; (8001450 <HAL_InitTick+0x54>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b12      	ldr	r3, [pc, #72]	; (8001454 <HAL_InitTick+0x58>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	4619      	mov	r1, r3
 800140e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001412:	fbb3 f3f1 	udiv	r3, r3, r1
 8001416:	fbb2 f3f3 	udiv	r3, r2, r3
 800141a:	4618      	mov	r0, r3
 800141c:	f000 f935 	bl	800168a <HAL_SYSTICK_Config>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e00e      	b.n	8001448 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2b0f      	cmp	r3, #15
 800142e:	d80a      	bhi.n	8001446 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001430:	2200      	movs	r2, #0
 8001432:	6879      	ldr	r1, [r7, #4]
 8001434:	f04f 30ff 	mov.w	r0, #4294967295
 8001438:	f000 f90b 	bl	8001652 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800143c:	4a06      	ldr	r2, [pc, #24]	; (8001458 <HAL_InitTick+0x5c>)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001442:	2300      	movs	r3, #0
 8001444:	e000      	b.n	8001448 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
}
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000008 	.word	0x20000008
 8001454:	20000010 	.word	0x20000010
 8001458:	2000000c 	.word	0x2000000c

0800145c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001460:	4b05      	ldr	r3, [pc, #20]	; (8001478 <HAL_IncTick+0x1c>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	461a      	mov	r2, r3
 8001466:	4b05      	ldr	r3, [pc, #20]	; (800147c <HAL_IncTick+0x20>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4413      	add	r3, r2
 800146c:	4a03      	ldr	r2, [pc, #12]	; (800147c <HAL_IncTick+0x20>)
 800146e:	6013      	str	r3, [r2, #0]
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	20000010 	.word	0x20000010
 800147c:	20000650 	.word	0x20000650

08001480 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return uwTick;
 8001484:	4b02      	ldr	r3, [pc, #8]	; (8001490 <HAL_GetTick+0x10>)
 8001486:	681b      	ldr	r3, [r3, #0]
}
 8001488:	4618      	mov	r0, r3
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr
 8001490:	20000650 	.word	0x20000650

08001494 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800149c:	f7ff fff0 	bl	8001480 <HAL_GetTick>
 80014a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ac:	d005      	beq.n	80014ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ae:	4b0a      	ldr	r3, [pc, #40]	; (80014d8 <HAL_Delay+0x44>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	461a      	mov	r2, r3
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	4413      	add	r3, r2
 80014b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014ba:	bf00      	nop
 80014bc:	f7ff ffe0 	bl	8001480 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d8f7      	bhi.n	80014bc <HAL_Delay+0x28>
  {
  }
}
 80014cc:	bf00      	nop
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000010 	.word	0x20000010

080014dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f003 0307 	and.w	r3, r3, #7
 80014ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014ec:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <__NVIC_SetPriorityGrouping+0x44>)
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014f2:	68ba      	ldr	r2, [r7, #8]
 80014f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014f8:	4013      	ands	r3, r2
 80014fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001504:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001508:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800150c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800150e:	4a04      	ldr	r2, [pc, #16]	; (8001520 <__NVIC_SetPriorityGrouping+0x44>)
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	60d3      	str	r3, [r2, #12]
}
 8001514:	bf00      	nop
 8001516:	3714      	adds	r7, #20
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	e000ed00 	.word	0xe000ed00

08001524 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001528:	4b04      	ldr	r3, [pc, #16]	; (800153c <__NVIC_GetPriorityGrouping+0x18>)
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	0a1b      	lsrs	r3, r3, #8
 800152e:	f003 0307 	and.w	r3, r3, #7
}
 8001532:	4618      	mov	r0, r3
 8001534:	46bd      	mov	sp, r7
 8001536:	bc80      	pop	{r7}
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	6039      	str	r1, [r7, #0]
 800154a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800154c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001550:	2b00      	cmp	r3, #0
 8001552:	db0a      	blt.n	800156a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	b2da      	uxtb	r2, r3
 8001558:	490c      	ldr	r1, [pc, #48]	; (800158c <__NVIC_SetPriority+0x4c>)
 800155a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155e:	0112      	lsls	r2, r2, #4
 8001560:	b2d2      	uxtb	r2, r2
 8001562:	440b      	add	r3, r1
 8001564:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001568:	e00a      	b.n	8001580 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	b2da      	uxtb	r2, r3
 800156e:	4908      	ldr	r1, [pc, #32]	; (8001590 <__NVIC_SetPriority+0x50>)
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	f003 030f 	and.w	r3, r3, #15
 8001576:	3b04      	subs	r3, #4
 8001578:	0112      	lsls	r2, r2, #4
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	440b      	add	r3, r1
 800157e:	761a      	strb	r2, [r3, #24]
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	e000e100 	.word	0xe000e100
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001594:	b480      	push	{r7}
 8001596:	b089      	sub	sp, #36	; 0x24
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	f1c3 0307 	rsb	r3, r3, #7
 80015ae:	2b04      	cmp	r3, #4
 80015b0:	bf28      	it	cs
 80015b2:	2304      	movcs	r3, #4
 80015b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	3304      	adds	r3, #4
 80015ba:	2b06      	cmp	r3, #6
 80015bc:	d902      	bls.n	80015c4 <NVIC_EncodePriority+0x30>
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	3b03      	subs	r3, #3
 80015c2:	e000      	b.n	80015c6 <NVIC_EncodePriority+0x32>
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c8:	f04f 32ff 	mov.w	r2, #4294967295
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	43da      	mvns	r2, r3
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	401a      	ands	r2, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015dc:	f04f 31ff 	mov.w	r1, #4294967295
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	fa01 f303 	lsl.w	r3, r1, r3
 80015e6:	43d9      	mvns	r1, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ec:	4313      	orrs	r3, r2
         );
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3724      	adds	r7, #36	; 0x24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr

080015f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3b01      	subs	r3, #1
 8001604:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001608:	d301      	bcc.n	800160e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800160a:	2301      	movs	r3, #1
 800160c:	e00f      	b.n	800162e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800160e:	4a0a      	ldr	r2, [pc, #40]	; (8001638 <SysTick_Config+0x40>)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3b01      	subs	r3, #1
 8001614:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001616:	210f      	movs	r1, #15
 8001618:	f04f 30ff 	mov.w	r0, #4294967295
 800161c:	f7ff ff90 	bl	8001540 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001620:	4b05      	ldr	r3, [pc, #20]	; (8001638 <SysTick_Config+0x40>)
 8001622:	2200      	movs	r2, #0
 8001624:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001626:	4b04      	ldr	r3, [pc, #16]	; (8001638 <SysTick_Config+0x40>)
 8001628:	2207      	movs	r2, #7
 800162a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	e000e010 	.word	0xe000e010

0800163c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ff49 	bl	80014dc <__NVIC_SetPriorityGrouping>
}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001652:	b580      	push	{r7, lr}
 8001654:	b086      	sub	sp, #24
 8001656:	af00      	add	r7, sp, #0
 8001658:	4603      	mov	r3, r0
 800165a:	60b9      	str	r1, [r7, #8]
 800165c:	607a      	str	r2, [r7, #4]
 800165e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001664:	f7ff ff5e 	bl	8001524 <__NVIC_GetPriorityGrouping>
 8001668:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	68b9      	ldr	r1, [r7, #8]
 800166e:	6978      	ldr	r0, [r7, #20]
 8001670:	f7ff ff90 	bl	8001594 <NVIC_EncodePriority>
 8001674:	4602      	mov	r2, r0
 8001676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800167a:	4611      	mov	r1, r2
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff ff5f 	bl	8001540 <__NVIC_SetPriority>
}
 8001682:	bf00      	nop
 8001684:	3718      	adds	r7, #24
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b082      	sub	sp, #8
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7ff ffb0 	bl	80015f8 <SysTick_Config>
 8001698:	4603      	mov	r3, r0
}
 800169a:	4618      	mov	r0, r3
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
	...

080016a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b08b      	sub	sp, #44	; 0x2c
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016ae:	2300      	movs	r3, #0
 80016b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016b2:	2300      	movs	r3, #0
 80016b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016b6:	e169      	b.n	800198c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016b8:	2201      	movs	r2, #1
 80016ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	69fa      	ldr	r2, [r7, #28]
 80016c8:	4013      	ands	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	f040 8158 	bne.w	8001986 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	4a9a      	ldr	r2, [pc, #616]	; (8001944 <HAL_GPIO_Init+0x2a0>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d05e      	beq.n	800179e <HAL_GPIO_Init+0xfa>
 80016e0:	4a98      	ldr	r2, [pc, #608]	; (8001944 <HAL_GPIO_Init+0x2a0>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d875      	bhi.n	80017d2 <HAL_GPIO_Init+0x12e>
 80016e6:	4a98      	ldr	r2, [pc, #608]	; (8001948 <HAL_GPIO_Init+0x2a4>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d058      	beq.n	800179e <HAL_GPIO_Init+0xfa>
 80016ec:	4a96      	ldr	r2, [pc, #600]	; (8001948 <HAL_GPIO_Init+0x2a4>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d86f      	bhi.n	80017d2 <HAL_GPIO_Init+0x12e>
 80016f2:	4a96      	ldr	r2, [pc, #600]	; (800194c <HAL_GPIO_Init+0x2a8>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d052      	beq.n	800179e <HAL_GPIO_Init+0xfa>
 80016f8:	4a94      	ldr	r2, [pc, #592]	; (800194c <HAL_GPIO_Init+0x2a8>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d869      	bhi.n	80017d2 <HAL_GPIO_Init+0x12e>
 80016fe:	4a94      	ldr	r2, [pc, #592]	; (8001950 <HAL_GPIO_Init+0x2ac>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d04c      	beq.n	800179e <HAL_GPIO_Init+0xfa>
 8001704:	4a92      	ldr	r2, [pc, #584]	; (8001950 <HAL_GPIO_Init+0x2ac>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d863      	bhi.n	80017d2 <HAL_GPIO_Init+0x12e>
 800170a:	4a92      	ldr	r2, [pc, #584]	; (8001954 <HAL_GPIO_Init+0x2b0>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d046      	beq.n	800179e <HAL_GPIO_Init+0xfa>
 8001710:	4a90      	ldr	r2, [pc, #576]	; (8001954 <HAL_GPIO_Init+0x2b0>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d85d      	bhi.n	80017d2 <HAL_GPIO_Init+0x12e>
 8001716:	2b12      	cmp	r3, #18
 8001718:	d82a      	bhi.n	8001770 <HAL_GPIO_Init+0xcc>
 800171a:	2b12      	cmp	r3, #18
 800171c:	d859      	bhi.n	80017d2 <HAL_GPIO_Init+0x12e>
 800171e:	a201      	add	r2, pc, #4	; (adr r2, 8001724 <HAL_GPIO_Init+0x80>)
 8001720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001724:	0800179f 	.word	0x0800179f
 8001728:	08001779 	.word	0x08001779
 800172c:	0800178b 	.word	0x0800178b
 8001730:	080017cd 	.word	0x080017cd
 8001734:	080017d3 	.word	0x080017d3
 8001738:	080017d3 	.word	0x080017d3
 800173c:	080017d3 	.word	0x080017d3
 8001740:	080017d3 	.word	0x080017d3
 8001744:	080017d3 	.word	0x080017d3
 8001748:	080017d3 	.word	0x080017d3
 800174c:	080017d3 	.word	0x080017d3
 8001750:	080017d3 	.word	0x080017d3
 8001754:	080017d3 	.word	0x080017d3
 8001758:	080017d3 	.word	0x080017d3
 800175c:	080017d3 	.word	0x080017d3
 8001760:	080017d3 	.word	0x080017d3
 8001764:	080017d3 	.word	0x080017d3
 8001768:	08001781 	.word	0x08001781
 800176c:	08001795 	.word	0x08001795
 8001770:	4a79      	ldr	r2, [pc, #484]	; (8001958 <HAL_GPIO_Init+0x2b4>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d013      	beq.n	800179e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001776:	e02c      	b.n	80017d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	623b      	str	r3, [r7, #32]
          break;
 800177e:	e029      	b.n	80017d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	3304      	adds	r3, #4
 8001786:	623b      	str	r3, [r7, #32]
          break;
 8001788:	e024      	b.n	80017d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	3308      	adds	r3, #8
 8001790:	623b      	str	r3, [r7, #32]
          break;
 8001792:	e01f      	b.n	80017d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	330c      	adds	r3, #12
 800179a:	623b      	str	r3, [r7, #32]
          break;
 800179c:	e01a      	b.n	80017d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d102      	bne.n	80017ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017a6:	2304      	movs	r3, #4
 80017a8:	623b      	str	r3, [r7, #32]
          break;
 80017aa:	e013      	b.n	80017d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d105      	bne.n	80017c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017b4:	2308      	movs	r3, #8
 80017b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	69fa      	ldr	r2, [r7, #28]
 80017bc:	611a      	str	r2, [r3, #16]
          break;
 80017be:	e009      	b.n	80017d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017c0:	2308      	movs	r3, #8
 80017c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	69fa      	ldr	r2, [r7, #28]
 80017c8:	615a      	str	r2, [r3, #20]
          break;
 80017ca:	e003      	b.n	80017d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017cc:	2300      	movs	r3, #0
 80017ce:	623b      	str	r3, [r7, #32]
          break;
 80017d0:	e000      	b.n	80017d4 <HAL_GPIO_Init+0x130>
          break;
 80017d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017d4:	69bb      	ldr	r3, [r7, #24]
 80017d6:	2bff      	cmp	r3, #255	; 0xff
 80017d8:	d801      	bhi.n	80017de <HAL_GPIO_Init+0x13a>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	e001      	b.n	80017e2 <HAL_GPIO_Init+0x13e>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	3304      	adds	r3, #4
 80017e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	2bff      	cmp	r3, #255	; 0xff
 80017e8:	d802      	bhi.n	80017f0 <HAL_GPIO_Init+0x14c>
 80017ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	e002      	b.n	80017f6 <HAL_GPIO_Init+0x152>
 80017f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f2:	3b08      	subs	r3, #8
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	210f      	movs	r1, #15
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	fa01 f303 	lsl.w	r3, r1, r3
 8001804:	43db      	mvns	r3, r3
 8001806:	401a      	ands	r2, r3
 8001808:	6a39      	ldr	r1, [r7, #32]
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	fa01 f303 	lsl.w	r3, r1, r3
 8001810:	431a      	orrs	r2, r3
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800181e:	2b00      	cmp	r3, #0
 8001820:	f000 80b1 	beq.w	8001986 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001824:	4b4d      	ldr	r3, [pc, #308]	; (800195c <HAL_GPIO_Init+0x2b8>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	4a4c      	ldr	r2, [pc, #304]	; (800195c <HAL_GPIO_Init+0x2b8>)
 800182a:	f043 0301 	orr.w	r3, r3, #1
 800182e:	6193      	str	r3, [r2, #24]
 8001830:	4b4a      	ldr	r3, [pc, #296]	; (800195c <HAL_GPIO_Init+0x2b8>)
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	f003 0301 	and.w	r3, r3, #1
 8001838:	60bb      	str	r3, [r7, #8]
 800183a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800183c:	4a48      	ldr	r2, [pc, #288]	; (8001960 <HAL_GPIO_Init+0x2bc>)
 800183e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001840:	089b      	lsrs	r3, r3, #2
 8001842:	3302      	adds	r3, #2
 8001844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001848:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800184a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800184c:	f003 0303 	and.w	r3, r3, #3
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	220f      	movs	r2, #15
 8001854:	fa02 f303 	lsl.w	r3, r2, r3
 8001858:	43db      	mvns	r3, r3
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	4013      	ands	r3, r2
 800185e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4a40      	ldr	r2, [pc, #256]	; (8001964 <HAL_GPIO_Init+0x2c0>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d013      	beq.n	8001890 <HAL_GPIO_Init+0x1ec>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4a3f      	ldr	r2, [pc, #252]	; (8001968 <HAL_GPIO_Init+0x2c4>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d00d      	beq.n	800188c <HAL_GPIO_Init+0x1e8>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a3e      	ldr	r2, [pc, #248]	; (800196c <HAL_GPIO_Init+0x2c8>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d007      	beq.n	8001888 <HAL_GPIO_Init+0x1e4>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4a3d      	ldr	r2, [pc, #244]	; (8001970 <HAL_GPIO_Init+0x2cc>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d101      	bne.n	8001884 <HAL_GPIO_Init+0x1e0>
 8001880:	2303      	movs	r3, #3
 8001882:	e006      	b.n	8001892 <HAL_GPIO_Init+0x1ee>
 8001884:	2304      	movs	r3, #4
 8001886:	e004      	b.n	8001892 <HAL_GPIO_Init+0x1ee>
 8001888:	2302      	movs	r3, #2
 800188a:	e002      	b.n	8001892 <HAL_GPIO_Init+0x1ee>
 800188c:	2301      	movs	r3, #1
 800188e:	e000      	b.n	8001892 <HAL_GPIO_Init+0x1ee>
 8001890:	2300      	movs	r3, #0
 8001892:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001894:	f002 0203 	and.w	r2, r2, #3
 8001898:	0092      	lsls	r2, r2, #2
 800189a:	4093      	lsls	r3, r2
 800189c:	68fa      	ldr	r2, [r7, #12]
 800189e:	4313      	orrs	r3, r2
 80018a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018a2:	492f      	ldr	r1, [pc, #188]	; (8001960 <HAL_GPIO_Init+0x2bc>)
 80018a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a6:	089b      	lsrs	r3, r3, #2
 80018a8:	3302      	adds	r3, #2
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d006      	beq.n	80018ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018bc:	4b2d      	ldr	r3, [pc, #180]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	492c      	ldr	r1, [pc, #176]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	600b      	str	r3, [r1, #0]
 80018c8:	e006      	b.n	80018d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018ca:	4b2a      	ldr	r3, [pc, #168]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	43db      	mvns	r3, r3
 80018d2:	4928      	ldr	r1, [pc, #160]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 80018d4:	4013      	ands	r3, r2
 80018d6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d006      	beq.n	80018f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018e4:	4b23      	ldr	r3, [pc, #140]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	4922      	ldr	r1, [pc, #136]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	604b      	str	r3, [r1, #4]
 80018f0:	e006      	b.n	8001900 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018f2:	4b20      	ldr	r3, [pc, #128]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 80018f4:	685a      	ldr	r2, [r3, #4]
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	43db      	mvns	r3, r3
 80018fa:	491e      	ldr	r1, [pc, #120]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 80018fc:	4013      	ands	r3, r2
 80018fe:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d006      	beq.n	800191a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800190c:	4b19      	ldr	r3, [pc, #100]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 800190e:	689a      	ldr	r2, [r3, #8]
 8001910:	4918      	ldr	r1, [pc, #96]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	4313      	orrs	r3, r2
 8001916:	608b      	str	r3, [r1, #8]
 8001918:	e006      	b.n	8001928 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800191a:	4b16      	ldr	r3, [pc, #88]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 800191c:	689a      	ldr	r2, [r3, #8]
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	43db      	mvns	r3, r3
 8001922:	4914      	ldr	r1, [pc, #80]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 8001924:	4013      	ands	r3, r2
 8001926:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d021      	beq.n	8001978 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001934:	4b0f      	ldr	r3, [pc, #60]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 8001936:	68da      	ldr	r2, [r3, #12]
 8001938:	490e      	ldr	r1, [pc, #56]	; (8001974 <HAL_GPIO_Init+0x2d0>)
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	4313      	orrs	r3, r2
 800193e:	60cb      	str	r3, [r1, #12]
 8001940:	e021      	b.n	8001986 <HAL_GPIO_Init+0x2e2>
 8001942:	bf00      	nop
 8001944:	10320000 	.word	0x10320000
 8001948:	10310000 	.word	0x10310000
 800194c:	10220000 	.word	0x10220000
 8001950:	10210000 	.word	0x10210000
 8001954:	10120000 	.word	0x10120000
 8001958:	10110000 	.word	0x10110000
 800195c:	40021000 	.word	0x40021000
 8001960:	40010000 	.word	0x40010000
 8001964:	40010800 	.word	0x40010800
 8001968:	40010c00 	.word	0x40010c00
 800196c:	40011000 	.word	0x40011000
 8001970:	40011400 	.word	0x40011400
 8001974:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001978:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <HAL_GPIO_Init+0x304>)
 800197a:	68da      	ldr	r2, [r3, #12]
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	43db      	mvns	r3, r3
 8001980:	4909      	ldr	r1, [pc, #36]	; (80019a8 <HAL_GPIO_Init+0x304>)
 8001982:	4013      	ands	r3, r2
 8001984:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001988:	3301      	adds	r3, #1
 800198a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001992:	fa22 f303 	lsr.w	r3, r2, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	f47f ae8e 	bne.w	80016b8 <HAL_GPIO_Init+0x14>
  }
}
 800199c:	bf00      	nop
 800199e:	bf00      	nop
 80019a0:	372c      	adds	r7, #44	; 0x2c
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr
 80019a8:	40010400 	.word	0x40010400

080019ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d101      	bne.n	80019be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e26c      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	f000 8087 	beq.w	8001ada <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019cc:	4b92      	ldr	r3, [pc, #584]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f003 030c 	and.w	r3, r3, #12
 80019d4:	2b04      	cmp	r3, #4
 80019d6:	d00c      	beq.n	80019f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019d8:	4b8f      	ldr	r3, [pc, #572]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 030c 	and.w	r3, r3, #12
 80019e0:	2b08      	cmp	r3, #8
 80019e2:	d112      	bne.n	8001a0a <HAL_RCC_OscConfig+0x5e>
 80019e4:	4b8c      	ldr	r3, [pc, #560]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019f0:	d10b      	bne.n	8001a0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f2:	4b89      	ldr	r3, [pc, #548]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d06c      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x12c>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d168      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e246      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a12:	d106      	bne.n	8001a22 <HAL_RCC_OscConfig+0x76>
 8001a14:	4b80      	ldr	r3, [pc, #512]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a7f      	ldr	r2, [pc, #508]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a1e:	6013      	str	r3, [r2, #0]
 8001a20:	e02e      	b.n	8001a80 <HAL_RCC_OscConfig+0xd4>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d10c      	bne.n	8001a44 <HAL_RCC_OscConfig+0x98>
 8001a2a:	4b7b      	ldr	r3, [pc, #492]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a7a      	ldr	r2, [pc, #488]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a34:	6013      	str	r3, [r2, #0]
 8001a36:	4b78      	ldr	r3, [pc, #480]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a77      	ldr	r2, [pc, #476]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a40:	6013      	str	r3, [r2, #0]
 8001a42:	e01d      	b.n	8001a80 <HAL_RCC_OscConfig+0xd4>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a4c:	d10c      	bne.n	8001a68 <HAL_RCC_OscConfig+0xbc>
 8001a4e:	4b72      	ldr	r3, [pc, #456]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a71      	ldr	r2, [pc, #452]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a58:	6013      	str	r3, [r2, #0]
 8001a5a:	4b6f      	ldr	r3, [pc, #444]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a6e      	ldr	r2, [pc, #440]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a64:	6013      	str	r3, [r2, #0]
 8001a66:	e00b      	b.n	8001a80 <HAL_RCC_OscConfig+0xd4>
 8001a68:	4b6b      	ldr	r3, [pc, #428]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a6a      	ldr	r2, [pc, #424]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a72:	6013      	str	r3, [r2, #0]
 8001a74:	4b68      	ldr	r3, [pc, #416]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a67      	ldr	r2, [pc, #412]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001a7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d013      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a88:	f7ff fcfa 	bl	8001480 <HAL_GetTick>
 8001a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a8e:	e008      	b.n	8001aa2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a90:	f7ff fcf6 	bl	8001480 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b64      	cmp	r3, #100	; 0x64
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e1fa      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa2:	4b5d      	ldr	r3, [pc, #372]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d0f0      	beq.n	8001a90 <HAL_RCC_OscConfig+0xe4>
 8001aae:	e014      	b.n	8001ada <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab0:	f7ff fce6 	bl	8001480 <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ab8:	f7ff fce2 	bl	8001480 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b64      	cmp	r3, #100	; 0x64
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e1e6      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aca:	4b53      	ldr	r3, [pc, #332]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d1f0      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x10c>
 8001ad6:	e000      	b.n	8001ada <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d063      	beq.n	8001bae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ae6:	4b4c      	ldr	r3, [pc, #304]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f003 030c 	and.w	r3, r3, #12
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d00b      	beq.n	8001b0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001af2:	4b49      	ldr	r3, [pc, #292]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f003 030c 	and.w	r3, r3, #12
 8001afa:	2b08      	cmp	r3, #8
 8001afc:	d11c      	bne.n	8001b38 <HAL_RCC_OscConfig+0x18c>
 8001afe:	4b46      	ldr	r3, [pc, #280]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d116      	bne.n	8001b38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b0a:	4b43      	ldr	r3, [pc, #268]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d005      	beq.n	8001b22 <HAL_RCC_OscConfig+0x176>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	691b      	ldr	r3, [r3, #16]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d001      	beq.n	8001b22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e1ba      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b22:	4b3d      	ldr	r3, [pc, #244]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	00db      	lsls	r3, r3, #3
 8001b30:	4939      	ldr	r1, [pc, #228]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b36:	e03a      	b.n	8001bae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	691b      	ldr	r3, [r3, #16]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d020      	beq.n	8001b82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b40:	4b36      	ldr	r3, [pc, #216]	; (8001c1c <HAL_RCC_OscConfig+0x270>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b46:	f7ff fc9b 	bl	8001480 <HAL_GetTick>
 8001b4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b4c:	e008      	b.n	8001b60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b4e:	f7ff fc97 	bl	8001480 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d901      	bls.n	8001b60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e19b      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b60:	4b2d      	ldr	r3, [pc, #180]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0302 	and.w	r3, r3, #2
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d0f0      	beq.n	8001b4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b6c:	4b2a      	ldr	r3, [pc, #168]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	695b      	ldr	r3, [r3, #20]
 8001b78:	00db      	lsls	r3, r3, #3
 8001b7a:	4927      	ldr	r1, [pc, #156]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	600b      	str	r3, [r1, #0]
 8001b80:	e015      	b.n	8001bae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b82:	4b26      	ldr	r3, [pc, #152]	; (8001c1c <HAL_RCC_OscConfig+0x270>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b88:	f7ff fc7a 	bl	8001480 <HAL_GetTick>
 8001b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b90:	f7ff fc76 	bl	8001480 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e17a      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ba2:	4b1d      	ldr	r3, [pc, #116]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1f0      	bne.n	8001b90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0308 	and.w	r3, r3, #8
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d03a      	beq.n	8001c30 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d019      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bc2:	4b17      	ldr	r3, [pc, #92]	; (8001c20 <HAL_RCC_OscConfig+0x274>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bc8:	f7ff fc5a 	bl	8001480 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bd0:	f7ff fc56 	bl	8001480 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e15a      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001be2:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <HAL_RCC_OscConfig+0x26c>)
 8001be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be6:	f003 0302 	and.w	r3, r3, #2
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0f0      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001bee:	2001      	movs	r0, #1
 8001bf0:	f000 fad8 	bl	80021a4 <RCC_Delay>
 8001bf4:	e01c      	b.n	8001c30 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <HAL_RCC_OscConfig+0x274>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bfc:	f7ff fc40 	bl	8001480 <HAL_GetTick>
 8001c00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c02:	e00f      	b.n	8001c24 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c04:	f7ff fc3c 	bl	8001480 <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d908      	bls.n	8001c24 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e140      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
 8001c16:	bf00      	nop
 8001c18:	40021000 	.word	0x40021000
 8001c1c:	42420000 	.word	0x42420000
 8001c20:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c24:	4b9e      	ldr	r3, [pc, #632]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c28:	f003 0302 	and.w	r3, r3, #2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d1e9      	bne.n	8001c04 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f000 80a6 	beq.w	8001d8a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c42:	4b97      	ldr	r3, [pc, #604]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001c44:	69db      	ldr	r3, [r3, #28]
 8001c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d10d      	bne.n	8001c6a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c4e:	4b94      	ldr	r3, [pc, #592]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	4a93      	ldr	r2, [pc, #588]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001c54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c58:	61d3      	str	r3, [r2, #28]
 8001c5a:	4b91      	ldr	r3, [pc, #580]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001c5c:	69db      	ldr	r3, [r3, #28]
 8001c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c66:	2301      	movs	r3, #1
 8001c68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c6a:	4b8e      	ldr	r3, [pc, #568]	; (8001ea4 <HAL_RCC_OscConfig+0x4f8>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d118      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c76:	4b8b      	ldr	r3, [pc, #556]	; (8001ea4 <HAL_RCC_OscConfig+0x4f8>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a8a      	ldr	r2, [pc, #552]	; (8001ea4 <HAL_RCC_OscConfig+0x4f8>)
 8001c7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c82:	f7ff fbfd 	bl	8001480 <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c8a:	f7ff fbf9 	bl	8001480 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b64      	cmp	r3, #100	; 0x64
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e0fd      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c9c:	4b81      	ldr	r3, [pc, #516]	; (8001ea4 <HAL_RCC_OscConfig+0x4f8>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0f0      	beq.n	8001c8a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d106      	bne.n	8001cbe <HAL_RCC_OscConfig+0x312>
 8001cb0:	4b7b      	ldr	r3, [pc, #492]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001cb2:	6a1b      	ldr	r3, [r3, #32]
 8001cb4:	4a7a      	ldr	r2, [pc, #488]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001cb6:	f043 0301 	orr.w	r3, r3, #1
 8001cba:	6213      	str	r3, [r2, #32]
 8001cbc:	e02d      	b.n	8001d1a <HAL_RCC_OscConfig+0x36e>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d10c      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x334>
 8001cc6:	4b76      	ldr	r3, [pc, #472]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001cc8:	6a1b      	ldr	r3, [r3, #32]
 8001cca:	4a75      	ldr	r2, [pc, #468]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001ccc:	f023 0301 	bic.w	r3, r3, #1
 8001cd0:	6213      	str	r3, [r2, #32]
 8001cd2:	4b73      	ldr	r3, [pc, #460]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001cd4:	6a1b      	ldr	r3, [r3, #32]
 8001cd6:	4a72      	ldr	r2, [pc, #456]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001cd8:	f023 0304 	bic.w	r3, r3, #4
 8001cdc:	6213      	str	r3, [r2, #32]
 8001cde:	e01c      	b.n	8001d1a <HAL_RCC_OscConfig+0x36e>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	2b05      	cmp	r3, #5
 8001ce6:	d10c      	bne.n	8001d02 <HAL_RCC_OscConfig+0x356>
 8001ce8:	4b6d      	ldr	r3, [pc, #436]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001cea:	6a1b      	ldr	r3, [r3, #32]
 8001cec:	4a6c      	ldr	r2, [pc, #432]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001cee:	f043 0304 	orr.w	r3, r3, #4
 8001cf2:	6213      	str	r3, [r2, #32]
 8001cf4:	4b6a      	ldr	r3, [pc, #424]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001cf6:	6a1b      	ldr	r3, [r3, #32]
 8001cf8:	4a69      	ldr	r2, [pc, #420]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	6213      	str	r3, [r2, #32]
 8001d00:	e00b      	b.n	8001d1a <HAL_RCC_OscConfig+0x36e>
 8001d02:	4b67      	ldr	r3, [pc, #412]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001d04:	6a1b      	ldr	r3, [r3, #32]
 8001d06:	4a66      	ldr	r2, [pc, #408]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001d08:	f023 0301 	bic.w	r3, r3, #1
 8001d0c:	6213      	str	r3, [r2, #32]
 8001d0e:	4b64      	ldr	r3, [pc, #400]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001d10:	6a1b      	ldr	r3, [r3, #32]
 8001d12:	4a63      	ldr	r2, [pc, #396]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001d14:	f023 0304 	bic.w	r3, r3, #4
 8001d18:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d015      	beq.n	8001d4e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d22:	f7ff fbad 	bl	8001480 <HAL_GetTick>
 8001d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d28:	e00a      	b.n	8001d40 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d2a:	f7ff fba9 	bl	8001480 <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e0ab      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d40:	4b57      	ldr	r3, [pc, #348]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001d42:	6a1b      	ldr	r3, [r3, #32]
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d0ee      	beq.n	8001d2a <HAL_RCC_OscConfig+0x37e>
 8001d4c:	e014      	b.n	8001d78 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d4e:	f7ff fb97 	bl	8001480 <HAL_GetTick>
 8001d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d54:	e00a      	b.n	8001d6c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d56:	f7ff fb93 	bl	8001480 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d901      	bls.n	8001d6c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e095      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d6c:	4b4c      	ldr	r3, [pc, #304]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001d6e:	6a1b      	ldr	r3, [r3, #32]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1ee      	bne.n	8001d56 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d78:	7dfb      	ldrb	r3, [r7, #23]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d105      	bne.n	8001d8a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d7e:	4b48      	ldr	r3, [pc, #288]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	4a47      	ldr	r2, [pc, #284]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001d84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d88:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f000 8081 	beq.w	8001e96 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d94:	4b42      	ldr	r3, [pc, #264]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f003 030c 	and.w	r3, r3, #12
 8001d9c:	2b08      	cmp	r3, #8
 8001d9e:	d061      	beq.n	8001e64 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	69db      	ldr	r3, [r3, #28]
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d146      	bne.n	8001e36 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001da8:	4b3f      	ldr	r3, [pc, #252]	; (8001ea8 <HAL_RCC_OscConfig+0x4fc>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dae:	f7ff fb67 	bl	8001480 <HAL_GetTick>
 8001db2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001db4:	e008      	b.n	8001dc8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db6:	f7ff fb63 	bl	8001480 <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d901      	bls.n	8001dc8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e067      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dc8:	4b35      	ldr	r3, [pc, #212]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d1f0      	bne.n	8001db6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6a1b      	ldr	r3, [r3, #32]
 8001dd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ddc:	d108      	bne.n	8001df0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001dde:	4b30      	ldr	r3, [pc, #192]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	492d      	ldr	r1, [pc, #180]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001dec:	4313      	orrs	r3, r2
 8001dee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001df0:	4b2b      	ldr	r3, [pc, #172]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a19      	ldr	r1, [r3, #32]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e00:	430b      	orrs	r3, r1
 8001e02:	4927      	ldr	r1, [pc, #156]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001e04:	4313      	orrs	r3, r2
 8001e06:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e08:	4b27      	ldr	r3, [pc, #156]	; (8001ea8 <HAL_RCC_OscConfig+0x4fc>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e0e:	f7ff fb37 	bl	8001480 <HAL_GetTick>
 8001e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e14:	e008      	b.n	8001e28 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e16:	f7ff fb33 	bl	8001480 <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d901      	bls.n	8001e28 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e037      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e28:	4b1d      	ldr	r3, [pc, #116]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d0f0      	beq.n	8001e16 <HAL_RCC_OscConfig+0x46a>
 8001e34:	e02f      	b.n	8001e96 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e36:	4b1c      	ldr	r3, [pc, #112]	; (8001ea8 <HAL_RCC_OscConfig+0x4fc>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e3c:	f7ff fb20 	bl	8001480 <HAL_GetTick>
 8001e40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e42:	e008      	b.n	8001e56 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e44:	f7ff fb1c 	bl	8001480 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e020      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e56:	4b12      	ldr	r3, [pc, #72]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d1f0      	bne.n	8001e44 <HAL_RCC_OscConfig+0x498>
 8001e62:	e018      	b.n	8001e96 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d101      	bne.n	8001e70 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e013      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e70:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <HAL_RCC_OscConfig+0x4f4>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6a1b      	ldr	r3, [r3, #32]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d106      	bne.n	8001e92 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d001      	beq.n	8001e96 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e000      	b.n	8001e98 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	40007000 	.word	0x40007000
 8001ea8:	42420060 	.word	0x42420060

08001eac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d101      	bne.n	8001ec0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e0d0      	b.n	8002062 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ec0:	4b6a      	ldr	r3, [pc, #424]	; (800206c <HAL_RCC_ClockConfig+0x1c0>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0307 	and.w	r3, r3, #7
 8001ec8:	683a      	ldr	r2, [r7, #0]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d910      	bls.n	8001ef0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ece:	4b67      	ldr	r3, [pc, #412]	; (800206c <HAL_RCC_ClockConfig+0x1c0>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f023 0207 	bic.w	r2, r3, #7
 8001ed6:	4965      	ldr	r1, [pc, #404]	; (800206c <HAL_RCC_ClockConfig+0x1c0>)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ede:	4b63      	ldr	r3, [pc, #396]	; (800206c <HAL_RCC_ClockConfig+0x1c0>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0307 	and.w	r3, r3, #7
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d001      	beq.n	8001ef0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e0b8      	b.n	8002062 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d020      	beq.n	8001f3e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0304 	and.w	r3, r3, #4
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d005      	beq.n	8001f14 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f08:	4b59      	ldr	r3, [pc, #356]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	4a58      	ldr	r2, [pc, #352]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f12:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0308 	and.w	r3, r3, #8
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f20:	4b53      	ldr	r3, [pc, #332]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	4a52      	ldr	r2, [pc, #328]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001f26:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f2a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f2c:	4b50      	ldr	r3, [pc, #320]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	494d      	ldr	r1, [pc, #308]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d040      	beq.n	8001fcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d107      	bne.n	8001f62 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f52:	4b47      	ldr	r3, [pc, #284]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d115      	bne.n	8001f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e07f      	b.n	8002062 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d107      	bne.n	8001f7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f6a:	4b41      	ldr	r3, [pc, #260]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d109      	bne.n	8001f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e073      	b.n	8002062 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f7a:	4b3d      	ldr	r3, [pc, #244]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e06b      	b.n	8002062 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f8a:	4b39      	ldr	r3, [pc, #228]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f023 0203 	bic.w	r2, r3, #3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	4936      	ldr	r1, [pc, #216]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f9c:	f7ff fa70 	bl	8001480 <HAL_GetTick>
 8001fa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fa2:	e00a      	b.n	8001fba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa4:	f7ff fa6c 	bl	8001480 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e053      	b.n	8002062 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fba:	4b2d      	ldr	r3, [pc, #180]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f003 020c 	and.w	r2, r3, #12
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d1eb      	bne.n	8001fa4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fcc:	4b27      	ldr	r3, [pc, #156]	; (800206c <HAL_RCC_ClockConfig+0x1c0>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0307 	and.w	r3, r3, #7
 8001fd4:	683a      	ldr	r2, [r7, #0]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d210      	bcs.n	8001ffc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fda:	4b24      	ldr	r3, [pc, #144]	; (800206c <HAL_RCC_ClockConfig+0x1c0>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f023 0207 	bic.w	r2, r3, #7
 8001fe2:	4922      	ldr	r1, [pc, #136]	; (800206c <HAL_RCC_ClockConfig+0x1c0>)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fea:	4b20      	ldr	r3, [pc, #128]	; (800206c <HAL_RCC_ClockConfig+0x1c0>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0307 	and.w	r3, r3, #7
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d001      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e032      	b.n	8002062 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0304 	and.w	r3, r3, #4
 8002004:	2b00      	cmp	r3, #0
 8002006:	d008      	beq.n	800201a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002008:	4b19      	ldr	r3, [pc, #100]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	4916      	ldr	r1, [pc, #88]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8002016:	4313      	orrs	r3, r2
 8002018:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0308 	and.w	r3, r3, #8
 8002022:	2b00      	cmp	r3, #0
 8002024:	d009      	beq.n	800203a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002026:	4b12      	ldr	r3, [pc, #72]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	00db      	lsls	r3, r3, #3
 8002034:	490e      	ldr	r1, [pc, #56]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8002036:	4313      	orrs	r3, r2
 8002038:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800203a:	f000 f821 	bl	8002080 <HAL_RCC_GetSysClockFreq>
 800203e:	4602      	mov	r2, r0
 8002040:	4b0b      	ldr	r3, [pc, #44]	; (8002070 <HAL_RCC_ClockConfig+0x1c4>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	091b      	lsrs	r3, r3, #4
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	490a      	ldr	r1, [pc, #40]	; (8002074 <HAL_RCC_ClockConfig+0x1c8>)
 800204c:	5ccb      	ldrb	r3, [r1, r3]
 800204e:	fa22 f303 	lsr.w	r3, r2, r3
 8002052:	4a09      	ldr	r2, [pc, #36]	; (8002078 <HAL_RCC_ClockConfig+0x1cc>)
 8002054:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002056:	4b09      	ldr	r3, [pc, #36]	; (800207c <HAL_RCC_ClockConfig+0x1d0>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff f9ce 	bl	80013fc <HAL_InitTick>

  return HAL_OK;
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	40022000 	.word	0x40022000
 8002070:	40021000 	.word	0x40021000
 8002074:	08005414 	.word	0x08005414
 8002078:	20000008 	.word	0x20000008
 800207c:	2000000c 	.word	0x2000000c

08002080 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002080:	b490      	push	{r4, r7}
 8002082:	b08a      	sub	sp, #40	; 0x28
 8002084:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002086:	4b2a      	ldr	r3, [pc, #168]	; (8002130 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002088:	1d3c      	adds	r4, r7, #4
 800208a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800208c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002090:	f240 2301 	movw	r3, #513	; 0x201
 8002094:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002096:	2300      	movs	r3, #0
 8002098:	61fb      	str	r3, [r7, #28]
 800209a:	2300      	movs	r3, #0
 800209c:	61bb      	str	r3, [r7, #24]
 800209e:	2300      	movs	r3, #0
 80020a0:	627b      	str	r3, [r7, #36]	; 0x24
 80020a2:	2300      	movs	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80020a6:	2300      	movs	r3, #0
 80020a8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020aa:	4b22      	ldr	r3, [pc, #136]	; (8002134 <HAL_RCC_GetSysClockFreq+0xb4>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	f003 030c 	and.w	r3, r3, #12
 80020b6:	2b04      	cmp	r3, #4
 80020b8:	d002      	beq.n	80020c0 <HAL_RCC_GetSysClockFreq+0x40>
 80020ba:	2b08      	cmp	r3, #8
 80020bc:	d003      	beq.n	80020c6 <HAL_RCC_GetSysClockFreq+0x46>
 80020be:	e02d      	b.n	800211c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020c0:	4b1d      	ldr	r3, [pc, #116]	; (8002138 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020c2:	623b      	str	r3, [r7, #32]
      break;
 80020c4:	e02d      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	0c9b      	lsrs	r3, r3, #18
 80020ca:	f003 030f 	and.w	r3, r3, #15
 80020ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80020d2:	4413      	add	r3, r2
 80020d4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80020d8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d013      	beq.n	800210c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80020e4:	4b13      	ldr	r3, [pc, #76]	; (8002134 <HAL_RCC_GetSysClockFreq+0xb4>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	0c5b      	lsrs	r3, r3, #17
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80020f2:	4413      	add	r3, r2
 80020f4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80020f8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	4a0e      	ldr	r2, [pc, #56]	; (8002138 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020fe:	fb02 f203 	mul.w	r2, r2, r3
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	fbb2 f3f3 	udiv	r3, r2, r3
 8002108:	627b      	str	r3, [r7, #36]	; 0x24
 800210a:	e004      	b.n	8002116 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	4a0b      	ldr	r2, [pc, #44]	; (800213c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002110:	fb02 f303 	mul.w	r3, r2, r3
 8002114:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002118:	623b      	str	r3, [r7, #32]
      break;
 800211a:	e002      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800211c:	4b06      	ldr	r3, [pc, #24]	; (8002138 <HAL_RCC_GetSysClockFreq+0xb8>)
 800211e:	623b      	str	r3, [r7, #32]
      break;
 8002120:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002122:	6a3b      	ldr	r3, [r7, #32]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3728      	adds	r7, #40	; 0x28
 8002128:	46bd      	mov	sp, r7
 800212a:	bc90      	pop	{r4, r7}
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	08005404 	.word	0x08005404
 8002134:	40021000 	.word	0x40021000
 8002138:	007a1200 	.word	0x007a1200
 800213c:	003d0900 	.word	0x003d0900

08002140 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002144:	4b02      	ldr	r3, [pc, #8]	; (8002150 <HAL_RCC_GetHCLKFreq+0x10>)
 8002146:	681b      	ldr	r3, [r3, #0]
}
 8002148:	4618      	mov	r0, r3
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr
 8002150:	20000008 	.word	0x20000008

08002154 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002158:	f7ff fff2 	bl	8002140 <HAL_RCC_GetHCLKFreq>
 800215c:	4602      	mov	r2, r0
 800215e:	4b05      	ldr	r3, [pc, #20]	; (8002174 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	0a1b      	lsrs	r3, r3, #8
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	4903      	ldr	r1, [pc, #12]	; (8002178 <HAL_RCC_GetPCLK1Freq+0x24>)
 800216a:	5ccb      	ldrb	r3, [r1, r3]
 800216c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002170:	4618      	mov	r0, r3
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40021000 	.word	0x40021000
 8002178:	08005424 	.word	0x08005424

0800217c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002180:	f7ff ffde 	bl	8002140 <HAL_RCC_GetHCLKFreq>
 8002184:	4602      	mov	r2, r0
 8002186:	4b05      	ldr	r3, [pc, #20]	; (800219c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	0adb      	lsrs	r3, r3, #11
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	4903      	ldr	r1, [pc, #12]	; (80021a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002192:	5ccb      	ldrb	r3, [r1, r3]
 8002194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002198:	4618      	mov	r0, r3
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40021000 	.word	0x40021000
 80021a0:	08005424 	.word	0x08005424

080021a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021ac:	4b0a      	ldr	r3, [pc, #40]	; (80021d8 <RCC_Delay+0x34>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a0a      	ldr	r2, [pc, #40]	; (80021dc <RCC_Delay+0x38>)
 80021b2:	fba2 2303 	umull	r2, r3, r2, r3
 80021b6:	0a5b      	lsrs	r3, r3, #9
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	fb02 f303 	mul.w	r3, r2, r3
 80021be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021c0:	bf00      	nop
  }
  while (Delay --);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	1e5a      	subs	r2, r3, #1
 80021c6:	60fa      	str	r2, [r7, #12]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1f9      	bne.n	80021c0 <RCC_Delay+0x1c>
}
 80021cc:	bf00      	nop
 80021ce:	bf00      	nop
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr
 80021d8:	20000008 	.word	0x20000008
 80021dc:	10624dd3 	.word	0x10624dd3

080021e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e03f      	b.n	8002272 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d106      	bne.n	800220c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f7fe ff82 	bl	8001110 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2224      	movs	r2, #36	; 0x24
 8002210:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	68da      	ldr	r2, [r3, #12]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002222:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f000 f911 	bl	800244c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	691a      	ldr	r2, [r3, #16]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002238:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	695a      	ldr	r2, [r3, #20]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002248:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68da      	ldr	r2, [r3, #12]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002258:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2220      	movs	r2, #32
 8002264:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2220      	movs	r2, #32
 800226c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b08a      	sub	sp, #40	; 0x28
 800227e:	af02      	add	r7, sp, #8
 8002280:	60f8      	str	r0, [r7, #12]
 8002282:	60b9      	str	r1, [r7, #8]
 8002284:	603b      	str	r3, [r7, #0]
 8002286:	4613      	mov	r3, r2
 8002288:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800228a:	2300      	movs	r3, #0
 800228c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b20      	cmp	r3, #32
 8002298:	f040 8089 	bne.w	80023ae <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d002      	beq.n	80022a8 <HAL_UART_Receive+0x2e>
 80022a2:	88fb      	ldrh	r3, [r7, #6]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e081      	b.n	80023b0 <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d101      	bne.n	80022ba <HAL_UART_Receive+0x40>
 80022b6:	2302      	movs	r3, #2
 80022b8:	e07a      	b.n	80023b0 <HAL_UART_Receive+0x136>
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2201      	movs	r2, #1
 80022be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2222      	movs	r2, #34	; 0x22
 80022cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80022d0:	f7ff f8d6 	bl	8001480 <HAL_GetTick>
 80022d4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	88fa      	ldrh	r2, [r7, #6]
 80022da:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	88fa      	ldrh	r2, [r7, #6]
 80022e0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022ea:	d108      	bne.n	80022fe <HAL_UART_Receive+0x84>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d104      	bne.n	80022fe <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	61bb      	str	r3, [r7, #24]
 80022fc:	e003      	b.n	8002306 <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002302:	2300      	movs	r3, #0
 8002304:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800230e:	e043      	b.n	8002398 <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	9300      	str	r3, [sp, #0]
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	2200      	movs	r2, #0
 8002318:	2120      	movs	r1, #32
 800231a:	68f8      	ldr	r0, [r7, #12]
 800231c:	f000 f84c 	bl	80023b8 <UART_WaitOnFlagUntilTimeout>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e042      	b.n	80023b0 <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d10c      	bne.n	800234a <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	b29b      	uxth	r3, r3
 8002338:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800233c:	b29a      	uxth	r2, r3
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002342:	69bb      	ldr	r3, [r7, #24]
 8002344:	3302      	adds	r3, #2
 8002346:	61bb      	str	r3, [r7, #24]
 8002348:	e01f      	b.n	800238a <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002352:	d007      	beq.n	8002364 <HAL_UART_Receive+0xea>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d10a      	bne.n	8002372 <HAL_UART_Receive+0xf8>
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	691b      	ldr	r3, [r3, #16]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d106      	bne.n	8002372 <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	b2da      	uxtb	r2, r3
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	701a      	strb	r2, [r3, #0]
 8002370:	e008      	b.n	8002384 <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	b2db      	uxtb	r3, r3
 800237a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800237e:	b2da      	uxtb	r2, r3
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	3301      	adds	r3, #1
 8002388:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800238e:	b29b      	uxth	r3, r3
 8002390:	3b01      	subs	r3, #1
 8002392:	b29a      	uxth	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800239c:	b29b      	uxth	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1b6      	bne.n	8002310 <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2220      	movs	r2, #32
 80023a6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80023aa:	2300      	movs	r3, #0
 80023ac:	e000      	b.n	80023b0 <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 80023ae:	2302      	movs	r3, #2
  }
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3720      	adds	r7, #32
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	603b      	str	r3, [r7, #0]
 80023c4:	4613      	mov	r3, r2
 80023c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023c8:	e02c      	b.n	8002424 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023d0:	d028      	beq.n	8002424 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d007      	beq.n	80023e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80023d8:	f7ff f852 	bl	8001480 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d21d      	bcs.n	8002424 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68da      	ldr	r2, [r3, #12]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80023f6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	695a      	ldr	r2, [r3, #20]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 0201 	bic.w	r2, r2, #1
 8002406:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2220      	movs	r2, #32
 800240c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2220      	movs	r2, #32
 8002414:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e00f      	b.n	8002444 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	4013      	ands	r3, r2
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	429a      	cmp	r2, r3
 8002432:	bf0c      	ite	eq
 8002434:	2301      	moveq	r3, #1
 8002436:	2300      	movne	r3, #0
 8002438:	b2db      	uxtb	r3, r3
 800243a:	461a      	mov	r2, r3
 800243c:	79fb      	ldrb	r3, [r7, #7]
 800243e:	429a      	cmp	r2, r3
 8002440:	d0c3      	beq.n	80023ca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68da      	ldr	r2, [r3, #12]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	430a      	orrs	r2, r1
 8002468:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689a      	ldr	r2, [r3, #8]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	431a      	orrs	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	4313      	orrs	r3, r2
 800247a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002486:	f023 030c 	bic.w	r3, r3, #12
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	6812      	ldr	r2, [r2, #0]
 800248e:	68b9      	ldr	r1, [r7, #8]
 8002490:	430b      	orrs	r3, r1
 8002492:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	699a      	ldr	r2, [r3, #24]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	430a      	orrs	r2, r1
 80024a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a2c      	ldr	r2, [pc, #176]	; (8002560 <UART_SetConfig+0x114>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d103      	bne.n	80024bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80024b4:	f7ff fe62 	bl	800217c <HAL_RCC_GetPCLK2Freq>
 80024b8:	60f8      	str	r0, [r7, #12]
 80024ba:	e002      	b.n	80024c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80024bc:	f7ff fe4a 	bl	8002154 <HAL_RCC_GetPCLK1Freq>
 80024c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	4613      	mov	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	4413      	add	r3, r2
 80024ca:	009a      	lsls	r2, r3, #2
 80024cc:	441a      	add	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d8:	4a22      	ldr	r2, [pc, #136]	; (8002564 <UART_SetConfig+0x118>)
 80024da:	fba2 2303 	umull	r2, r3, r2, r3
 80024de:	095b      	lsrs	r3, r3, #5
 80024e0:	0119      	lsls	r1, r3, #4
 80024e2:	68fa      	ldr	r2, [r7, #12]
 80024e4:	4613      	mov	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	4413      	add	r3, r2
 80024ea:	009a      	lsls	r2, r3, #2
 80024ec:	441a      	add	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80024f8:	4b1a      	ldr	r3, [pc, #104]	; (8002564 <UART_SetConfig+0x118>)
 80024fa:	fba3 0302 	umull	r0, r3, r3, r2
 80024fe:	095b      	lsrs	r3, r3, #5
 8002500:	2064      	movs	r0, #100	; 0x64
 8002502:	fb00 f303 	mul.w	r3, r0, r3
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	011b      	lsls	r3, r3, #4
 800250a:	3332      	adds	r3, #50	; 0x32
 800250c:	4a15      	ldr	r2, [pc, #84]	; (8002564 <UART_SetConfig+0x118>)
 800250e:	fba2 2303 	umull	r2, r3, r2, r3
 8002512:	095b      	lsrs	r3, r3, #5
 8002514:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002518:	4419      	add	r1, r3
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	4613      	mov	r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	009a      	lsls	r2, r3, #2
 8002524:	441a      	add	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002530:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <UART_SetConfig+0x118>)
 8002532:	fba3 0302 	umull	r0, r3, r3, r2
 8002536:	095b      	lsrs	r3, r3, #5
 8002538:	2064      	movs	r0, #100	; 0x64
 800253a:	fb00 f303 	mul.w	r3, r0, r3
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	011b      	lsls	r3, r3, #4
 8002542:	3332      	adds	r3, #50	; 0x32
 8002544:	4a07      	ldr	r2, [pc, #28]	; (8002564 <UART_SetConfig+0x118>)
 8002546:	fba2 2303 	umull	r2, r3, r2, r3
 800254a:	095b      	lsrs	r3, r3, #5
 800254c:	f003 020f 	and.w	r2, r3, #15
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	440a      	add	r2, r1
 8002556:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002558:	bf00      	nop
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	40013800 	.word	0x40013800
 8002564:	51eb851f 	.word	0x51eb851f

08002568 <atof>:
 8002568:	2100      	movs	r1, #0
 800256a:	f000 be61 	b.w	8003230 <strtod>

0800256e <atoi>:
 800256e:	220a      	movs	r2, #10
 8002570:	2100      	movs	r1, #0
 8002572:	f000 beef 	b.w	8003354 <strtol>
	...

08002578 <__errno>:
 8002578:	4b01      	ldr	r3, [pc, #4]	; (8002580 <__errno+0x8>)
 800257a:	6818      	ldr	r0, [r3, #0]
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	20000014 	.word	0x20000014

08002584 <__libc_init_array>:
 8002584:	b570      	push	{r4, r5, r6, lr}
 8002586:	2600      	movs	r6, #0
 8002588:	4d0c      	ldr	r5, [pc, #48]	; (80025bc <__libc_init_array+0x38>)
 800258a:	4c0d      	ldr	r4, [pc, #52]	; (80025c0 <__libc_init_array+0x3c>)
 800258c:	1b64      	subs	r4, r4, r5
 800258e:	10a4      	asrs	r4, r4, #2
 8002590:	42a6      	cmp	r6, r4
 8002592:	d109      	bne.n	80025a8 <__libc_init_array+0x24>
 8002594:	f002 ff26 	bl	80053e4 <_init>
 8002598:	2600      	movs	r6, #0
 800259a:	4d0a      	ldr	r5, [pc, #40]	; (80025c4 <__libc_init_array+0x40>)
 800259c:	4c0a      	ldr	r4, [pc, #40]	; (80025c8 <__libc_init_array+0x44>)
 800259e:	1b64      	subs	r4, r4, r5
 80025a0:	10a4      	asrs	r4, r4, #2
 80025a2:	42a6      	cmp	r6, r4
 80025a4:	d105      	bne.n	80025b2 <__libc_init_array+0x2e>
 80025a6:	bd70      	pop	{r4, r5, r6, pc}
 80025a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80025ac:	4798      	blx	r3
 80025ae:	3601      	adds	r6, #1
 80025b0:	e7ee      	b.n	8002590 <__libc_init_array+0xc>
 80025b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80025b6:	4798      	blx	r3
 80025b8:	3601      	adds	r6, #1
 80025ba:	e7f2      	b.n	80025a2 <__libc_init_array+0x1e>
 80025bc:	08005864 	.word	0x08005864
 80025c0:	08005864 	.word	0x08005864
 80025c4:	08005864 	.word	0x08005864
 80025c8:	08005868 	.word	0x08005868

080025cc <memset>:
 80025cc:	4603      	mov	r3, r0
 80025ce:	4402      	add	r2, r0
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d100      	bne.n	80025d6 <memset+0xa>
 80025d4:	4770      	bx	lr
 80025d6:	f803 1b01 	strb.w	r1, [r3], #1
 80025da:	e7f9      	b.n	80025d0 <memset+0x4>

080025dc <strncpy>:
 80025dc:	4603      	mov	r3, r0
 80025de:	b510      	push	{r4, lr}
 80025e0:	3901      	subs	r1, #1
 80025e2:	b132      	cbz	r2, 80025f2 <strncpy+0x16>
 80025e4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80025e8:	3a01      	subs	r2, #1
 80025ea:	f803 4b01 	strb.w	r4, [r3], #1
 80025ee:	2c00      	cmp	r4, #0
 80025f0:	d1f7      	bne.n	80025e2 <strncpy+0x6>
 80025f2:	2100      	movs	r1, #0
 80025f4:	441a      	add	r2, r3
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d100      	bne.n	80025fc <strncpy+0x20>
 80025fa:	bd10      	pop	{r4, pc}
 80025fc:	f803 1b01 	strb.w	r1, [r3], #1
 8002600:	e7f9      	b.n	80025f6 <strncpy+0x1a>

08002602 <sulp>:
 8002602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002606:	460f      	mov	r7, r1
 8002608:	4690      	mov	r8, r2
 800260a:	f001 fda3 	bl	8004154 <__ulp>
 800260e:	4604      	mov	r4, r0
 8002610:	460d      	mov	r5, r1
 8002612:	f1b8 0f00 	cmp.w	r8, #0
 8002616:	d011      	beq.n	800263c <sulp+0x3a>
 8002618:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800261c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8002620:	2b00      	cmp	r3, #0
 8002622:	dd0b      	ble.n	800263c <sulp+0x3a>
 8002624:	2400      	movs	r4, #0
 8002626:	051b      	lsls	r3, r3, #20
 8002628:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800262c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8002630:	4622      	mov	r2, r4
 8002632:	462b      	mov	r3, r5
 8002634:	f7fd ff5a 	bl	80004ec <__aeabi_dmul>
 8002638:	4604      	mov	r4, r0
 800263a:	460d      	mov	r5, r1
 800263c:	4620      	mov	r0, r4
 800263e:	4629      	mov	r1, r5
 8002640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002644:	0000      	movs	r0, r0
	...

08002648 <_strtod_l>:
 8002648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800264c:	469b      	mov	fp, r3
 800264e:	2300      	movs	r3, #0
 8002650:	b0a1      	sub	sp, #132	; 0x84
 8002652:	931c      	str	r3, [sp, #112]	; 0x70
 8002654:	4ba1      	ldr	r3, [pc, #644]	; (80028dc <_strtod_l+0x294>)
 8002656:	4682      	mov	sl, r0
 8002658:	681f      	ldr	r7, [r3, #0]
 800265a:	460e      	mov	r6, r1
 800265c:	4638      	mov	r0, r7
 800265e:	9217      	str	r2, [sp, #92]	; 0x5c
 8002660:	f7fd fd80 	bl	8000164 <strlen>
 8002664:	f04f 0800 	mov.w	r8, #0
 8002668:	4604      	mov	r4, r0
 800266a:	f04f 0900 	mov.w	r9, #0
 800266e:	961b      	str	r6, [sp, #108]	; 0x6c
 8002670:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002672:	781a      	ldrb	r2, [r3, #0]
 8002674:	2a2b      	cmp	r2, #43	; 0x2b
 8002676:	d04c      	beq.n	8002712 <_strtod_l+0xca>
 8002678:	d83a      	bhi.n	80026f0 <_strtod_l+0xa8>
 800267a:	2a0d      	cmp	r2, #13
 800267c:	d833      	bhi.n	80026e6 <_strtod_l+0x9e>
 800267e:	2a08      	cmp	r2, #8
 8002680:	d833      	bhi.n	80026ea <_strtod_l+0xa2>
 8002682:	2a00      	cmp	r2, #0
 8002684:	d03d      	beq.n	8002702 <_strtod_l+0xba>
 8002686:	2300      	movs	r3, #0
 8002688:	930c      	str	r3, [sp, #48]	; 0x30
 800268a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800268c:	782b      	ldrb	r3, [r5, #0]
 800268e:	2b30      	cmp	r3, #48	; 0x30
 8002690:	f040 80af 	bne.w	80027f2 <_strtod_l+0x1aa>
 8002694:	786b      	ldrb	r3, [r5, #1]
 8002696:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800269a:	2b58      	cmp	r3, #88	; 0x58
 800269c:	d16c      	bne.n	8002778 <_strtod_l+0x130>
 800269e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80026a0:	4650      	mov	r0, sl
 80026a2:	9301      	str	r3, [sp, #4]
 80026a4:	ab1c      	add	r3, sp, #112	; 0x70
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	4a8d      	ldr	r2, [pc, #564]	; (80028e0 <_strtod_l+0x298>)
 80026aa:	f8cd b008 	str.w	fp, [sp, #8]
 80026ae:	ab1d      	add	r3, sp, #116	; 0x74
 80026b0:	a91b      	add	r1, sp, #108	; 0x6c
 80026b2:	f000 fec1 	bl	8003438 <__gethex>
 80026b6:	f010 0607 	ands.w	r6, r0, #7
 80026ba:	4604      	mov	r4, r0
 80026bc:	d005      	beq.n	80026ca <_strtod_l+0x82>
 80026be:	2e06      	cmp	r6, #6
 80026c0:	d129      	bne.n	8002716 <_strtod_l+0xce>
 80026c2:	2300      	movs	r3, #0
 80026c4:	3501      	adds	r5, #1
 80026c6:	951b      	str	r5, [sp, #108]	; 0x6c
 80026c8:	930c      	str	r3, [sp, #48]	; 0x30
 80026ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f040 8596 	bne.w	80031fe <_strtod_l+0xbb6>
 80026d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80026d4:	b1d3      	cbz	r3, 800270c <_strtod_l+0xc4>
 80026d6:	4642      	mov	r2, r8
 80026d8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80026dc:	4610      	mov	r0, r2
 80026de:	4619      	mov	r1, r3
 80026e0:	b021      	add	sp, #132	; 0x84
 80026e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026e6:	2a20      	cmp	r2, #32
 80026e8:	d1cd      	bne.n	8002686 <_strtod_l+0x3e>
 80026ea:	3301      	adds	r3, #1
 80026ec:	931b      	str	r3, [sp, #108]	; 0x6c
 80026ee:	e7bf      	b.n	8002670 <_strtod_l+0x28>
 80026f0:	2a2d      	cmp	r2, #45	; 0x2d
 80026f2:	d1c8      	bne.n	8002686 <_strtod_l+0x3e>
 80026f4:	2201      	movs	r2, #1
 80026f6:	920c      	str	r2, [sp, #48]	; 0x30
 80026f8:	1c5a      	adds	r2, r3, #1
 80026fa:	921b      	str	r2, [sp, #108]	; 0x6c
 80026fc:	785b      	ldrb	r3, [r3, #1]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1c3      	bne.n	800268a <_strtod_l+0x42>
 8002702:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8002704:	961b      	str	r6, [sp, #108]	; 0x6c
 8002706:	2b00      	cmp	r3, #0
 8002708:	f040 8577 	bne.w	80031fa <_strtod_l+0xbb2>
 800270c:	4642      	mov	r2, r8
 800270e:	464b      	mov	r3, r9
 8002710:	e7e4      	b.n	80026dc <_strtod_l+0x94>
 8002712:	2200      	movs	r2, #0
 8002714:	e7ef      	b.n	80026f6 <_strtod_l+0xae>
 8002716:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8002718:	b13a      	cbz	r2, 800272a <_strtod_l+0xe2>
 800271a:	2135      	movs	r1, #53	; 0x35
 800271c:	a81e      	add	r0, sp, #120	; 0x78
 800271e:	f001 fe1d 	bl	800435c <__copybits>
 8002722:	4650      	mov	r0, sl
 8002724:	991c      	ldr	r1, [sp, #112]	; 0x70
 8002726:	f001 f9e5 	bl	8003af4 <_Bfree>
 800272a:	3e01      	subs	r6, #1
 800272c:	2e05      	cmp	r6, #5
 800272e:	d807      	bhi.n	8002740 <_strtod_l+0xf8>
 8002730:	e8df f006 	tbb	[pc, r6]
 8002734:	1d180b0e 	.word	0x1d180b0e
 8002738:	030e      	.short	0x030e
 800273a:	f04f 0900 	mov.w	r9, #0
 800273e:	46c8      	mov	r8, r9
 8002740:	0721      	lsls	r1, r4, #28
 8002742:	d5c2      	bpl.n	80026ca <_strtod_l+0x82>
 8002744:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8002748:	e7bf      	b.n	80026ca <_strtod_l+0x82>
 800274a:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 800274e:	e7f7      	b.n	8002740 <_strtod_l+0xf8>
 8002750:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8002752:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 8002756:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800275a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800275e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8002762:	e7ed      	b.n	8002740 <_strtod_l+0xf8>
 8002764:	f04f 0800 	mov.w	r8, #0
 8002768:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80028e4 <_strtod_l+0x29c>
 800276c:	e7e8      	b.n	8002740 <_strtod_l+0xf8>
 800276e:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8002772:	f04f 38ff 	mov.w	r8, #4294967295
 8002776:	e7e3      	b.n	8002740 <_strtod_l+0xf8>
 8002778:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800277a:	1c5a      	adds	r2, r3, #1
 800277c:	921b      	str	r2, [sp, #108]	; 0x6c
 800277e:	785b      	ldrb	r3, [r3, #1]
 8002780:	2b30      	cmp	r3, #48	; 0x30
 8002782:	d0f9      	beq.n	8002778 <_strtod_l+0x130>
 8002784:	2b00      	cmp	r3, #0
 8002786:	d0a0      	beq.n	80026ca <_strtod_l+0x82>
 8002788:	2301      	movs	r3, #1
 800278a:	9307      	str	r3, [sp, #28]
 800278c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800278e:	220a      	movs	r2, #10
 8002790:	9308      	str	r3, [sp, #32]
 8002792:	2300      	movs	r3, #0
 8002794:	469b      	mov	fp, r3
 8002796:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800279a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800279c:	7805      	ldrb	r5, [r0, #0]
 800279e:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80027a2:	b2d9      	uxtb	r1, r3
 80027a4:	2909      	cmp	r1, #9
 80027a6:	d926      	bls.n	80027f6 <_strtod_l+0x1ae>
 80027a8:	4622      	mov	r2, r4
 80027aa:	4639      	mov	r1, r7
 80027ac:	f001 fe98 	bl	80044e0 <strncmp>
 80027b0:	2800      	cmp	r0, #0
 80027b2:	d032      	beq.n	800281a <_strtod_l+0x1d2>
 80027b4:	2000      	movs	r0, #0
 80027b6:	462b      	mov	r3, r5
 80027b8:	465c      	mov	r4, fp
 80027ba:	4602      	mov	r2, r0
 80027bc:	9004      	str	r0, [sp, #16]
 80027be:	2b65      	cmp	r3, #101	; 0x65
 80027c0:	d001      	beq.n	80027c6 <_strtod_l+0x17e>
 80027c2:	2b45      	cmp	r3, #69	; 0x45
 80027c4:	d113      	bne.n	80027ee <_strtod_l+0x1a6>
 80027c6:	b91c      	cbnz	r4, 80027d0 <_strtod_l+0x188>
 80027c8:	9b07      	ldr	r3, [sp, #28]
 80027ca:	4303      	orrs	r3, r0
 80027cc:	d099      	beq.n	8002702 <_strtod_l+0xba>
 80027ce:	2400      	movs	r4, #0
 80027d0:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80027d2:	1c73      	adds	r3, r6, #1
 80027d4:	931b      	str	r3, [sp, #108]	; 0x6c
 80027d6:	7873      	ldrb	r3, [r6, #1]
 80027d8:	2b2b      	cmp	r3, #43	; 0x2b
 80027da:	d078      	beq.n	80028ce <_strtod_l+0x286>
 80027dc:	2b2d      	cmp	r3, #45	; 0x2d
 80027de:	d07b      	beq.n	80028d8 <_strtod_l+0x290>
 80027e0:	2700      	movs	r7, #0
 80027e2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80027e6:	2909      	cmp	r1, #9
 80027e8:	f240 8082 	bls.w	80028f0 <_strtod_l+0x2a8>
 80027ec:	961b      	str	r6, [sp, #108]	; 0x6c
 80027ee:	2500      	movs	r5, #0
 80027f0:	e09e      	b.n	8002930 <_strtod_l+0x2e8>
 80027f2:	2300      	movs	r3, #0
 80027f4:	e7c9      	b.n	800278a <_strtod_l+0x142>
 80027f6:	f1bb 0f08 	cmp.w	fp, #8
 80027fa:	bfd5      	itete	le
 80027fc:	9906      	ldrle	r1, [sp, #24]
 80027fe:	9905      	ldrgt	r1, [sp, #20]
 8002800:	fb02 3301 	mlale	r3, r2, r1, r3
 8002804:	fb02 3301 	mlagt	r3, r2, r1, r3
 8002808:	f100 0001 	add.w	r0, r0, #1
 800280c:	bfd4      	ite	le
 800280e:	9306      	strle	r3, [sp, #24]
 8002810:	9305      	strgt	r3, [sp, #20]
 8002812:	f10b 0b01 	add.w	fp, fp, #1
 8002816:	901b      	str	r0, [sp, #108]	; 0x6c
 8002818:	e7bf      	b.n	800279a <_strtod_l+0x152>
 800281a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800281c:	191a      	adds	r2, r3, r4
 800281e:	921b      	str	r2, [sp, #108]	; 0x6c
 8002820:	5d1b      	ldrb	r3, [r3, r4]
 8002822:	f1bb 0f00 	cmp.w	fp, #0
 8002826:	d036      	beq.n	8002896 <_strtod_l+0x24e>
 8002828:	465c      	mov	r4, fp
 800282a:	9004      	str	r0, [sp, #16]
 800282c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8002830:	2a09      	cmp	r2, #9
 8002832:	d912      	bls.n	800285a <_strtod_l+0x212>
 8002834:	2201      	movs	r2, #1
 8002836:	e7c2      	b.n	80027be <_strtod_l+0x176>
 8002838:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800283a:	3001      	adds	r0, #1
 800283c:	1c5a      	adds	r2, r3, #1
 800283e:	921b      	str	r2, [sp, #108]	; 0x6c
 8002840:	785b      	ldrb	r3, [r3, #1]
 8002842:	2b30      	cmp	r3, #48	; 0x30
 8002844:	d0f8      	beq.n	8002838 <_strtod_l+0x1f0>
 8002846:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800284a:	2a08      	cmp	r2, #8
 800284c:	f200 84dc 	bhi.w	8003208 <_strtod_l+0xbc0>
 8002850:	9004      	str	r0, [sp, #16]
 8002852:	2000      	movs	r0, #0
 8002854:	4604      	mov	r4, r0
 8002856:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8002858:	9208      	str	r2, [sp, #32]
 800285a:	3b30      	subs	r3, #48	; 0x30
 800285c:	f100 0201 	add.w	r2, r0, #1
 8002860:	d013      	beq.n	800288a <_strtod_l+0x242>
 8002862:	9904      	ldr	r1, [sp, #16]
 8002864:	1905      	adds	r5, r0, r4
 8002866:	4411      	add	r1, r2
 8002868:	9104      	str	r1, [sp, #16]
 800286a:	4622      	mov	r2, r4
 800286c:	210a      	movs	r1, #10
 800286e:	42aa      	cmp	r2, r5
 8002870:	d113      	bne.n	800289a <_strtod_l+0x252>
 8002872:	1822      	adds	r2, r4, r0
 8002874:	2a08      	cmp	r2, #8
 8002876:	f104 0401 	add.w	r4, r4, #1
 800287a:	4404      	add	r4, r0
 800287c:	dc1b      	bgt.n	80028b6 <_strtod_l+0x26e>
 800287e:	220a      	movs	r2, #10
 8002880:	9906      	ldr	r1, [sp, #24]
 8002882:	fb02 3301 	mla	r3, r2, r1, r3
 8002886:	9306      	str	r3, [sp, #24]
 8002888:	2200      	movs	r2, #0
 800288a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800288c:	4610      	mov	r0, r2
 800288e:	1c59      	adds	r1, r3, #1
 8002890:	911b      	str	r1, [sp, #108]	; 0x6c
 8002892:	785b      	ldrb	r3, [r3, #1]
 8002894:	e7ca      	b.n	800282c <_strtod_l+0x1e4>
 8002896:	4658      	mov	r0, fp
 8002898:	e7d3      	b.n	8002842 <_strtod_l+0x1fa>
 800289a:	2a08      	cmp	r2, #8
 800289c:	dc04      	bgt.n	80028a8 <_strtod_l+0x260>
 800289e:	9f06      	ldr	r7, [sp, #24]
 80028a0:	434f      	muls	r7, r1
 80028a2:	9706      	str	r7, [sp, #24]
 80028a4:	3201      	adds	r2, #1
 80028a6:	e7e2      	b.n	800286e <_strtod_l+0x226>
 80028a8:	1c57      	adds	r7, r2, #1
 80028aa:	2f10      	cmp	r7, #16
 80028ac:	bfde      	ittt	le
 80028ae:	9f05      	ldrle	r7, [sp, #20]
 80028b0:	434f      	mulle	r7, r1
 80028b2:	9705      	strle	r7, [sp, #20]
 80028b4:	e7f6      	b.n	80028a4 <_strtod_l+0x25c>
 80028b6:	2c10      	cmp	r4, #16
 80028b8:	bfdf      	itttt	le
 80028ba:	220a      	movle	r2, #10
 80028bc:	9905      	ldrle	r1, [sp, #20]
 80028be:	fb02 3301 	mlale	r3, r2, r1, r3
 80028c2:	9305      	strle	r3, [sp, #20]
 80028c4:	e7e0      	b.n	8002888 <_strtod_l+0x240>
 80028c6:	2300      	movs	r3, #0
 80028c8:	2201      	movs	r2, #1
 80028ca:	9304      	str	r3, [sp, #16]
 80028cc:	e77c      	b.n	80027c8 <_strtod_l+0x180>
 80028ce:	2700      	movs	r7, #0
 80028d0:	1cb3      	adds	r3, r6, #2
 80028d2:	931b      	str	r3, [sp, #108]	; 0x6c
 80028d4:	78b3      	ldrb	r3, [r6, #2]
 80028d6:	e784      	b.n	80027e2 <_strtod_l+0x19a>
 80028d8:	2701      	movs	r7, #1
 80028da:	e7f9      	b.n	80028d0 <_strtod_l+0x288>
 80028dc:	0800560c 	.word	0x0800560c
 80028e0:	0800543c 	.word	0x0800543c
 80028e4:	7ff00000 	.word	0x7ff00000
 80028e8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80028ea:	1c59      	adds	r1, r3, #1
 80028ec:	911b      	str	r1, [sp, #108]	; 0x6c
 80028ee:	785b      	ldrb	r3, [r3, #1]
 80028f0:	2b30      	cmp	r3, #48	; 0x30
 80028f2:	d0f9      	beq.n	80028e8 <_strtod_l+0x2a0>
 80028f4:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80028f8:	2908      	cmp	r1, #8
 80028fa:	f63f af78 	bhi.w	80027ee <_strtod_l+0x1a6>
 80028fe:	f04f 0e0a 	mov.w	lr, #10
 8002902:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8002906:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002908:	9309      	str	r3, [sp, #36]	; 0x24
 800290a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800290c:	1c59      	adds	r1, r3, #1
 800290e:	911b      	str	r1, [sp, #108]	; 0x6c
 8002910:	785b      	ldrb	r3, [r3, #1]
 8002912:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8002916:	2d09      	cmp	r5, #9
 8002918:	d935      	bls.n	8002986 <_strtod_l+0x33e>
 800291a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800291c:	1b49      	subs	r1, r1, r5
 800291e:	2908      	cmp	r1, #8
 8002920:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8002924:	dc02      	bgt.n	800292c <_strtod_l+0x2e4>
 8002926:	4565      	cmp	r5, ip
 8002928:	bfa8      	it	ge
 800292a:	4665      	movge	r5, ip
 800292c:	b107      	cbz	r7, 8002930 <_strtod_l+0x2e8>
 800292e:	426d      	negs	r5, r5
 8002930:	2c00      	cmp	r4, #0
 8002932:	d14c      	bne.n	80029ce <_strtod_l+0x386>
 8002934:	9907      	ldr	r1, [sp, #28]
 8002936:	4301      	orrs	r1, r0
 8002938:	f47f aec7 	bne.w	80026ca <_strtod_l+0x82>
 800293c:	2a00      	cmp	r2, #0
 800293e:	f47f aee0 	bne.w	8002702 <_strtod_l+0xba>
 8002942:	2b69      	cmp	r3, #105	; 0x69
 8002944:	d026      	beq.n	8002994 <_strtod_l+0x34c>
 8002946:	dc23      	bgt.n	8002990 <_strtod_l+0x348>
 8002948:	2b49      	cmp	r3, #73	; 0x49
 800294a:	d023      	beq.n	8002994 <_strtod_l+0x34c>
 800294c:	2b4e      	cmp	r3, #78	; 0x4e
 800294e:	f47f aed8 	bne.w	8002702 <_strtod_l+0xba>
 8002952:	499c      	ldr	r1, [pc, #624]	; (8002bc4 <_strtod_l+0x57c>)
 8002954:	a81b      	add	r0, sp, #108	; 0x6c
 8002956:	f000 ffbd 	bl	80038d4 <__match>
 800295a:	2800      	cmp	r0, #0
 800295c:	f43f aed1 	beq.w	8002702 <_strtod_l+0xba>
 8002960:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b28      	cmp	r3, #40	; 0x28
 8002966:	d12c      	bne.n	80029c2 <_strtod_l+0x37a>
 8002968:	4997      	ldr	r1, [pc, #604]	; (8002bc8 <_strtod_l+0x580>)
 800296a:	aa1e      	add	r2, sp, #120	; 0x78
 800296c:	a81b      	add	r0, sp, #108	; 0x6c
 800296e:	f000 ffc5 	bl	80038fc <__hexnan>
 8002972:	2805      	cmp	r0, #5
 8002974:	d125      	bne.n	80029c2 <_strtod_l+0x37a>
 8002976:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002978:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 800297c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8002980:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8002984:	e6a1      	b.n	80026ca <_strtod_l+0x82>
 8002986:	fb0e 3c0c 	mla	ip, lr, ip, r3
 800298a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800298e:	e7bc      	b.n	800290a <_strtod_l+0x2c2>
 8002990:	2b6e      	cmp	r3, #110	; 0x6e
 8002992:	e7dc      	b.n	800294e <_strtod_l+0x306>
 8002994:	498d      	ldr	r1, [pc, #564]	; (8002bcc <_strtod_l+0x584>)
 8002996:	a81b      	add	r0, sp, #108	; 0x6c
 8002998:	f000 ff9c 	bl	80038d4 <__match>
 800299c:	2800      	cmp	r0, #0
 800299e:	f43f aeb0 	beq.w	8002702 <_strtod_l+0xba>
 80029a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80029a4:	498a      	ldr	r1, [pc, #552]	; (8002bd0 <_strtod_l+0x588>)
 80029a6:	3b01      	subs	r3, #1
 80029a8:	a81b      	add	r0, sp, #108	; 0x6c
 80029aa:	931b      	str	r3, [sp, #108]	; 0x6c
 80029ac:	f000 ff92 	bl	80038d4 <__match>
 80029b0:	b910      	cbnz	r0, 80029b8 <_strtod_l+0x370>
 80029b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80029b4:	3301      	adds	r3, #1
 80029b6:	931b      	str	r3, [sp, #108]	; 0x6c
 80029b8:	f04f 0800 	mov.w	r8, #0
 80029bc:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8002be0 <_strtod_l+0x598>
 80029c0:	e683      	b.n	80026ca <_strtod_l+0x82>
 80029c2:	4884      	ldr	r0, [pc, #528]	; (8002bd4 <_strtod_l+0x58c>)
 80029c4:	f001 fd76 	bl	80044b4 <nan>
 80029c8:	4680      	mov	r8, r0
 80029ca:	4689      	mov	r9, r1
 80029cc:	e67d      	b.n	80026ca <_strtod_l+0x82>
 80029ce:	9b04      	ldr	r3, [sp, #16]
 80029d0:	f1bb 0f00 	cmp.w	fp, #0
 80029d4:	bf08      	it	eq
 80029d6:	46a3      	moveq	fp, r4
 80029d8:	1aeb      	subs	r3, r5, r3
 80029da:	2c10      	cmp	r4, #16
 80029dc:	9806      	ldr	r0, [sp, #24]
 80029de:	4626      	mov	r6, r4
 80029e0:	9307      	str	r3, [sp, #28]
 80029e2:	bfa8      	it	ge
 80029e4:	2610      	movge	r6, #16
 80029e6:	f7fd fd07 	bl	80003f8 <__aeabi_ui2d>
 80029ea:	2c09      	cmp	r4, #9
 80029ec:	4680      	mov	r8, r0
 80029ee:	4689      	mov	r9, r1
 80029f0:	dd13      	ble.n	8002a1a <_strtod_l+0x3d2>
 80029f2:	4b79      	ldr	r3, [pc, #484]	; (8002bd8 <_strtod_l+0x590>)
 80029f4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80029f8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80029fc:	f7fd fd76 	bl	80004ec <__aeabi_dmul>
 8002a00:	4680      	mov	r8, r0
 8002a02:	9805      	ldr	r0, [sp, #20]
 8002a04:	4689      	mov	r9, r1
 8002a06:	f7fd fcf7 	bl	80003f8 <__aeabi_ui2d>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	4640      	mov	r0, r8
 8002a10:	4649      	mov	r1, r9
 8002a12:	f7fd fbb5 	bl	8000180 <__adddf3>
 8002a16:	4680      	mov	r8, r0
 8002a18:	4689      	mov	r9, r1
 8002a1a:	2c0f      	cmp	r4, #15
 8002a1c:	dc36      	bgt.n	8002a8c <_strtod_l+0x444>
 8002a1e:	9b07      	ldr	r3, [sp, #28]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f43f ae52 	beq.w	80026ca <_strtod_l+0x82>
 8002a26:	dd22      	ble.n	8002a6e <_strtod_l+0x426>
 8002a28:	2b16      	cmp	r3, #22
 8002a2a:	dc09      	bgt.n	8002a40 <_strtod_l+0x3f8>
 8002a2c:	4c6a      	ldr	r4, [pc, #424]	; (8002bd8 <_strtod_l+0x590>)
 8002a2e:	4642      	mov	r2, r8
 8002a30:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8002a34:	464b      	mov	r3, r9
 8002a36:	e9d4 0100 	ldrd	r0, r1, [r4]
 8002a3a:	f7fd fd57 	bl	80004ec <__aeabi_dmul>
 8002a3e:	e7c3      	b.n	80029c8 <_strtod_l+0x380>
 8002a40:	9a07      	ldr	r2, [sp, #28]
 8002a42:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8002a46:	4293      	cmp	r3, r2
 8002a48:	db20      	blt.n	8002a8c <_strtod_l+0x444>
 8002a4a:	4d63      	ldr	r5, [pc, #396]	; (8002bd8 <_strtod_l+0x590>)
 8002a4c:	f1c4 040f 	rsb	r4, r4, #15
 8002a50:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8002a54:	4642      	mov	r2, r8
 8002a56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a5a:	464b      	mov	r3, r9
 8002a5c:	f7fd fd46 	bl	80004ec <__aeabi_dmul>
 8002a60:	9b07      	ldr	r3, [sp, #28]
 8002a62:	1b1c      	subs	r4, r3, r4
 8002a64:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8002a68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8002a6c:	e7e5      	b.n	8002a3a <_strtod_l+0x3f2>
 8002a6e:	9b07      	ldr	r3, [sp, #28]
 8002a70:	3316      	adds	r3, #22
 8002a72:	db0b      	blt.n	8002a8c <_strtod_l+0x444>
 8002a74:	9b04      	ldr	r3, [sp, #16]
 8002a76:	4a58      	ldr	r2, [pc, #352]	; (8002bd8 <_strtod_l+0x590>)
 8002a78:	1b5d      	subs	r5, r3, r5
 8002a7a:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8002a7e:	4640      	mov	r0, r8
 8002a80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8002a84:	4649      	mov	r1, r9
 8002a86:	f7fd fe5b 	bl	8000740 <__aeabi_ddiv>
 8002a8a:	e79d      	b.n	80029c8 <_strtod_l+0x380>
 8002a8c:	9b07      	ldr	r3, [sp, #28]
 8002a8e:	1ba6      	subs	r6, r4, r6
 8002a90:	441e      	add	r6, r3
 8002a92:	2e00      	cmp	r6, #0
 8002a94:	dd71      	ble.n	8002b7a <_strtod_l+0x532>
 8002a96:	f016 030f 	ands.w	r3, r6, #15
 8002a9a:	d00a      	beq.n	8002ab2 <_strtod_l+0x46a>
 8002a9c:	494e      	ldr	r1, [pc, #312]	; (8002bd8 <_strtod_l+0x590>)
 8002a9e:	4642      	mov	r2, r8
 8002aa0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8002aa4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002aa8:	464b      	mov	r3, r9
 8002aaa:	f7fd fd1f 	bl	80004ec <__aeabi_dmul>
 8002aae:	4680      	mov	r8, r0
 8002ab0:	4689      	mov	r9, r1
 8002ab2:	f036 060f 	bics.w	r6, r6, #15
 8002ab6:	d050      	beq.n	8002b5a <_strtod_l+0x512>
 8002ab8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8002abc:	dd27      	ble.n	8002b0e <_strtod_l+0x4c6>
 8002abe:	f04f 0b00 	mov.w	fp, #0
 8002ac2:	f8cd b010 	str.w	fp, [sp, #16]
 8002ac6:	f8cd b020 	str.w	fp, [sp, #32]
 8002aca:	f8cd b018 	str.w	fp, [sp, #24]
 8002ace:	2322      	movs	r3, #34	; 0x22
 8002ad0:	f04f 0800 	mov.w	r8, #0
 8002ad4:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8002be0 <_strtod_l+0x598>
 8002ad8:	f8ca 3000 	str.w	r3, [sl]
 8002adc:	9b08      	ldr	r3, [sp, #32]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f43f adf3 	beq.w	80026ca <_strtod_l+0x82>
 8002ae4:	4650      	mov	r0, sl
 8002ae6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8002ae8:	f001 f804 	bl	8003af4 <_Bfree>
 8002aec:	4650      	mov	r0, sl
 8002aee:	9906      	ldr	r1, [sp, #24]
 8002af0:	f001 f800 	bl	8003af4 <_Bfree>
 8002af4:	4650      	mov	r0, sl
 8002af6:	9904      	ldr	r1, [sp, #16]
 8002af8:	f000 fffc 	bl	8003af4 <_Bfree>
 8002afc:	4650      	mov	r0, sl
 8002afe:	9908      	ldr	r1, [sp, #32]
 8002b00:	f000 fff8 	bl	8003af4 <_Bfree>
 8002b04:	4659      	mov	r1, fp
 8002b06:	4650      	mov	r0, sl
 8002b08:	f000 fff4 	bl	8003af4 <_Bfree>
 8002b0c:	e5dd      	b.n	80026ca <_strtod_l+0x82>
 8002b0e:	2300      	movs	r3, #0
 8002b10:	4640      	mov	r0, r8
 8002b12:	4649      	mov	r1, r9
 8002b14:	461f      	mov	r7, r3
 8002b16:	1136      	asrs	r6, r6, #4
 8002b18:	2e01      	cmp	r6, #1
 8002b1a:	dc21      	bgt.n	8002b60 <_strtod_l+0x518>
 8002b1c:	b10b      	cbz	r3, 8002b22 <_strtod_l+0x4da>
 8002b1e:	4680      	mov	r8, r0
 8002b20:	4689      	mov	r9, r1
 8002b22:	4b2e      	ldr	r3, [pc, #184]	; (8002bdc <_strtod_l+0x594>)
 8002b24:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8002b28:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8002b2c:	4642      	mov	r2, r8
 8002b2e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002b32:	464b      	mov	r3, r9
 8002b34:	f7fd fcda 	bl	80004ec <__aeabi_dmul>
 8002b38:	4b29      	ldr	r3, [pc, #164]	; (8002be0 <_strtod_l+0x598>)
 8002b3a:	460a      	mov	r2, r1
 8002b3c:	400b      	ands	r3, r1
 8002b3e:	4929      	ldr	r1, [pc, #164]	; (8002be4 <_strtod_l+0x59c>)
 8002b40:	4680      	mov	r8, r0
 8002b42:	428b      	cmp	r3, r1
 8002b44:	d8bb      	bhi.n	8002abe <_strtod_l+0x476>
 8002b46:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8002b4a:	428b      	cmp	r3, r1
 8002b4c:	bf86      	itte	hi
 8002b4e:	f04f 38ff 	movhi.w	r8, #4294967295
 8002b52:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8002be8 <_strtod_l+0x5a0>
 8002b56:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	9305      	str	r3, [sp, #20]
 8002b5e:	e07e      	b.n	8002c5e <_strtod_l+0x616>
 8002b60:	07f2      	lsls	r2, r6, #31
 8002b62:	d507      	bpl.n	8002b74 <_strtod_l+0x52c>
 8002b64:	4b1d      	ldr	r3, [pc, #116]	; (8002bdc <_strtod_l+0x594>)
 8002b66:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8002b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6e:	f7fd fcbd 	bl	80004ec <__aeabi_dmul>
 8002b72:	2301      	movs	r3, #1
 8002b74:	3701      	adds	r7, #1
 8002b76:	1076      	asrs	r6, r6, #1
 8002b78:	e7ce      	b.n	8002b18 <_strtod_l+0x4d0>
 8002b7a:	d0ee      	beq.n	8002b5a <_strtod_l+0x512>
 8002b7c:	4276      	negs	r6, r6
 8002b7e:	f016 020f 	ands.w	r2, r6, #15
 8002b82:	d00a      	beq.n	8002b9a <_strtod_l+0x552>
 8002b84:	4b14      	ldr	r3, [pc, #80]	; (8002bd8 <_strtod_l+0x590>)
 8002b86:	4640      	mov	r0, r8
 8002b88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002b8c:	4649      	mov	r1, r9
 8002b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b92:	f7fd fdd5 	bl	8000740 <__aeabi_ddiv>
 8002b96:	4680      	mov	r8, r0
 8002b98:	4689      	mov	r9, r1
 8002b9a:	1136      	asrs	r6, r6, #4
 8002b9c:	d0dd      	beq.n	8002b5a <_strtod_l+0x512>
 8002b9e:	2e1f      	cmp	r6, #31
 8002ba0:	dd24      	ble.n	8002bec <_strtod_l+0x5a4>
 8002ba2:	f04f 0b00 	mov.w	fp, #0
 8002ba6:	f8cd b010 	str.w	fp, [sp, #16]
 8002baa:	f8cd b020 	str.w	fp, [sp, #32]
 8002bae:	f8cd b018 	str.w	fp, [sp, #24]
 8002bb2:	2322      	movs	r3, #34	; 0x22
 8002bb4:	f04f 0800 	mov.w	r8, #0
 8002bb8:	f04f 0900 	mov.w	r9, #0
 8002bbc:	f8ca 3000 	str.w	r3, [sl]
 8002bc0:	e78c      	b.n	8002adc <_strtod_l+0x494>
 8002bc2:	bf00      	nop
 8002bc4:	08005439 	.word	0x08005439
 8002bc8:	08005450 	.word	0x08005450
 8002bcc:	08005430 	.word	0x08005430
 8002bd0:	08005433 	.word	0x08005433
 8002bd4:	080057cf 	.word	0x080057cf
 8002bd8:	080056c0 	.word	0x080056c0
 8002bdc:	08005698 	.word	0x08005698
 8002be0:	7ff00000 	.word	0x7ff00000
 8002be4:	7ca00000 	.word	0x7ca00000
 8002be8:	7fefffff 	.word	0x7fefffff
 8002bec:	f016 0310 	ands.w	r3, r6, #16
 8002bf0:	bf18      	it	ne
 8002bf2:	236a      	movne	r3, #106	; 0x6a
 8002bf4:	4640      	mov	r0, r8
 8002bf6:	9305      	str	r3, [sp, #20]
 8002bf8:	4649      	mov	r1, r9
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	4fb2      	ldr	r7, [pc, #712]	; (8002ec8 <_strtod_l+0x880>)
 8002bfe:	07f2      	lsls	r2, r6, #31
 8002c00:	d504      	bpl.n	8002c0c <_strtod_l+0x5c4>
 8002c02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c06:	f7fd fc71 	bl	80004ec <__aeabi_dmul>
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	1076      	asrs	r6, r6, #1
 8002c0e:	f107 0708 	add.w	r7, r7, #8
 8002c12:	d1f4      	bne.n	8002bfe <_strtod_l+0x5b6>
 8002c14:	b10b      	cbz	r3, 8002c1a <_strtod_l+0x5d2>
 8002c16:	4680      	mov	r8, r0
 8002c18:	4689      	mov	r9, r1
 8002c1a:	9b05      	ldr	r3, [sp, #20]
 8002c1c:	b1bb      	cbz	r3, 8002c4e <_strtod_l+0x606>
 8002c1e:	f3c9 530a 	ubfx	r3, r9, #20, #11
 8002c22:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	4649      	mov	r1, r9
 8002c2a:	dd10      	ble.n	8002c4e <_strtod_l+0x606>
 8002c2c:	2b1f      	cmp	r3, #31
 8002c2e:	f340 812b 	ble.w	8002e88 <_strtod_l+0x840>
 8002c32:	2b34      	cmp	r3, #52	; 0x34
 8002c34:	bfd8      	it	le
 8002c36:	f04f 32ff 	movle.w	r2, #4294967295
 8002c3a:	f04f 0800 	mov.w	r8, #0
 8002c3e:	bfcf      	iteee	gt
 8002c40:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8002c44:	3b20      	suble	r3, #32
 8002c46:	fa02 f303 	lslle.w	r3, r2, r3
 8002c4a:	ea03 0901 	andle.w	r9, r3, r1
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2300      	movs	r3, #0
 8002c52:	4640      	mov	r0, r8
 8002c54:	4649      	mov	r1, r9
 8002c56:	f7fd feb1 	bl	80009bc <__aeabi_dcmpeq>
 8002c5a:	2800      	cmp	r0, #0
 8002c5c:	d1a1      	bne.n	8002ba2 <_strtod_l+0x55a>
 8002c5e:	9b06      	ldr	r3, [sp, #24]
 8002c60:	465a      	mov	r2, fp
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	4650      	mov	r0, sl
 8002c66:	4623      	mov	r3, r4
 8002c68:	9908      	ldr	r1, [sp, #32]
 8002c6a:	f000 ffaf 	bl	8003bcc <__s2b>
 8002c6e:	9008      	str	r0, [sp, #32]
 8002c70:	2800      	cmp	r0, #0
 8002c72:	f43f af24 	beq.w	8002abe <_strtod_l+0x476>
 8002c76:	9b04      	ldr	r3, [sp, #16]
 8002c78:	f04f 0b00 	mov.w	fp, #0
 8002c7c:	1b5d      	subs	r5, r3, r5
 8002c7e:	9b07      	ldr	r3, [sp, #28]
 8002c80:	f8cd b010 	str.w	fp, [sp, #16]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	bfb4      	ite	lt
 8002c88:	462b      	movlt	r3, r5
 8002c8a:	2300      	movge	r3, #0
 8002c8c:	930e      	str	r3, [sp, #56]	; 0x38
 8002c8e:	9b07      	ldr	r3, [sp, #28]
 8002c90:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002c94:	9316      	str	r3, [sp, #88]	; 0x58
 8002c96:	9b08      	ldr	r3, [sp, #32]
 8002c98:	4650      	mov	r0, sl
 8002c9a:	6859      	ldr	r1, [r3, #4]
 8002c9c:	f000 feea 	bl	8003a74 <_Balloc>
 8002ca0:	9006      	str	r0, [sp, #24]
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	f43f af13 	beq.w	8002ace <_strtod_l+0x486>
 8002ca8:	9b08      	ldr	r3, [sp, #32]
 8002caa:	300c      	adds	r0, #12
 8002cac:	691a      	ldr	r2, [r3, #16]
 8002cae:	f103 010c 	add.w	r1, r3, #12
 8002cb2:	3202      	adds	r2, #2
 8002cb4:	0092      	lsls	r2, r2, #2
 8002cb6:	f000 fecf 	bl	8003a58 <memcpy>
 8002cba:	ab1e      	add	r3, sp, #120	; 0x78
 8002cbc:	9301      	str	r3, [sp, #4]
 8002cbe:	ab1d      	add	r3, sp, #116	; 0x74
 8002cc0:	9300      	str	r3, [sp, #0]
 8002cc2:	4642      	mov	r2, r8
 8002cc4:	464b      	mov	r3, r9
 8002cc6:	4650      	mov	r0, sl
 8002cc8:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8002ccc:	f001 fabc 	bl	8004248 <__d2b>
 8002cd0:	901c      	str	r0, [sp, #112]	; 0x70
 8002cd2:	2800      	cmp	r0, #0
 8002cd4:	f43f aefb 	beq.w	8002ace <_strtod_l+0x486>
 8002cd8:	2101      	movs	r1, #1
 8002cda:	4650      	mov	r0, sl
 8002cdc:	f001 f80e 	bl	8003cfc <__i2b>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	9004      	str	r0, [sp, #16]
 8002ce4:	2800      	cmp	r0, #0
 8002ce6:	f43f aef2 	beq.w	8002ace <_strtod_l+0x486>
 8002cea:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8002cec:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8002cee:	2d00      	cmp	r5, #0
 8002cf0:	bfab      	itete	ge
 8002cf2:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8002cf4:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8002cf6:	18ee      	addge	r6, r5, r3
 8002cf8:	1b5c      	sublt	r4, r3, r5
 8002cfa:	9b05      	ldr	r3, [sp, #20]
 8002cfc:	bfa8      	it	ge
 8002cfe:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8002d00:	eba5 0503 	sub.w	r5, r5, r3
 8002d04:	4415      	add	r5, r2
 8002d06:	4b71      	ldr	r3, [pc, #452]	; (8002ecc <_strtod_l+0x884>)
 8002d08:	f105 35ff 	add.w	r5, r5, #4294967295
 8002d0c:	bfb8      	it	lt
 8002d0e:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8002d10:	429d      	cmp	r5, r3
 8002d12:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8002d16:	f280 80c9 	bge.w	8002eac <_strtod_l+0x864>
 8002d1a:	1b5b      	subs	r3, r3, r5
 8002d1c:	2b1f      	cmp	r3, #31
 8002d1e:	f04f 0701 	mov.w	r7, #1
 8002d22:	eba2 0203 	sub.w	r2, r2, r3
 8002d26:	f300 80b6 	bgt.w	8002e96 <_strtod_l+0x84e>
 8002d2a:	2500      	movs	r5, #0
 8002d2c:	fa07 f303 	lsl.w	r3, r7, r3
 8002d30:	930f      	str	r3, [sp, #60]	; 0x3c
 8002d32:	18b7      	adds	r7, r6, r2
 8002d34:	9b05      	ldr	r3, [sp, #20]
 8002d36:	42be      	cmp	r6, r7
 8002d38:	4414      	add	r4, r2
 8002d3a:	441c      	add	r4, r3
 8002d3c:	4633      	mov	r3, r6
 8002d3e:	bfa8      	it	ge
 8002d40:	463b      	movge	r3, r7
 8002d42:	42a3      	cmp	r3, r4
 8002d44:	bfa8      	it	ge
 8002d46:	4623      	movge	r3, r4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bfc2      	ittt	gt
 8002d4c:	1aff      	subgt	r7, r7, r3
 8002d4e:	1ae4      	subgt	r4, r4, r3
 8002d50:	1af6      	subgt	r6, r6, r3
 8002d52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	dd17      	ble.n	8002d88 <_strtod_l+0x740>
 8002d58:	461a      	mov	r2, r3
 8002d5a:	4650      	mov	r0, sl
 8002d5c:	9904      	ldr	r1, [sp, #16]
 8002d5e:	f001 f887 	bl	8003e70 <__pow5mult>
 8002d62:	9004      	str	r0, [sp, #16]
 8002d64:	2800      	cmp	r0, #0
 8002d66:	f43f aeb2 	beq.w	8002ace <_strtod_l+0x486>
 8002d6a:	4601      	mov	r1, r0
 8002d6c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8002d6e:	4650      	mov	r0, sl
 8002d70:	f000 ffda 	bl	8003d28 <__multiply>
 8002d74:	9009      	str	r0, [sp, #36]	; 0x24
 8002d76:	2800      	cmp	r0, #0
 8002d78:	f43f aea9 	beq.w	8002ace <_strtod_l+0x486>
 8002d7c:	4650      	mov	r0, sl
 8002d7e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8002d80:	f000 feb8 	bl	8003af4 <_Bfree>
 8002d84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d86:	931c      	str	r3, [sp, #112]	; 0x70
 8002d88:	2f00      	cmp	r7, #0
 8002d8a:	f300 8093 	bgt.w	8002eb4 <_strtod_l+0x86c>
 8002d8e:	9b07      	ldr	r3, [sp, #28]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	dd08      	ble.n	8002da6 <_strtod_l+0x75e>
 8002d94:	4650      	mov	r0, sl
 8002d96:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8002d98:	9906      	ldr	r1, [sp, #24]
 8002d9a:	f001 f869 	bl	8003e70 <__pow5mult>
 8002d9e:	9006      	str	r0, [sp, #24]
 8002da0:	2800      	cmp	r0, #0
 8002da2:	f43f ae94 	beq.w	8002ace <_strtod_l+0x486>
 8002da6:	2c00      	cmp	r4, #0
 8002da8:	dd08      	ble.n	8002dbc <_strtod_l+0x774>
 8002daa:	4622      	mov	r2, r4
 8002dac:	4650      	mov	r0, sl
 8002dae:	9906      	ldr	r1, [sp, #24]
 8002db0:	f001 f8b8 	bl	8003f24 <__lshift>
 8002db4:	9006      	str	r0, [sp, #24]
 8002db6:	2800      	cmp	r0, #0
 8002db8:	f43f ae89 	beq.w	8002ace <_strtod_l+0x486>
 8002dbc:	2e00      	cmp	r6, #0
 8002dbe:	dd08      	ble.n	8002dd2 <_strtod_l+0x78a>
 8002dc0:	4632      	mov	r2, r6
 8002dc2:	4650      	mov	r0, sl
 8002dc4:	9904      	ldr	r1, [sp, #16]
 8002dc6:	f001 f8ad 	bl	8003f24 <__lshift>
 8002dca:	9004      	str	r0, [sp, #16]
 8002dcc:	2800      	cmp	r0, #0
 8002dce:	f43f ae7e 	beq.w	8002ace <_strtod_l+0x486>
 8002dd2:	4650      	mov	r0, sl
 8002dd4:	9a06      	ldr	r2, [sp, #24]
 8002dd6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8002dd8:	f001 f92c 	bl	8004034 <__mdiff>
 8002ddc:	4683      	mov	fp, r0
 8002dde:	2800      	cmp	r0, #0
 8002de0:	f43f ae75 	beq.w	8002ace <_strtod_l+0x486>
 8002de4:	2400      	movs	r4, #0
 8002de6:	68c3      	ldr	r3, [r0, #12]
 8002de8:	9904      	ldr	r1, [sp, #16]
 8002dea:	60c4      	str	r4, [r0, #12]
 8002dec:	930d      	str	r3, [sp, #52]	; 0x34
 8002dee:	f001 f905 	bl	8003ffc <__mcmp>
 8002df2:	42a0      	cmp	r0, r4
 8002df4:	da70      	bge.n	8002ed8 <_strtod_l+0x890>
 8002df6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002df8:	ea53 0308 	orrs.w	r3, r3, r8
 8002dfc:	f040 8096 	bne.w	8002f2c <_strtod_l+0x8e4>
 8002e00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f040 8091 	bne.w	8002f2c <_strtod_l+0x8e4>
 8002e0a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002e0e:	0d1b      	lsrs	r3, r3, #20
 8002e10:	051b      	lsls	r3, r3, #20
 8002e12:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8002e16:	f240 8089 	bls.w	8002f2c <_strtod_l+0x8e4>
 8002e1a:	f8db 3014 	ldr.w	r3, [fp, #20]
 8002e1e:	b923      	cbnz	r3, 8002e2a <_strtod_l+0x7e2>
 8002e20:	f8db 3010 	ldr.w	r3, [fp, #16]
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	f340 8081 	ble.w	8002f2c <_strtod_l+0x8e4>
 8002e2a:	4659      	mov	r1, fp
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	4650      	mov	r0, sl
 8002e30:	f001 f878 	bl	8003f24 <__lshift>
 8002e34:	9904      	ldr	r1, [sp, #16]
 8002e36:	4683      	mov	fp, r0
 8002e38:	f001 f8e0 	bl	8003ffc <__mcmp>
 8002e3c:	2800      	cmp	r0, #0
 8002e3e:	dd75      	ble.n	8002f2c <_strtod_l+0x8e4>
 8002e40:	9905      	ldr	r1, [sp, #20]
 8002e42:	464b      	mov	r3, r9
 8002e44:	4a22      	ldr	r2, [pc, #136]	; (8002ed0 <_strtod_l+0x888>)
 8002e46:	2900      	cmp	r1, #0
 8002e48:	f000 8091 	beq.w	8002f6e <_strtod_l+0x926>
 8002e4c:	ea02 0109 	and.w	r1, r2, r9
 8002e50:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8002e54:	f300 808b 	bgt.w	8002f6e <_strtod_l+0x926>
 8002e58:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8002e5c:	f77f aea9 	ble.w	8002bb2 <_strtod_l+0x56a>
 8002e60:	2300      	movs	r3, #0
 8002e62:	4a1c      	ldr	r2, [pc, #112]	; (8002ed4 <_strtod_l+0x88c>)
 8002e64:	4640      	mov	r0, r8
 8002e66:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8002e6a:	4649      	mov	r1, r9
 8002e6c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8002e70:	f7fd fb3c 	bl	80004ec <__aeabi_dmul>
 8002e74:	460b      	mov	r3, r1
 8002e76:	4303      	orrs	r3, r0
 8002e78:	bf08      	it	eq
 8002e7a:	2322      	moveq	r3, #34	; 0x22
 8002e7c:	4680      	mov	r8, r0
 8002e7e:	4689      	mov	r9, r1
 8002e80:	bf08      	it	eq
 8002e82:	f8ca 3000 	streq.w	r3, [sl]
 8002e86:	e62d      	b.n	8002ae4 <_strtod_l+0x49c>
 8002e88:	f04f 32ff 	mov.w	r2, #4294967295
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	ea03 0808 	and.w	r8, r3, r8
 8002e94:	e6db      	b.n	8002c4e <_strtod_l+0x606>
 8002e96:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8002e9a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8002e9e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8002ea2:	35e2      	adds	r5, #226	; 0xe2
 8002ea4:	fa07 f505 	lsl.w	r5, r7, r5
 8002ea8:	970f      	str	r7, [sp, #60]	; 0x3c
 8002eaa:	e742      	b.n	8002d32 <_strtod_l+0x6ea>
 8002eac:	2301      	movs	r3, #1
 8002eae:	2500      	movs	r5, #0
 8002eb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8002eb2:	e73e      	b.n	8002d32 <_strtod_l+0x6ea>
 8002eb4:	463a      	mov	r2, r7
 8002eb6:	4650      	mov	r0, sl
 8002eb8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8002eba:	f001 f833 	bl	8003f24 <__lshift>
 8002ebe:	901c      	str	r0, [sp, #112]	; 0x70
 8002ec0:	2800      	cmp	r0, #0
 8002ec2:	f47f af64 	bne.w	8002d8e <_strtod_l+0x746>
 8002ec6:	e602      	b.n	8002ace <_strtod_l+0x486>
 8002ec8:	08005468 	.word	0x08005468
 8002ecc:	fffffc02 	.word	0xfffffc02
 8002ed0:	7ff00000 	.word	0x7ff00000
 8002ed4:	39500000 	.word	0x39500000
 8002ed8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8002edc:	d166      	bne.n	8002fac <_strtod_l+0x964>
 8002ede:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002ee0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8002ee4:	b35a      	cbz	r2, 8002f3e <_strtod_l+0x8f6>
 8002ee6:	4a9c      	ldr	r2, [pc, #624]	; (8003158 <_strtod_l+0xb10>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d12c      	bne.n	8002f46 <_strtod_l+0x8fe>
 8002eec:	9b05      	ldr	r3, [sp, #20]
 8002eee:	4640      	mov	r0, r8
 8002ef0:	b303      	cbz	r3, 8002f34 <_strtod_l+0x8ec>
 8002ef2:	464b      	mov	r3, r9
 8002ef4:	4a99      	ldr	r2, [pc, #612]	; (800315c <_strtod_l+0xb14>)
 8002ef6:	f04f 31ff 	mov.w	r1, #4294967295
 8002efa:	401a      	ands	r2, r3
 8002efc:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8002f00:	d81b      	bhi.n	8002f3a <_strtod_l+0x8f2>
 8002f02:	0d12      	lsrs	r2, r2, #20
 8002f04:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8002f08:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0c:	4298      	cmp	r0, r3
 8002f0e:	d11a      	bne.n	8002f46 <_strtod_l+0x8fe>
 8002f10:	4b93      	ldr	r3, [pc, #588]	; (8003160 <_strtod_l+0xb18>)
 8002f12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d102      	bne.n	8002f1e <_strtod_l+0x8d6>
 8002f18:	3001      	adds	r0, #1
 8002f1a:	f43f add8 	beq.w	8002ace <_strtod_l+0x486>
 8002f1e:	f04f 0800 	mov.w	r8, #0
 8002f22:	4b8e      	ldr	r3, [pc, #568]	; (800315c <_strtod_l+0xb14>)
 8002f24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f26:	401a      	ands	r2, r3
 8002f28:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8002f2c:	9b05      	ldr	r3, [sp, #20]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d196      	bne.n	8002e60 <_strtod_l+0x818>
 8002f32:	e5d7      	b.n	8002ae4 <_strtod_l+0x49c>
 8002f34:	f04f 33ff 	mov.w	r3, #4294967295
 8002f38:	e7e8      	b.n	8002f0c <_strtod_l+0x8c4>
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	e7e6      	b.n	8002f0c <_strtod_l+0x8c4>
 8002f3e:	ea53 0308 	orrs.w	r3, r3, r8
 8002f42:	f43f af7d 	beq.w	8002e40 <_strtod_l+0x7f8>
 8002f46:	b1e5      	cbz	r5, 8002f82 <_strtod_l+0x93a>
 8002f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f4a:	421d      	tst	r5, r3
 8002f4c:	d0ee      	beq.n	8002f2c <_strtod_l+0x8e4>
 8002f4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f50:	4640      	mov	r0, r8
 8002f52:	4649      	mov	r1, r9
 8002f54:	9a05      	ldr	r2, [sp, #20]
 8002f56:	b1c3      	cbz	r3, 8002f8a <_strtod_l+0x942>
 8002f58:	f7ff fb53 	bl	8002602 <sulp>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	460b      	mov	r3, r1
 8002f60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002f64:	f7fd f90c 	bl	8000180 <__adddf3>
 8002f68:	4680      	mov	r8, r0
 8002f6a:	4689      	mov	r9, r1
 8002f6c:	e7de      	b.n	8002f2c <_strtod_l+0x8e4>
 8002f6e:	4013      	ands	r3, r2
 8002f70:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8002f74:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8002f78:	f04f 38ff 	mov.w	r8, #4294967295
 8002f7c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8002f80:	e7d4      	b.n	8002f2c <_strtod_l+0x8e4>
 8002f82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002f84:	ea13 0f08 	tst.w	r3, r8
 8002f88:	e7e0      	b.n	8002f4c <_strtod_l+0x904>
 8002f8a:	f7ff fb3a 	bl	8002602 <sulp>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	460b      	mov	r3, r1
 8002f92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002f96:	f7fd f8f1 	bl	800017c <__aeabi_dsub>
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	4680      	mov	r8, r0
 8002fa0:	4689      	mov	r9, r1
 8002fa2:	f7fd fd0b 	bl	80009bc <__aeabi_dcmpeq>
 8002fa6:	2800      	cmp	r0, #0
 8002fa8:	d0c0      	beq.n	8002f2c <_strtod_l+0x8e4>
 8002faa:	e602      	b.n	8002bb2 <_strtod_l+0x56a>
 8002fac:	4658      	mov	r0, fp
 8002fae:	9904      	ldr	r1, [sp, #16]
 8002fb0:	f001 f9a6 	bl	8004300 <__ratio>
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002fba:	4606      	mov	r6, r0
 8002fbc:	460f      	mov	r7, r1
 8002fbe:	f7fd fd11 	bl	80009e4 <__aeabi_dcmple>
 8002fc2:	2800      	cmp	r0, #0
 8002fc4:	d075      	beq.n	80030b2 <_strtod_l+0xa6a>
 8002fc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d047      	beq.n	800305c <_strtod_l+0xa14>
 8002fcc:	2600      	movs	r6, #0
 8002fce:	4f65      	ldr	r7, [pc, #404]	; (8003164 <_strtod_l+0xb1c>)
 8002fd0:	4d64      	ldr	r5, [pc, #400]	; (8003164 <_strtod_l+0xb1c>)
 8002fd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002fd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002fd8:	0d1b      	lsrs	r3, r3, #20
 8002fda:	051b      	lsls	r3, r3, #20
 8002fdc:	930f      	str	r3, [sp, #60]	; 0x3c
 8002fde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002fe0:	4b61      	ldr	r3, [pc, #388]	; (8003168 <_strtod_l+0xb20>)
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	f040 80c8 	bne.w	8003178 <_strtod_l+0xb30>
 8002fe8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002fec:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8002ff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ff2:	4640      	mov	r0, r8
 8002ff4:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8002ff8:	4649      	mov	r1, r9
 8002ffa:	f001 f8ab 	bl	8004154 <__ulp>
 8002ffe:	4602      	mov	r2, r0
 8003000:	460b      	mov	r3, r1
 8003002:	4630      	mov	r0, r6
 8003004:	4639      	mov	r1, r7
 8003006:	f7fd fa71 	bl	80004ec <__aeabi_dmul>
 800300a:	4642      	mov	r2, r8
 800300c:	464b      	mov	r3, r9
 800300e:	f7fd f8b7 	bl	8000180 <__adddf3>
 8003012:	460b      	mov	r3, r1
 8003014:	4951      	ldr	r1, [pc, #324]	; (800315c <_strtod_l+0xb14>)
 8003016:	4a55      	ldr	r2, [pc, #340]	; (800316c <_strtod_l+0xb24>)
 8003018:	4019      	ands	r1, r3
 800301a:	4291      	cmp	r1, r2
 800301c:	4680      	mov	r8, r0
 800301e:	d95e      	bls.n	80030de <_strtod_l+0xa96>
 8003020:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003022:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8003026:	4293      	cmp	r3, r2
 8003028:	d103      	bne.n	8003032 <_strtod_l+0x9ea>
 800302a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800302c:	3301      	adds	r3, #1
 800302e:	f43f ad4e 	beq.w	8002ace <_strtod_l+0x486>
 8003032:	f04f 38ff 	mov.w	r8, #4294967295
 8003036:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8003160 <_strtod_l+0xb18>
 800303a:	4650      	mov	r0, sl
 800303c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800303e:	f000 fd59 	bl	8003af4 <_Bfree>
 8003042:	4650      	mov	r0, sl
 8003044:	9906      	ldr	r1, [sp, #24]
 8003046:	f000 fd55 	bl	8003af4 <_Bfree>
 800304a:	4650      	mov	r0, sl
 800304c:	9904      	ldr	r1, [sp, #16]
 800304e:	f000 fd51 	bl	8003af4 <_Bfree>
 8003052:	4659      	mov	r1, fp
 8003054:	4650      	mov	r0, sl
 8003056:	f000 fd4d 	bl	8003af4 <_Bfree>
 800305a:	e61c      	b.n	8002c96 <_strtod_l+0x64e>
 800305c:	f1b8 0f00 	cmp.w	r8, #0
 8003060:	d119      	bne.n	8003096 <_strtod_l+0xa4e>
 8003062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003064:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003068:	b9e3      	cbnz	r3, 80030a4 <_strtod_l+0xa5c>
 800306a:	2200      	movs	r2, #0
 800306c:	4630      	mov	r0, r6
 800306e:	4639      	mov	r1, r7
 8003070:	4b3c      	ldr	r3, [pc, #240]	; (8003164 <_strtod_l+0xb1c>)
 8003072:	f7fd fcad 	bl	80009d0 <__aeabi_dcmplt>
 8003076:	b9c8      	cbnz	r0, 80030ac <_strtod_l+0xa64>
 8003078:	2200      	movs	r2, #0
 800307a:	4630      	mov	r0, r6
 800307c:	4639      	mov	r1, r7
 800307e:	4b3c      	ldr	r3, [pc, #240]	; (8003170 <_strtod_l+0xb28>)
 8003080:	f7fd fa34 	bl	80004ec <__aeabi_dmul>
 8003084:	4604      	mov	r4, r0
 8003086:	460d      	mov	r5, r1
 8003088:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800308c:	9418      	str	r4, [sp, #96]	; 0x60
 800308e:	9319      	str	r3, [sp, #100]	; 0x64
 8003090:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8003094:	e79d      	b.n	8002fd2 <_strtod_l+0x98a>
 8003096:	f1b8 0f01 	cmp.w	r8, #1
 800309a:	d103      	bne.n	80030a4 <_strtod_l+0xa5c>
 800309c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f43f ad87 	beq.w	8002bb2 <_strtod_l+0x56a>
 80030a4:	2600      	movs	r6, #0
 80030a6:	2400      	movs	r4, #0
 80030a8:	4f32      	ldr	r7, [pc, #200]	; (8003174 <_strtod_l+0xb2c>)
 80030aa:	e791      	b.n	8002fd0 <_strtod_l+0x988>
 80030ac:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80030ae:	4d30      	ldr	r5, [pc, #192]	; (8003170 <_strtod_l+0xb28>)
 80030b0:	e7ea      	b.n	8003088 <_strtod_l+0xa40>
 80030b2:	4b2f      	ldr	r3, [pc, #188]	; (8003170 <_strtod_l+0xb28>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	4630      	mov	r0, r6
 80030b8:	4639      	mov	r1, r7
 80030ba:	f7fd fa17 	bl	80004ec <__aeabi_dmul>
 80030be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80030c0:	4604      	mov	r4, r0
 80030c2:	460d      	mov	r5, r1
 80030c4:	b933      	cbnz	r3, 80030d4 <_strtod_l+0xa8c>
 80030c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80030ca:	9010      	str	r0, [sp, #64]	; 0x40
 80030cc:	9311      	str	r3, [sp, #68]	; 0x44
 80030ce:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80030d2:	e77e      	b.n	8002fd2 <_strtod_l+0x98a>
 80030d4:	4602      	mov	r2, r0
 80030d6:	460b      	mov	r3, r1
 80030d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80030dc:	e7f7      	b.n	80030ce <_strtod_l+0xa86>
 80030de:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80030e2:	9b05      	ldr	r3, [sp, #20]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1a8      	bne.n	800303a <_strtod_l+0x9f2>
 80030e8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80030ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80030ee:	0d1b      	lsrs	r3, r3, #20
 80030f0:	051b      	lsls	r3, r3, #20
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d1a1      	bne.n	800303a <_strtod_l+0x9f2>
 80030f6:	4620      	mov	r0, r4
 80030f8:	4629      	mov	r1, r5
 80030fa:	f7fd fd01 	bl	8000b00 <__aeabi_d2lz>
 80030fe:	f7fd f9c7 	bl	8000490 <__aeabi_l2d>
 8003102:	4602      	mov	r2, r0
 8003104:	460b      	mov	r3, r1
 8003106:	4620      	mov	r0, r4
 8003108:	4629      	mov	r1, r5
 800310a:	f7fd f837 	bl	800017c <__aeabi_dsub>
 800310e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003110:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003114:	ea43 0308 	orr.w	r3, r3, r8
 8003118:	4313      	orrs	r3, r2
 800311a:	4604      	mov	r4, r0
 800311c:	460d      	mov	r5, r1
 800311e:	d066      	beq.n	80031ee <_strtod_l+0xba6>
 8003120:	a309      	add	r3, pc, #36	; (adr r3, 8003148 <_strtod_l+0xb00>)
 8003122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003126:	f7fd fc53 	bl	80009d0 <__aeabi_dcmplt>
 800312a:	2800      	cmp	r0, #0
 800312c:	f47f acda 	bne.w	8002ae4 <_strtod_l+0x49c>
 8003130:	a307      	add	r3, pc, #28	; (adr r3, 8003150 <_strtod_l+0xb08>)
 8003132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003136:	4620      	mov	r0, r4
 8003138:	4629      	mov	r1, r5
 800313a:	f7fd fc67 	bl	8000a0c <__aeabi_dcmpgt>
 800313e:	2800      	cmp	r0, #0
 8003140:	f43f af7b 	beq.w	800303a <_strtod_l+0x9f2>
 8003144:	e4ce      	b.n	8002ae4 <_strtod_l+0x49c>
 8003146:	bf00      	nop
 8003148:	94a03595 	.word	0x94a03595
 800314c:	3fdfffff 	.word	0x3fdfffff
 8003150:	35afe535 	.word	0x35afe535
 8003154:	3fe00000 	.word	0x3fe00000
 8003158:	000fffff 	.word	0x000fffff
 800315c:	7ff00000 	.word	0x7ff00000
 8003160:	7fefffff 	.word	0x7fefffff
 8003164:	3ff00000 	.word	0x3ff00000
 8003168:	7fe00000 	.word	0x7fe00000
 800316c:	7c9fffff 	.word	0x7c9fffff
 8003170:	3fe00000 	.word	0x3fe00000
 8003174:	bff00000 	.word	0xbff00000
 8003178:	9b05      	ldr	r3, [sp, #20]
 800317a:	b313      	cbz	r3, 80031c2 <_strtod_l+0xb7a>
 800317c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800317e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8003182:	d81e      	bhi.n	80031c2 <_strtod_l+0xb7a>
 8003184:	a326      	add	r3, pc, #152	; (adr r3, 8003220 <_strtod_l+0xbd8>)
 8003186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318a:	4620      	mov	r0, r4
 800318c:	4629      	mov	r1, r5
 800318e:	f7fd fc29 	bl	80009e4 <__aeabi_dcmple>
 8003192:	b190      	cbz	r0, 80031ba <_strtod_l+0xb72>
 8003194:	4629      	mov	r1, r5
 8003196:	4620      	mov	r0, r4
 8003198:	f7fd fc42 	bl	8000a20 <__aeabi_d2uiz>
 800319c:	2801      	cmp	r0, #1
 800319e:	bf38      	it	cc
 80031a0:	2001      	movcc	r0, #1
 80031a2:	f7fd f929 	bl	80003f8 <__aeabi_ui2d>
 80031a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80031a8:	4604      	mov	r4, r0
 80031aa:	460d      	mov	r5, r1
 80031ac:	b9d3      	cbnz	r3, 80031e4 <_strtod_l+0xb9c>
 80031ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80031b2:	9012      	str	r0, [sp, #72]	; 0x48
 80031b4:	9313      	str	r3, [sp, #76]	; 0x4c
 80031b6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80031ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80031bc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80031c0:	1a9f      	subs	r7, r3, r2
 80031c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80031c6:	f000 ffc5 	bl	8004154 <__ulp>
 80031ca:	4602      	mov	r2, r0
 80031cc:	460b      	mov	r3, r1
 80031ce:	4630      	mov	r0, r6
 80031d0:	4639      	mov	r1, r7
 80031d2:	f7fd f98b 	bl	80004ec <__aeabi_dmul>
 80031d6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80031da:	f7fc ffd1 	bl	8000180 <__adddf3>
 80031de:	4680      	mov	r8, r0
 80031e0:	4689      	mov	r9, r1
 80031e2:	e77e      	b.n	80030e2 <_strtod_l+0xa9a>
 80031e4:	4602      	mov	r2, r0
 80031e6:	460b      	mov	r3, r1
 80031e8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80031ec:	e7e3      	b.n	80031b6 <_strtod_l+0xb6e>
 80031ee:	a30e      	add	r3, pc, #56	; (adr r3, 8003228 <_strtod_l+0xbe0>)
 80031f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f4:	f7fd fbec 	bl	80009d0 <__aeabi_dcmplt>
 80031f8:	e7a1      	b.n	800313e <_strtod_l+0xaf6>
 80031fa:	2300      	movs	r3, #0
 80031fc:	930c      	str	r3, [sp, #48]	; 0x30
 80031fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003200:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	f7ff ba65 	b.w	80026d2 <_strtod_l+0x8a>
 8003208:	2b65      	cmp	r3, #101	; 0x65
 800320a:	f43f ab5c 	beq.w	80028c6 <_strtod_l+0x27e>
 800320e:	2b45      	cmp	r3, #69	; 0x45
 8003210:	f43f ab59 	beq.w	80028c6 <_strtod_l+0x27e>
 8003214:	2201      	movs	r2, #1
 8003216:	f7ff bb8d 	b.w	8002934 <_strtod_l+0x2ec>
 800321a:	bf00      	nop
 800321c:	f3af 8000 	nop.w
 8003220:	ffc00000 	.word	0xffc00000
 8003224:	41dfffff 	.word	0x41dfffff
 8003228:	94a03595 	.word	0x94a03595
 800322c:	3fcfffff 	.word	0x3fcfffff

08003230 <strtod>:
 8003230:	460a      	mov	r2, r1
 8003232:	4601      	mov	r1, r0
 8003234:	4802      	ldr	r0, [pc, #8]	; (8003240 <strtod+0x10>)
 8003236:	4b03      	ldr	r3, [pc, #12]	; (8003244 <strtod+0x14>)
 8003238:	6800      	ldr	r0, [r0, #0]
 800323a:	f7ff ba05 	b.w	8002648 <_strtod_l>
 800323e:	bf00      	nop
 8003240:	20000014 	.word	0x20000014
 8003244:	2000007c 	.word	0x2000007c

08003248 <_strtol_l.isra.0>:
 8003248:	2b01      	cmp	r3, #1
 800324a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800324e:	4686      	mov	lr, r0
 8003250:	d001      	beq.n	8003256 <_strtol_l.isra.0+0xe>
 8003252:	2b24      	cmp	r3, #36	; 0x24
 8003254:	d906      	bls.n	8003264 <_strtol_l.isra.0+0x1c>
 8003256:	f7ff f98f 	bl	8002578 <__errno>
 800325a:	2316      	movs	r3, #22
 800325c:	6003      	str	r3, [r0, #0]
 800325e:	2000      	movs	r0, #0
 8003260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003264:	468c      	mov	ip, r1
 8003266:	4e3a      	ldr	r6, [pc, #232]	; (8003350 <_strtol_l.isra.0+0x108>)
 8003268:	4660      	mov	r0, ip
 800326a:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800326e:	5da5      	ldrb	r5, [r4, r6]
 8003270:	f015 0508 	ands.w	r5, r5, #8
 8003274:	d1f8      	bne.n	8003268 <_strtol_l.isra.0+0x20>
 8003276:	2c2d      	cmp	r4, #45	; 0x2d
 8003278:	d133      	bne.n	80032e2 <_strtol_l.isra.0+0x9a>
 800327a:	f04f 0801 	mov.w	r8, #1
 800327e:	f89c 4000 	ldrb.w	r4, [ip]
 8003282:	f100 0c02 	add.w	ip, r0, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d05d      	beq.n	8003346 <_strtol_l.isra.0+0xfe>
 800328a:	2b10      	cmp	r3, #16
 800328c:	d10c      	bne.n	80032a8 <_strtol_l.isra.0+0x60>
 800328e:	2c30      	cmp	r4, #48	; 0x30
 8003290:	d10a      	bne.n	80032a8 <_strtol_l.isra.0+0x60>
 8003292:	f89c 0000 	ldrb.w	r0, [ip]
 8003296:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800329a:	2858      	cmp	r0, #88	; 0x58
 800329c:	d14e      	bne.n	800333c <_strtol_l.isra.0+0xf4>
 800329e:	2310      	movs	r3, #16
 80032a0:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80032a4:	f10c 0c02 	add.w	ip, ip, #2
 80032a8:	2500      	movs	r5, #0
 80032aa:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 80032ae:	3f01      	subs	r7, #1
 80032b0:	fbb7 f9f3 	udiv	r9, r7, r3
 80032b4:	4628      	mov	r0, r5
 80032b6:	fb03 7a19 	mls	sl, r3, r9, r7
 80032ba:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80032be:	2e09      	cmp	r6, #9
 80032c0:	d818      	bhi.n	80032f4 <_strtol_l.isra.0+0xac>
 80032c2:	4634      	mov	r4, r6
 80032c4:	42a3      	cmp	r3, r4
 80032c6:	dd24      	ble.n	8003312 <_strtol_l.isra.0+0xca>
 80032c8:	2d00      	cmp	r5, #0
 80032ca:	db1f      	blt.n	800330c <_strtol_l.isra.0+0xc4>
 80032cc:	4581      	cmp	r9, r0
 80032ce:	d31d      	bcc.n	800330c <_strtol_l.isra.0+0xc4>
 80032d0:	d101      	bne.n	80032d6 <_strtol_l.isra.0+0x8e>
 80032d2:	45a2      	cmp	sl, r4
 80032d4:	db1a      	blt.n	800330c <_strtol_l.isra.0+0xc4>
 80032d6:	2501      	movs	r5, #1
 80032d8:	fb00 4003 	mla	r0, r0, r3, r4
 80032dc:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80032e0:	e7eb      	b.n	80032ba <_strtol_l.isra.0+0x72>
 80032e2:	2c2b      	cmp	r4, #43	; 0x2b
 80032e4:	bf08      	it	eq
 80032e6:	f89c 4000 	ldrbeq.w	r4, [ip]
 80032ea:	46a8      	mov	r8, r5
 80032ec:	bf08      	it	eq
 80032ee:	f100 0c02 	addeq.w	ip, r0, #2
 80032f2:	e7c8      	b.n	8003286 <_strtol_l.isra.0+0x3e>
 80032f4:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80032f8:	2e19      	cmp	r6, #25
 80032fa:	d801      	bhi.n	8003300 <_strtol_l.isra.0+0xb8>
 80032fc:	3c37      	subs	r4, #55	; 0x37
 80032fe:	e7e1      	b.n	80032c4 <_strtol_l.isra.0+0x7c>
 8003300:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8003304:	2e19      	cmp	r6, #25
 8003306:	d804      	bhi.n	8003312 <_strtol_l.isra.0+0xca>
 8003308:	3c57      	subs	r4, #87	; 0x57
 800330a:	e7db      	b.n	80032c4 <_strtol_l.isra.0+0x7c>
 800330c:	f04f 35ff 	mov.w	r5, #4294967295
 8003310:	e7e4      	b.n	80032dc <_strtol_l.isra.0+0x94>
 8003312:	2d00      	cmp	r5, #0
 8003314:	da08      	bge.n	8003328 <_strtol_l.isra.0+0xe0>
 8003316:	2322      	movs	r3, #34	; 0x22
 8003318:	4638      	mov	r0, r7
 800331a:	f8ce 3000 	str.w	r3, [lr]
 800331e:	2a00      	cmp	r2, #0
 8003320:	d09e      	beq.n	8003260 <_strtol_l.isra.0+0x18>
 8003322:	f10c 31ff 	add.w	r1, ip, #4294967295
 8003326:	e007      	b.n	8003338 <_strtol_l.isra.0+0xf0>
 8003328:	f1b8 0f00 	cmp.w	r8, #0
 800332c:	d000      	beq.n	8003330 <_strtol_l.isra.0+0xe8>
 800332e:	4240      	negs	r0, r0
 8003330:	2a00      	cmp	r2, #0
 8003332:	d095      	beq.n	8003260 <_strtol_l.isra.0+0x18>
 8003334:	2d00      	cmp	r5, #0
 8003336:	d1f4      	bne.n	8003322 <_strtol_l.isra.0+0xda>
 8003338:	6011      	str	r1, [r2, #0]
 800333a:	e791      	b.n	8003260 <_strtol_l.isra.0+0x18>
 800333c:	2430      	movs	r4, #48	; 0x30
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1b2      	bne.n	80032a8 <_strtol_l.isra.0+0x60>
 8003342:	2308      	movs	r3, #8
 8003344:	e7b0      	b.n	80032a8 <_strtol_l.isra.0+0x60>
 8003346:	2c30      	cmp	r4, #48	; 0x30
 8003348:	d0a3      	beq.n	8003292 <_strtol_l.isra.0+0x4a>
 800334a:	230a      	movs	r3, #10
 800334c:	e7ac      	b.n	80032a8 <_strtol_l.isra.0+0x60>
 800334e:	bf00      	nop
 8003350:	08005491 	.word	0x08005491

08003354 <strtol>:
 8003354:	4613      	mov	r3, r2
 8003356:	460a      	mov	r2, r1
 8003358:	4601      	mov	r1, r0
 800335a:	4802      	ldr	r0, [pc, #8]	; (8003364 <strtol+0x10>)
 800335c:	6800      	ldr	r0, [r0, #0]
 800335e:	f7ff bf73 	b.w	8003248 <_strtol_l.isra.0>
 8003362:	bf00      	nop
 8003364:	20000014 	.word	0x20000014

08003368 <rshift>:
 8003368:	6903      	ldr	r3, [r0, #16]
 800336a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800336e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8003372:	f100 0414 	add.w	r4, r0, #20
 8003376:	ea4f 1261 	mov.w	r2, r1, asr #5
 800337a:	dd46      	ble.n	800340a <rshift+0xa2>
 800337c:	f011 011f 	ands.w	r1, r1, #31
 8003380:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8003384:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8003388:	d10c      	bne.n	80033a4 <rshift+0x3c>
 800338a:	4629      	mov	r1, r5
 800338c:	f100 0710 	add.w	r7, r0, #16
 8003390:	42b1      	cmp	r1, r6
 8003392:	d335      	bcc.n	8003400 <rshift+0x98>
 8003394:	1a9b      	subs	r3, r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	1eea      	subs	r2, r5, #3
 800339a:	4296      	cmp	r6, r2
 800339c:	bf38      	it	cc
 800339e:	2300      	movcc	r3, #0
 80033a0:	4423      	add	r3, r4
 80033a2:	e015      	b.n	80033d0 <rshift+0x68>
 80033a4:	46a1      	mov	r9, r4
 80033a6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80033aa:	f1c1 0820 	rsb	r8, r1, #32
 80033ae:	40cf      	lsrs	r7, r1
 80033b0:	f105 0e04 	add.w	lr, r5, #4
 80033b4:	4576      	cmp	r6, lr
 80033b6:	46f4      	mov	ip, lr
 80033b8:	d816      	bhi.n	80033e8 <rshift+0x80>
 80033ba:	1a9b      	subs	r3, r3, r2
 80033bc:	009a      	lsls	r2, r3, #2
 80033be:	3a04      	subs	r2, #4
 80033c0:	3501      	adds	r5, #1
 80033c2:	42ae      	cmp	r6, r5
 80033c4:	bf38      	it	cc
 80033c6:	2200      	movcc	r2, #0
 80033c8:	18a3      	adds	r3, r4, r2
 80033ca:	50a7      	str	r7, [r4, r2]
 80033cc:	b107      	cbz	r7, 80033d0 <rshift+0x68>
 80033ce:	3304      	adds	r3, #4
 80033d0:	42a3      	cmp	r3, r4
 80033d2:	eba3 0204 	sub.w	r2, r3, r4
 80033d6:	bf08      	it	eq
 80033d8:	2300      	moveq	r3, #0
 80033da:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80033de:	6102      	str	r2, [r0, #16]
 80033e0:	bf08      	it	eq
 80033e2:	6143      	streq	r3, [r0, #20]
 80033e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80033e8:	f8dc c000 	ldr.w	ip, [ip]
 80033ec:	fa0c fc08 	lsl.w	ip, ip, r8
 80033f0:	ea4c 0707 	orr.w	r7, ip, r7
 80033f4:	f849 7b04 	str.w	r7, [r9], #4
 80033f8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80033fc:	40cf      	lsrs	r7, r1
 80033fe:	e7d9      	b.n	80033b4 <rshift+0x4c>
 8003400:	f851 cb04 	ldr.w	ip, [r1], #4
 8003404:	f847 cf04 	str.w	ip, [r7, #4]!
 8003408:	e7c2      	b.n	8003390 <rshift+0x28>
 800340a:	4623      	mov	r3, r4
 800340c:	e7e0      	b.n	80033d0 <rshift+0x68>

0800340e <__hexdig_fun>:
 800340e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8003412:	2b09      	cmp	r3, #9
 8003414:	d802      	bhi.n	800341c <__hexdig_fun+0xe>
 8003416:	3820      	subs	r0, #32
 8003418:	b2c0      	uxtb	r0, r0
 800341a:	4770      	bx	lr
 800341c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8003420:	2b05      	cmp	r3, #5
 8003422:	d801      	bhi.n	8003428 <__hexdig_fun+0x1a>
 8003424:	3847      	subs	r0, #71	; 0x47
 8003426:	e7f7      	b.n	8003418 <__hexdig_fun+0xa>
 8003428:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800342c:	2b05      	cmp	r3, #5
 800342e:	d801      	bhi.n	8003434 <__hexdig_fun+0x26>
 8003430:	3827      	subs	r0, #39	; 0x27
 8003432:	e7f1      	b.n	8003418 <__hexdig_fun+0xa>
 8003434:	2000      	movs	r0, #0
 8003436:	4770      	bx	lr

08003438 <__gethex>:
 8003438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800343c:	b08b      	sub	sp, #44	; 0x2c
 800343e:	9306      	str	r3, [sp, #24]
 8003440:	4bb9      	ldr	r3, [pc, #740]	; (8003728 <__gethex+0x2f0>)
 8003442:	9002      	str	r0, [sp, #8]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	468b      	mov	fp, r1
 8003448:	4618      	mov	r0, r3
 800344a:	4690      	mov	r8, r2
 800344c:	9303      	str	r3, [sp, #12]
 800344e:	f7fc fe89 	bl	8000164 <strlen>
 8003452:	4682      	mov	sl, r0
 8003454:	9b03      	ldr	r3, [sp, #12]
 8003456:	f8db 2000 	ldr.w	r2, [fp]
 800345a:	4403      	add	r3, r0
 800345c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8003460:	9307      	str	r3, [sp, #28]
 8003462:	1c93      	adds	r3, r2, #2
 8003464:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8003468:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800346c:	32fe      	adds	r2, #254	; 0xfe
 800346e:	18d1      	adds	r1, r2, r3
 8003470:	461f      	mov	r7, r3
 8003472:	f813 0b01 	ldrb.w	r0, [r3], #1
 8003476:	9101      	str	r1, [sp, #4]
 8003478:	2830      	cmp	r0, #48	; 0x30
 800347a:	d0f8      	beq.n	800346e <__gethex+0x36>
 800347c:	f7ff ffc7 	bl	800340e <__hexdig_fun>
 8003480:	4604      	mov	r4, r0
 8003482:	2800      	cmp	r0, #0
 8003484:	d13a      	bne.n	80034fc <__gethex+0xc4>
 8003486:	4652      	mov	r2, sl
 8003488:	4638      	mov	r0, r7
 800348a:	9903      	ldr	r1, [sp, #12]
 800348c:	f001 f828 	bl	80044e0 <strncmp>
 8003490:	4605      	mov	r5, r0
 8003492:	2800      	cmp	r0, #0
 8003494:	d166      	bne.n	8003564 <__gethex+0x12c>
 8003496:	f817 000a 	ldrb.w	r0, [r7, sl]
 800349a:	eb07 060a 	add.w	r6, r7, sl
 800349e:	f7ff ffb6 	bl	800340e <__hexdig_fun>
 80034a2:	2800      	cmp	r0, #0
 80034a4:	d060      	beq.n	8003568 <__gethex+0x130>
 80034a6:	4633      	mov	r3, r6
 80034a8:	7818      	ldrb	r0, [r3, #0]
 80034aa:	461f      	mov	r7, r3
 80034ac:	2830      	cmp	r0, #48	; 0x30
 80034ae:	f103 0301 	add.w	r3, r3, #1
 80034b2:	d0f9      	beq.n	80034a8 <__gethex+0x70>
 80034b4:	f7ff ffab 	bl	800340e <__hexdig_fun>
 80034b8:	2301      	movs	r3, #1
 80034ba:	fab0 f480 	clz	r4, r0
 80034be:	4635      	mov	r5, r6
 80034c0:	0964      	lsrs	r4, r4, #5
 80034c2:	9301      	str	r3, [sp, #4]
 80034c4:	463a      	mov	r2, r7
 80034c6:	4616      	mov	r6, r2
 80034c8:	7830      	ldrb	r0, [r6, #0]
 80034ca:	3201      	adds	r2, #1
 80034cc:	f7ff ff9f 	bl	800340e <__hexdig_fun>
 80034d0:	2800      	cmp	r0, #0
 80034d2:	d1f8      	bne.n	80034c6 <__gethex+0x8e>
 80034d4:	4652      	mov	r2, sl
 80034d6:	4630      	mov	r0, r6
 80034d8:	9903      	ldr	r1, [sp, #12]
 80034da:	f001 f801 	bl	80044e0 <strncmp>
 80034de:	b980      	cbnz	r0, 8003502 <__gethex+0xca>
 80034e0:	b94d      	cbnz	r5, 80034f6 <__gethex+0xbe>
 80034e2:	eb06 050a 	add.w	r5, r6, sl
 80034e6:	462a      	mov	r2, r5
 80034e8:	4616      	mov	r6, r2
 80034ea:	7830      	ldrb	r0, [r6, #0]
 80034ec:	3201      	adds	r2, #1
 80034ee:	f7ff ff8e 	bl	800340e <__hexdig_fun>
 80034f2:	2800      	cmp	r0, #0
 80034f4:	d1f8      	bne.n	80034e8 <__gethex+0xb0>
 80034f6:	1bad      	subs	r5, r5, r6
 80034f8:	00ad      	lsls	r5, r5, #2
 80034fa:	e004      	b.n	8003506 <__gethex+0xce>
 80034fc:	2400      	movs	r4, #0
 80034fe:	4625      	mov	r5, r4
 8003500:	e7e0      	b.n	80034c4 <__gethex+0x8c>
 8003502:	2d00      	cmp	r5, #0
 8003504:	d1f7      	bne.n	80034f6 <__gethex+0xbe>
 8003506:	7833      	ldrb	r3, [r6, #0]
 8003508:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800350c:	2b50      	cmp	r3, #80	; 0x50
 800350e:	d139      	bne.n	8003584 <__gethex+0x14c>
 8003510:	7873      	ldrb	r3, [r6, #1]
 8003512:	2b2b      	cmp	r3, #43	; 0x2b
 8003514:	d02a      	beq.n	800356c <__gethex+0x134>
 8003516:	2b2d      	cmp	r3, #45	; 0x2d
 8003518:	d02c      	beq.n	8003574 <__gethex+0x13c>
 800351a:	f04f 0900 	mov.w	r9, #0
 800351e:	1c71      	adds	r1, r6, #1
 8003520:	7808      	ldrb	r0, [r1, #0]
 8003522:	f7ff ff74 	bl	800340e <__hexdig_fun>
 8003526:	1e43      	subs	r3, r0, #1
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b18      	cmp	r3, #24
 800352c:	d82a      	bhi.n	8003584 <__gethex+0x14c>
 800352e:	f1a0 0210 	sub.w	r2, r0, #16
 8003532:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8003536:	f7ff ff6a 	bl	800340e <__hexdig_fun>
 800353a:	1e43      	subs	r3, r0, #1
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b18      	cmp	r3, #24
 8003540:	d91b      	bls.n	800357a <__gethex+0x142>
 8003542:	f1b9 0f00 	cmp.w	r9, #0
 8003546:	d000      	beq.n	800354a <__gethex+0x112>
 8003548:	4252      	negs	r2, r2
 800354a:	4415      	add	r5, r2
 800354c:	f8cb 1000 	str.w	r1, [fp]
 8003550:	b1d4      	cbz	r4, 8003588 <__gethex+0x150>
 8003552:	9b01      	ldr	r3, [sp, #4]
 8003554:	2b00      	cmp	r3, #0
 8003556:	bf14      	ite	ne
 8003558:	2700      	movne	r7, #0
 800355a:	2706      	moveq	r7, #6
 800355c:	4638      	mov	r0, r7
 800355e:	b00b      	add	sp, #44	; 0x2c
 8003560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003564:	463e      	mov	r6, r7
 8003566:	4625      	mov	r5, r4
 8003568:	2401      	movs	r4, #1
 800356a:	e7cc      	b.n	8003506 <__gethex+0xce>
 800356c:	f04f 0900 	mov.w	r9, #0
 8003570:	1cb1      	adds	r1, r6, #2
 8003572:	e7d5      	b.n	8003520 <__gethex+0xe8>
 8003574:	f04f 0901 	mov.w	r9, #1
 8003578:	e7fa      	b.n	8003570 <__gethex+0x138>
 800357a:	230a      	movs	r3, #10
 800357c:	fb03 0202 	mla	r2, r3, r2, r0
 8003580:	3a10      	subs	r2, #16
 8003582:	e7d6      	b.n	8003532 <__gethex+0xfa>
 8003584:	4631      	mov	r1, r6
 8003586:	e7e1      	b.n	800354c <__gethex+0x114>
 8003588:	4621      	mov	r1, r4
 800358a:	1bf3      	subs	r3, r6, r7
 800358c:	3b01      	subs	r3, #1
 800358e:	2b07      	cmp	r3, #7
 8003590:	dc0a      	bgt.n	80035a8 <__gethex+0x170>
 8003592:	9802      	ldr	r0, [sp, #8]
 8003594:	f000 fa6e 	bl	8003a74 <_Balloc>
 8003598:	4604      	mov	r4, r0
 800359a:	b940      	cbnz	r0, 80035ae <__gethex+0x176>
 800359c:	4602      	mov	r2, r0
 800359e:	21de      	movs	r1, #222	; 0xde
 80035a0:	4b62      	ldr	r3, [pc, #392]	; (800372c <__gethex+0x2f4>)
 80035a2:	4863      	ldr	r0, [pc, #396]	; (8003730 <__gethex+0x2f8>)
 80035a4:	f000 ffbc 	bl	8004520 <__assert_func>
 80035a8:	3101      	adds	r1, #1
 80035aa:	105b      	asrs	r3, r3, #1
 80035ac:	e7ef      	b.n	800358e <__gethex+0x156>
 80035ae:	f04f 0b00 	mov.w	fp, #0
 80035b2:	f100 0914 	add.w	r9, r0, #20
 80035b6:	f1ca 0301 	rsb	r3, sl, #1
 80035ba:	f8cd 9010 	str.w	r9, [sp, #16]
 80035be:	f8cd b004 	str.w	fp, [sp, #4]
 80035c2:	9308      	str	r3, [sp, #32]
 80035c4:	42b7      	cmp	r7, r6
 80035c6:	d33f      	bcc.n	8003648 <__gethex+0x210>
 80035c8:	9f04      	ldr	r7, [sp, #16]
 80035ca:	9b01      	ldr	r3, [sp, #4]
 80035cc:	f847 3b04 	str.w	r3, [r7], #4
 80035d0:	eba7 0709 	sub.w	r7, r7, r9
 80035d4:	10bf      	asrs	r7, r7, #2
 80035d6:	6127      	str	r7, [r4, #16]
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 fb41 	bl	8003c60 <__hi0bits>
 80035de:	017f      	lsls	r7, r7, #5
 80035e0:	f8d8 6000 	ldr.w	r6, [r8]
 80035e4:	1a3f      	subs	r7, r7, r0
 80035e6:	42b7      	cmp	r7, r6
 80035e8:	dd62      	ble.n	80036b0 <__gethex+0x278>
 80035ea:	1bbf      	subs	r7, r7, r6
 80035ec:	4639      	mov	r1, r7
 80035ee:	4620      	mov	r0, r4
 80035f0:	f000 fed7 	bl	80043a2 <__any_on>
 80035f4:	4682      	mov	sl, r0
 80035f6:	b1a8      	cbz	r0, 8003624 <__gethex+0x1ec>
 80035f8:	f04f 0a01 	mov.w	sl, #1
 80035fc:	1e7b      	subs	r3, r7, #1
 80035fe:	1159      	asrs	r1, r3, #5
 8003600:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8003604:	f003 021f 	and.w	r2, r3, #31
 8003608:	fa0a f202 	lsl.w	r2, sl, r2
 800360c:	420a      	tst	r2, r1
 800360e:	d009      	beq.n	8003624 <__gethex+0x1ec>
 8003610:	4553      	cmp	r3, sl
 8003612:	dd05      	ble.n	8003620 <__gethex+0x1e8>
 8003614:	4620      	mov	r0, r4
 8003616:	1eb9      	subs	r1, r7, #2
 8003618:	f000 fec3 	bl	80043a2 <__any_on>
 800361c:	2800      	cmp	r0, #0
 800361e:	d144      	bne.n	80036aa <__gethex+0x272>
 8003620:	f04f 0a02 	mov.w	sl, #2
 8003624:	4639      	mov	r1, r7
 8003626:	4620      	mov	r0, r4
 8003628:	f7ff fe9e 	bl	8003368 <rshift>
 800362c:	443d      	add	r5, r7
 800362e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8003632:	42ab      	cmp	r3, r5
 8003634:	da4a      	bge.n	80036cc <__gethex+0x294>
 8003636:	4621      	mov	r1, r4
 8003638:	9802      	ldr	r0, [sp, #8]
 800363a:	f000 fa5b 	bl	8003af4 <_Bfree>
 800363e:	2300      	movs	r3, #0
 8003640:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8003642:	27a3      	movs	r7, #163	; 0xa3
 8003644:	6013      	str	r3, [r2, #0]
 8003646:	e789      	b.n	800355c <__gethex+0x124>
 8003648:	1e73      	subs	r3, r6, #1
 800364a:	9a07      	ldr	r2, [sp, #28]
 800364c:	9305      	str	r3, [sp, #20]
 800364e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003652:	4293      	cmp	r3, r2
 8003654:	d019      	beq.n	800368a <__gethex+0x252>
 8003656:	f1bb 0f20 	cmp.w	fp, #32
 800365a:	d107      	bne.n	800366c <__gethex+0x234>
 800365c:	9b04      	ldr	r3, [sp, #16]
 800365e:	9a01      	ldr	r2, [sp, #4]
 8003660:	f843 2b04 	str.w	r2, [r3], #4
 8003664:	9304      	str	r3, [sp, #16]
 8003666:	2300      	movs	r3, #0
 8003668:	469b      	mov	fp, r3
 800366a:	9301      	str	r3, [sp, #4]
 800366c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8003670:	f7ff fecd 	bl	800340e <__hexdig_fun>
 8003674:	9b01      	ldr	r3, [sp, #4]
 8003676:	f000 000f 	and.w	r0, r0, #15
 800367a:	fa00 f00b 	lsl.w	r0, r0, fp
 800367e:	4303      	orrs	r3, r0
 8003680:	9301      	str	r3, [sp, #4]
 8003682:	f10b 0b04 	add.w	fp, fp, #4
 8003686:	9b05      	ldr	r3, [sp, #20]
 8003688:	e00d      	b.n	80036a6 <__gethex+0x26e>
 800368a:	9b05      	ldr	r3, [sp, #20]
 800368c:	9a08      	ldr	r2, [sp, #32]
 800368e:	4413      	add	r3, r2
 8003690:	42bb      	cmp	r3, r7
 8003692:	d3e0      	bcc.n	8003656 <__gethex+0x21e>
 8003694:	4618      	mov	r0, r3
 8003696:	4652      	mov	r2, sl
 8003698:	9903      	ldr	r1, [sp, #12]
 800369a:	9309      	str	r3, [sp, #36]	; 0x24
 800369c:	f000 ff20 	bl	80044e0 <strncmp>
 80036a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036a2:	2800      	cmp	r0, #0
 80036a4:	d1d7      	bne.n	8003656 <__gethex+0x21e>
 80036a6:	461e      	mov	r6, r3
 80036a8:	e78c      	b.n	80035c4 <__gethex+0x18c>
 80036aa:	f04f 0a03 	mov.w	sl, #3
 80036ae:	e7b9      	b.n	8003624 <__gethex+0x1ec>
 80036b0:	da09      	bge.n	80036c6 <__gethex+0x28e>
 80036b2:	1bf7      	subs	r7, r6, r7
 80036b4:	4621      	mov	r1, r4
 80036b6:	463a      	mov	r2, r7
 80036b8:	9802      	ldr	r0, [sp, #8]
 80036ba:	f000 fc33 	bl	8003f24 <__lshift>
 80036be:	4604      	mov	r4, r0
 80036c0:	1bed      	subs	r5, r5, r7
 80036c2:	f100 0914 	add.w	r9, r0, #20
 80036c6:	f04f 0a00 	mov.w	sl, #0
 80036ca:	e7b0      	b.n	800362e <__gethex+0x1f6>
 80036cc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80036d0:	42a8      	cmp	r0, r5
 80036d2:	dd71      	ble.n	80037b8 <__gethex+0x380>
 80036d4:	1b45      	subs	r5, r0, r5
 80036d6:	42ae      	cmp	r6, r5
 80036d8:	dc34      	bgt.n	8003744 <__gethex+0x30c>
 80036da:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d028      	beq.n	8003734 <__gethex+0x2fc>
 80036e2:	2b03      	cmp	r3, #3
 80036e4:	d02a      	beq.n	800373c <__gethex+0x304>
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d115      	bne.n	8003716 <__gethex+0x2de>
 80036ea:	42ae      	cmp	r6, r5
 80036ec:	d113      	bne.n	8003716 <__gethex+0x2de>
 80036ee:	2e01      	cmp	r6, #1
 80036f0:	d10b      	bne.n	800370a <__gethex+0x2d2>
 80036f2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80036f6:	9a06      	ldr	r2, [sp, #24]
 80036f8:	2762      	movs	r7, #98	; 0x62
 80036fa:	6013      	str	r3, [r2, #0]
 80036fc:	2301      	movs	r3, #1
 80036fe:	6123      	str	r3, [r4, #16]
 8003700:	f8c9 3000 	str.w	r3, [r9]
 8003704:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003706:	601c      	str	r4, [r3, #0]
 8003708:	e728      	b.n	800355c <__gethex+0x124>
 800370a:	4620      	mov	r0, r4
 800370c:	1e71      	subs	r1, r6, #1
 800370e:	f000 fe48 	bl	80043a2 <__any_on>
 8003712:	2800      	cmp	r0, #0
 8003714:	d1ed      	bne.n	80036f2 <__gethex+0x2ba>
 8003716:	4621      	mov	r1, r4
 8003718:	9802      	ldr	r0, [sp, #8]
 800371a:	f000 f9eb 	bl	8003af4 <_Bfree>
 800371e:	2300      	movs	r3, #0
 8003720:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8003722:	2750      	movs	r7, #80	; 0x50
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	e719      	b.n	800355c <__gethex+0x124>
 8003728:	0800560c 	.word	0x0800560c
 800372c:	08005591 	.word	0x08005591
 8003730:	080055a2 	.word	0x080055a2
 8003734:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1ed      	bne.n	8003716 <__gethex+0x2de>
 800373a:	e7da      	b.n	80036f2 <__gethex+0x2ba>
 800373c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1d7      	bne.n	80036f2 <__gethex+0x2ba>
 8003742:	e7e8      	b.n	8003716 <__gethex+0x2de>
 8003744:	1e6f      	subs	r7, r5, #1
 8003746:	f1ba 0f00 	cmp.w	sl, #0
 800374a:	d132      	bne.n	80037b2 <__gethex+0x37a>
 800374c:	b127      	cbz	r7, 8003758 <__gethex+0x320>
 800374e:	4639      	mov	r1, r7
 8003750:	4620      	mov	r0, r4
 8003752:	f000 fe26 	bl	80043a2 <__any_on>
 8003756:	4682      	mov	sl, r0
 8003758:	2101      	movs	r1, #1
 800375a:	117b      	asrs	r3, r7, #5
 800375c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8003760:	f007 071f 	and.w	r7, r7, #31
 8003764:	fa01 f707 	lsl.w	r7, r1, r7
 8003768:	421f      	tst	r7, r3
 800376a:	f04f 0702 	mov.w	r7, #2
 800376e:	4629      	mov	r1, r5
 8003770:	4620      	mov	r0, r4
 8003772:	bf18      	it	ne
 8003774:	f04a 0a02 	orrne.w	sl, sl, #2
 8003778:	1b76      	subs	r6, r6, r5
 800377a:	f7ff fdf5 	bl	8003368 <rshift>
 800377e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8003782:	f1ba 0f00 	cmp.w	sl, #0
 8003786:	d048      	beq.n	800381a <__gethex+0x3e2>
 8003788:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800378c:	2b02      	cmp	r3, #2
 800378e:	d015      	beq.n	80037bc <__gethex+0x384>
 8003790:	2b03      	cmp	r3, #3
 8003792:	d017      	beq.n	80037c4 <__gethex+0x38c>
 8003794:	2b01      	cmp	r3, #1
 8003796:	d109      	bne.n	80037ac <__gethex+0x374>
 8003798:	f01a 0f02 	tst.w	sl, #2
 800379c:	d006      	beq.n	80037ac <__gethex+0x374>
 800379e:	f8d9 0000 	ldr.w	r0, [r9]
 80037a2:	ea4a 0a00 	orr.w	sl, sl, r0
 80037a6:	f01a 0f01 	tst.w	sl, #1
 80037aa:	d10e      	bne.n	80037ca <__gethex+0x392>
 80037ac:	f047 0710 	orr.w	r7, r7, #16
 80037b0:	e033      	b.n	800381a <__gethex+0x3e2>
 80037b2:	f04f 0a01 	mov.w	sl, #1
 80037b6:	e7cf      	b.n	8003758 <__gethex+0x320>
 80037b8:	2701      	movs	r7, #1
 80037ba:	e7e2      	b.n	8003782 <__gethex+0x34a>
 80037bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80037be:	f1c3 0301 	rsb	r3, r3, #1
 80037c2:	9315      	str	r3, [sp, #84]	; 0x54
 80037c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d0f0      	beq.n	80037ac <__gethex+0x374>
 80037ca:	f04f 0c00 	mov.w	ip, #0
 80037ce:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80037d2:	f104 0314 	add.w	r3, r4, #20
 80037d6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80037da:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80037de:	4618      	mov	r0, r3
 80037e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80037e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80037e8:	d01c      	beq.n	8003824 <__gethex+0x3ec>
 80037ea:	3201      	adds	r2, #1
 80037ec:	6002      	str	r2, [r0, #0]
 80037ee:	2f02      	cmp	r7, #2
 80037f0:	f104 0314 	add.w	r3, r4, #20
 80037f4:	d13d      	bne.n	8003872 <__gethex+0x43a>
 80037f6:	f8d8 2000 	ldr.w	r2, [r8]
 80037fa:	3a01      	subs	r2, #1
 80037fc:	42b2      	cmp	r2, r6
 80037fe:	d10a      	bne.n	8003816 <__gethex+0x3de>
 8003800:	2201      	movs	r2, #1
 8003802:	1171      	asrs	r1, r6, #5
 8003804:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003808:	f006 061f 	and.w	r6, r6, #31
 800380c:	fa02 f606 	lsl.w	r6, r2, r6
 8003810:	421e      	tst	r6, r3
 8003812:	bf18      	it	ne
 8003814:	4617      	movne	r7, r2
 8003816:	f047 0720 	orr.w	r7, r7, #32
 800381a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800381c:	601c      	str	r4, [r3, #0]
 800381e:	9b06      	ldr	r3, [sp, #24]
 8003820:	601d      	str	r5, [r3, #0]
 8003822:	e69b      	b.n	800355c <__gethex+0x124>
 8003824:	4299      	cmp	r1, r3
 8003826:	f843 cc04 	str.w	ip, [r3, #-4]
 800382a:	d8d8      	bhi.n	80037de <__gethex+0x3a6>
 800382c:	68a3      	ldr	r3, [r4, #8]
 800382e:	459b      	cmp	fp, r3
 8003830:	db17      	blt.n	8003862 <__gethex+0x42a>
 8003832:	6861      	ldr	r1, [r4, #4]
 8003834:	9802      	ldr	r0, [sp, #8]
 8003836:	3101      	adds	r1, #1
 8003838:	f000 f91c 	bl	8003a74 <_Balloc>
 800383c:	4681      	mov	r9, r0
 800383e:	b918      	cbnz	r0, 8003848 <__gethex+0x410>
 8003840:	4602      	mov	r2, r0
 8003842:	2184      	movs	r1, #132	; 0x84
 8003844:	4b19      	ldr	r3, [pc, #100]	; (80038ac <__gethex+0x474>)
 8003846:	e6ac      	b.n	80035a2 <__gethex+0x16a>
 8003848:	6922      	ldr	r2, [r4, #16]
 800384a:	f104 010c 	add.w	r1, r4, #12
 800384e:	3202      	adds	r2, #2
 8003850:	0092      	lsls	r2, r2, #2
 8003852:	300c      	adds	r0, #12
 8003854:	f000 f900 	bl	8003a58 <memcpy>
 8003858:	4621      	mov	r1, r4
 800385a:	9802      	ldr	r0, [sp, #8]
 800385c:	f000 f94a 	bl	8003af4 <_Bfree>
 8003860:	464c      	mov	r4, r9
 8003862:	6923      	ldr	r3, [r4, #16]
 8003864:	1c5a      	adds	r2, r3, #1
 8003866:	6122      	str	r2, [r4, #16]
 8003868:	2201      	movs	r2, #1
 800386a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800386e:	615a      	str	r2, [r3, #20]
 8003870:	e7bd      	b.n	80037ee <__gethex+0x3b6>
 8003872:	6922      	ldr	r2, [r4, #16]
 8003874:	455a      	cmp	r2, fp
 8003876:	dd0b      	ble.n	8003890 <__gethex+0x458>
 8003878:	2101      	movs	r1, #1
 800387a:	4620      	mov	r0, r4
 800387c:	f7ff fd74 	bl	8003368 <rshift>
 8003880:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8003884:	3501      	adds	r5, #1
 8003886:	42ab      	cmp	r3, r5
 8003888:	f6ff aed5 	blt.w	8003636 <__gethex+0x1fe>
 800388c:	2701      	movs	r7, #1
 800388e:	e7c2      	b.n	8003816 <__gethex+0x3de>
 8003890:	f016 061f 	ands.w	r6, r6, #31
 8003894:	d0fa      	beq.n	800388c <__gethex+0x454>
 8003896:	449a      	add	sl, r3
 8003898:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800389c:	f000 f9e0 	bl	8003c60 <__hi0bits>
 80038a0:	f1c6 0620 	rsb	r6, r6, #32
 80038a4:	42b0      	cmp	r0, r6
 80038a6:	dbe7      	blt.n	8003878 <__gethex+0x440>
 80038a8:	e7f0      	b.n	800388c <__gethex+0x454>
 80038aa:	bf00      	nop
 80038ac:	08005591 	.word	0x08005591

080038b0 <L_shift>:
 80038b0:	f1c2 0208 	rsb	r2, r2, #8
 80038b4:	0092      	lsls	r2, r2, #2
 80038b6:	b570      	push	{r4, r5, r6, lr}
 80038b8:	f1c2 0620 	rsb	r6, r2, #32
 80038bc:	6843      	ldr	r3, [r0, #4]
 80038be:	6804      	ldr	r4, [r0, #0]
 80038c0:	fa03 f506 	lsl.w	r5, r3, r6
 80038c4:	432c      	orrs	r4, r5
 80038c6:	40d3      	lsrs	r3, r2
 80038c8:	6004      	str	r4, [r0, #0]
 80038ca:	f840 3f04 	str.w	r3, [r0, #4]!
 80038ce:	4288      	cmp	r0, r1
 80038d0:	d3f4      	bcc.n	80038bc <L_shift+0xc>
 80038d2:	bd70      	pop	{r4, r5, r6, pc}

080038d4 <__match>:
 80038d4:	b530      	push	{r4, r5, lr}
 80038d6:	6803      	ldr	r3, [r0, #0]
 80038d8:	3301      	adds	r3, #1
 80038da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038de:	b914      	cbnz	r4, 80038e6 <__match+0x12>
 80038e0:	6003      	str	r3, [r0, #0]
 80038e2:	2001      	movs	r0, #1
 80038e4:	bd30      	pop	{r4, r5, pc}
 80038e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80038ea:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80038ee:	2d19      	cmp	r5, #25
 80038f0:	bf98      	it	ls
 80038f2:	3220      	addls	r2, #32
 80038f4:	42a2      	cmp	r2, r4
 80038f6:	d0f0      	beq.n	80038da <__match+0x6>
 80038f8:	2000      	movs	r0, #0
 80038fa:	e7f3      	b.n	80038e4 <__match+0x10>

080038fc <__hexnan>:
 80038fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003900:	2500      	movs	r5, #0
 8003902:	680b      	ldr	r3, [r1, #0]
 8003904:	4682      	mov	sl, r0
 8003906:	115e      	asrs	r6, r3, #5
 8003908:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800390c:	f013 031f 	ands.w	r3, r3, #31
 8003910:	bf18      	it	ne
 8003912:	3604      	addne	r6, #4
 8003914:	1f37      	subs	r7, r6, #4
 8003916:	4690      	mov	r8, r2
 8003918:	46b9      	mov	r9, r7
 800391a:	463c      	mov	r4, r7
 800391c:	46ab      	mov	fp, r5
 800391e:	b087      	sub	sp, #28
 8003920:	6801      	ldr	r1, [r0, #0]
 8003922:	9301      	str	r3, [sp, #4]
 8003924:	f846 5c04 	str.w	r5, [r6, #-4]
 8003928:	9502      	str	r5, [sp, #8]
 800392a:	784a      	ldrb	r2, [r1, #1]
 800392c:	1c4b      	adds	r3, r1, #1
 800392e:	9303      	str	r3, [sp, #12]
 8003930:	b342      	cbz	r2, 8003984 <__hexnan+0x88>
 8003932:	4610      	mov	r0, r2
 8003934:	9105      	str	r1, [sp, #20]
 8003936:	9204      	str	r2, [sp, #16]
 8003938:	f7ff fd69 	bl	800340e <__hexdig_fun>
 800393c:	2800      	cmp	r0, #0
 800393e:	d14f      	bne.n	80039e0 <__hexnan+0xe4>
 8003940:	9a04      	ldr	r2, [sp, #16]
 8003942:	9905      	ldr	r1, [sp, #20]
 8003944:	2a20      	cmp	r2, #32
 8003946:	d818      	bhi.n	800397a <__hexnan+0x7e>
 8003948:	9b02      	ldr	r3, [sp, #8]
 800394a:	459b      	cmp	fp, r3
 800394c:	dd13      	ble.n	8003976 <__hexnan+0x7a>
 800394e:	454c      	cmp	r4, r9
 8003950:	d206      	bcs.n	8003960 <__hexnan+0x64>
 8003952:	2d07      	cmp	r5, #7
 8003954:	dc04      	bgt.n	8003960 <__hexnan+0x64>
 8003956:	462a      	mov	r2, r5
 8003958:	4649      	mov	r1, r9
 800395a:	4620      	mov	r0, r4
 800395c:	f7ff ffa8 	bl	80038b0 <L_shift>
 8003960:	4544      	cmp	r4, r8
 8003962:	d950      	bls.n	8003a06 <__hexnan+0x10a>
 8003964:	2300      	movs	r3, #0
 8003966:	f1a4 0904 	sub.w	r9, r4, #4
 800396a:	f844 3c04 	str.w	r3, [r4, #-4]
 800396e:	461d      	mov	r5, r3
 8003970:	464c      	mov	r4, r9
 8003972:	f8cd b008 	str.w	fp, [sp, #8]
 8003976:	9903      	ldr	r1, [sp, #12]
 8003978:	e7d7      	b.n	800392a <__hexnan+0x2e>
 800397a:	2a29      	cmp	r2, #41	; 0x29
 800397c:	d156      	bne.n	8003a2c <__hexnan+0x130>
 800397e:	3102      	adds	r1, #2
 8003980:	f8ca 1000 	str.w	r1, [sl]
 8003984:	f1bb 0f00 	cmp.w	fp, #0
 8003988:	d050      	beq.n	8003a2c <__hexnan+0x130>
 800398a:	454c      	cmp	r4, r9
 800398c:	d206      	bcs.n	800399c <__hexnan+0xa0>
 800398e:	2d07      	cmp	r5, #7
 8003990:	dc04      	bgt.n	800399c <__hexnan+0xa0>
 8003992:	462a      	mov	r2, r5
 8003994:	4649      	mov	r1, r9
 8003996:	4620      	mov	r0, r4
 8003998:	f7ff ff8a 	bl	80038b0 <L_shift>
 800399c:	4544      	cmp	r4, r8
 800399e:	d934      	bls.n	8003a0a <__hexnan+0x10e>
 80039a0:	4623      	mov	r3, r4
 80039a2:	f1a8 0204 	sub.w	r2, r8, #4
 80039a6:	f853 1b04 	ldr.w	r1, [r3], #4
 80039aa:	429f      	cmp	r7, r3
 80039ac:	f842 1f04 	str.w	r1, [r2, #4]!
 80039b0:	d2f9      	bcs.n	80039a6 <__hexnan+0xaa>
 80039b2:	1b3b      	subs	r3, r7, r4
 80039b4:	f023 0303 	bic.w	r3, r3, #3
 80039b8:	3304      	adds	r3, #4
 80039ba:	3401      	adds	r4, #1
 80039bc:	3e03      	subs	r6, #3
 80039be:	42b4      	cmp	r4, r6
 80039c0:	bf88      	it	hi
 80039c2:	2304      	movhi	r3, #4
 80039c4:	2200      	movs	r2, #0
 80039c6:	4443      	add	r3, r8
 80039c8:	f843 2b04 	str.w	r2, [r3], #4
 80039cc:	429f      	cmp	r7, r3
 80039ce:	d2fb      	bcs.n	80039c8 <__hexnan+0xcc>
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	b91b      	cbnz	r3, 80039dc <__hexnan+0xe0>
 80039d4:	4547      	cmp	r7, r8
 80039d6:	d127      	bne.n	8003a28 <__hexnan+0x12c>
 80039d8:	2301      	movs	r3, #1
 80039da:	603b      	str	r3, [r7, #0]
 80039dc:	2005      	movs	r0, #5
 80039de:	e026      	b.n	8003a2e <__hexnan+0x132>
 80039e0:	3501      	adds	r5, #1
 80039e2:	2d08      	cmp	r5, #8
 80039e4:	f10b 0b01 	add.w	fp, fp, #1
 80039e8:	dd06      	ble.n	80039f8 <__hexnan+0xfc>
 80039ea:	4544      	cmp	r4, r8
 80039ec:	d9c3      	bls.n	8003976 <__hexnan+0x7a>
 80039ee:	2300      	movs	r3, #0
 80039f0:	2501      	movs	r5, #1
 80039f2:	f844 3c04 	str.w	r3, [r4, #-4]
 80039f6:	3c04      	subs	r4, #4
 80039f8:	6822      	ldr	r2, [r4, #0]
 80039fa:	f000 000f 	and.w	r0, r0, #15
 80039fe:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8003a02:	6022      	str	r2, [r4, #0]
 8003a04:	e7b7      	b.n	8003976 <__hexnan+0x7a>
 8003a06:	2508      	movs	r5, #8
 8003a08:	e7b5      	b.n	8003976 <__hexnan+0x7a>
 8003a0a:	9b01      	ldr	r3, [sp, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d0df      	beq.n	80039d0 <__hexnan+0xd4>
 8003a10:	f04f 32ff 	mov.w	r2, #4294967295
 8003a14:	f1c3 0320 	rsb	r3, r3, #32
 8003a18:	fa22 f303 	lsr.w	r3, r2, r3
 8003a1c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8003a20:	401a      	ands	r2, r3
 8003a22:	f846 2c04 	str.w	r2, [r6, #-4]
 8003a26:	e7d3      	b.n	80039d0 <__hexnan+0xd4>
 8003a28:	3f04      	subs	r7, #4
 8003a2a:	e7d1      	b.n	80039d0 <__hexnan+0xd4>
 8003a2c:	2004      	movs	r0, #4
 8003a2e:	b007      	add	sp, #28
 8003a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003a34 <__ascii_mbtowc>:
 8003a34:	b082      	sub	sp, #8
 8003a36:	b901      	cbnz	r1, 8003a3a <__ascii_mbtowc+0x6>
 8003a38:	a901      	add	r1, sp, #4
 8003a3a:	b142      	cbz	r2, 8003a4e <__ascii_mbtowc+0x1a>
 8003a3c:	b14b      	cbz	r3, 8003a52 <__ascii_mbtowc+0x1e>
 8003a3e:	7813      	ldrb	r3, [r2, #0]
 8003a40:	600b      	str	r3, [r1, #0]
 8003a42:	7812      	ldrb	r2, [r2, #0]
 8003a44:	1e10      	subs	r0, r2, #0
 8003a46:	bf18      	it	ne
 8003a48:	2001      	movne	r0, #1
 8003a4a:	b002      	add	sp, #8
 8003a4c:	4770      	bx	lr
 8003a4e:	4610      	mov	r0, r2
 8003a50:	e7fb      	b.n	8003a4a <__ascii_mbtowc+0x16>
 8003a52:	f06f 0001 	mvn.w	r0, #1
 8003a56:	e7f8      	b.n	8003a4a <__ascii_mbtowc+0x16>

08003a58 <memcpy>:
 8003a58:	440a      	add	r2, r1
 8003a5a:	4291      	cmp	r1, r2
 8003a5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a60:	d100      	bne.n	8003a64 <memcpy+0xc>
 8003a62:	4770      	bx	lr
 8003a64:	b510      	push	{r4, lr}
 8003a66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a6a:	4291      	cmp	r1, r2
 8003a6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a70:	d1f9      	bne.n	8003a66 <memcpy+0xe>
 8003a72:	bd10      	pop	{r4, pc}

08003a74 <_Balloc>:
 8003a74:	b570      	push	{r4, r5, r6, lr}
 8003a76:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003a78:	4604      	mov	r4, r0
 8003a7a:	460d      	mov	r5, r1
 8003a7c:	b976      	cbnz	r6, 8003a9c <_Balloc+0x28>
 8003a7e:	2010      	movs	r0, #16
 8003a80:	f000 fd7e 	bl	8004580 <malloc>
 8003a84:	4602      	mov	r2, r0
 8003a86:	6260      	str	r0, [r4, #36]	; 0x24
 8003a88:	b920      	cbnz	r0, 8003a94 <_Balloc+0x20>
 8003a8a:	2166      	movs	r1, #102	; 0x66
 8003a8c:	4b17      	ldr	r3, [pc, #92]	; (8003aec <_Balloc+0x78>)
 8003a8e:	4818      	ldr	r0, [pc, #96]	; (8003af0 <_Balloc+0x7c>)
 8003a90:	f000 fd46 	bl	8004520 <__assert_func>
 8003a94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003a98:	6006      	str	r6, [r0, #0]
 8003a9a:	60c6      	str	r6, [r0, #12]
 8003a9c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003a9e:	68f3      	ldr	r3, [r6, #12]
 8003aa0:	b183      	cbz	r3, 8003ac4 <_Balloc+0x50>
 8003aa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003aaa:	b9b8      	cbnz	r0, 8003adc <_Balloc+0x68>
 8003aac:	2101      	movs	r1, #1
 8003aae:	fa01 f605 	lsl.w	r6, r1, r5
 8003ab2:	1d72      	adds	r2, r6, #5
 8003ab4:	4620      	mov	r0, r4
 8003ab6:	0092      	lsls	r2, r2, #2
 8003ab8:	f000 fc94 	bl	80043e4 <_calloc_r>
 8003abc:	b160      	cbz	r0, 8003ad8 <_Balloc+0x64>
 8003abe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003ac2:	e00e      	b.n	8003ae2 <_Balloc+0x6e>
 8003ac4:	2221      	movs	r2, #33	; 0x21
 8003ac6:	2104      	movs	r1, #4
 8003ac8:	4620      	mov	r0, r4
 8003aca:	f000 fc8b 	bl	80043e4 <_calloc_r>
 8003ace:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ad0:	60f0      	str	r0, [r6, #12]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1e4      	bne.n	8003aa2 <_Balloc+0x2e>
 8003ad8:	2000      	movs	r0, #0
 8003ada:	bd70      	pop	{r4, r5, r6, pc}
 8003adc:	6802      	ldr	r2, [r0, #0]
 8003ade:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003ae8:	e7f7      	b.n	8003ada <_Balloc+0x66>
 8003aea:	bf00      	nop
 8003aec:	08005620 	.word	0x08005620
 8003af0:	08005637 	.word	0x08005637

08003af4 <_Bfree>:
 8003af4:	b570      	push	{r4, r5, r6, lr}
 8003af6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003af8:	4605      	mov	r5, r0
 8003afa:	460c      	mov	r4, r1
 8003afc:	b976      	cbnz	r6, 8003b1c <_Bfree+0x28>
 8003afe:	2010      	movs	r0, #16
 8003b00:	f000 fd3e 	bl	8004580 <malloc>
 8003b04:	4602      	mov	r2, r0
 8003b06:	6268      	str	r0, [r5, #36]	; 0x24
 8003b08:	b920      	cbnz	r0, 8003b14 <_Bfree+0x20>
 8003b0a:	218a      	movs	r1, #138	; 0x8a
 8003b0c:	4b08      	ldr	r3, [pc, #32]	; (8003b30 <_Bfree+0x3c>)
 8003b0e:	4809      	ldr	r0, [pc, #36]	; (8003b34 <_Bfree+0x40>)
 8003b10:	f000 fd06 	bl	8004520 <__assert_func>
 8003b14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003b18:	6006      	str	r6, [r0, #0]
 8003b1a:	60c6      	str	r6, [r0, #12]
 8003b1c:	b13c      	cbz	r4, 8003b2e <_Bfree+0x3a>
 8003b1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003b20:	6862      	ldr	r2, [r4, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003b28:	6021      	str	r1, [r4, #0]
 8003b2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003b2e:	bd70      	pop	{r4, r5, r6, pc}
 8003b30:	08005620 	.word	0x08005620
 8003b34:	08005637 	.word	0x08005637

08003b38 <__multadd>:
 8003b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b3c:	4698      	mov	r8, r3
 8003b3e:	460c      	mov	r4, r1
 8003b40:	2300      	movs	r3, #0
 8003b42:	690e      	ldr	r6, [r1, #16]
 8003b44:	4607      	mov	r7, r0
 8003b46:	f101 0014 	add.w	r0, r1, #20
 8003b4a:	6805      	ldr	r5, [r0, #0]
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	b2a9      	uxth	r1, r5
 8003b50:	fb02 8101 	mla	r1, r2, r1, r8
 8003b54:	0c2d      	lsrs	r5, r5, #16
 8003b56:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8003b5a:	fb02 c505 	mla	r5, r2, r5, ip
 8003b5e:	b289      	uxth	r1, r1
 8003b60:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8003b64:	429e      	cmp	r6, r3
 8003b66:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8003b6a:	f840 1b04 	str.w	r1, [r0], #4
 8003b6e:	dcec      	bgt.n	8003b4a <__multadd+0x12>
 8003b70:	f1b8 0f00 	cmp.w	r8, #0
 8003b74:	d022      	beq.n	8003bbc <__multadd+0x84>
 8003b76:	68a3      	ldr	r3, [r4, #8]
 8003b78:	42b3      	cmp	r3, r6
 8003b7a:	dc19      	bgt.n	8003bb0 <__multadd+0x78>
 8003b7c:	6861      	ldr	r1, [r4, #4]
 8003b7e:	4638      	mov	r0, r7
 8003b80:	3101      	adds	r1, #1
 8003b82:	f7ff ff77 	bl	8003a74 <_Balloc>
 8003b86:	4605      	mov	r5, r0
 8003b88:	b928      	cbnz	r0, 8003b96 <__multadd+0x5e>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	21b5      	movs	r1, #181	; 0xb5
 8003b8e:	4b0d      	ldr	r3, [pc, #52]	; (8003bc4 <__multadd+0x8c>)
 8003b90:	480d      	ldr	r0, [pc, #52]	; (8003bc8 <__multadd+0x90>)
 8003b92:	f000 fcc5 	bl	8004520 <__assert_func>
 8003b96:	6922      	ldr	r2, [r4, #16]
 8003b98:	f104 010c 	add.w	r1, r4, #12
 8003b9c:	3202      	adds	r2, #2
 8003b9e:	0092      	lsls	r2, r2, #2
 8003ba0:	300c      	adds	r0, #12
 8003ba2:	f7ff ff59 	bl	8003a58 <memcpy>
 8003ba6:	4621      	mov	r1, r4
 8003ba8:	4638      	mov	r0, r7
 8003baa:	f7ff ffa3 	bl	8003af4 <_Bfree>
 8003bae:	462c      	mov	r4, r5
 8003bb0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8003bb4:	3601      	adds	r6, #1
 8003bb6:	f8c3 8014 	str.w	r8, [r3, #20]
 8003bba:	6126      	str	r6, [r4, #16]
 8003bbc:	4620      	mov	r0, r4
 8003bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bc2:	bf00      	nop
 8003bc4:	08005591 	.word	0x08005591
 8003bc8:	08005637 	.word	0x08005637

08003bcc <__s2b>:
 8003bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bd0:	4615      	mov	r5, r2
 8003bd2:	2209      	movs	r2, #9
 8003bd4:	461f      	mov	r7, r3
 8003bd6:	3308      	adds	r3, #8
 8003bd8:	460c      	mov	r4, r1
 8003bda:	fb93 f3f2 	sdiv	r3, r3, r2
 8003bde:	4606      	mov	r6, r0
 8003be0:	2201      	movs	r2, #1
 8003be2:	2100      	movs	r1, #0
 8003be4:	429a      	cmp	r2, r3
 8003be6:	db09      	blt.n	8003bfc <__s2b+0x30>
 8003be8:	4630      	mov	r0, r6
 8003bea:	f7ff ff43 	bl	8003a74 <_Balloc>
 8003bee:	b940      	cbnz	r0, 8003c02 <__s2b+0x36>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	21ce      	movs	r1, #206	; 0xce
 8003bf4:	4b18      	ldr	r3, [pc, #96]	; (8003c58 <__s2b+0x8c>)
 8003bf6:	4819      	ldr	r0, [pc, #100]	; (8003c5c <__s2b+0x90>)
 8003bf8:	f000 fc92 	bl	8004520 <__assert_func>
 8003bfc:	0052      	lsls	r2, r2, #1
 8003bfe:	3101      	adds	r1, #1
 8003c00:	e7f0      	b.n	8003be4 <__s2b+0x18>
 8003c02:	9b08      	ldr	r3, [sp, #32]
 8003c04:	2d09      	cmp	r5, #9
 8003c06:	6143      	str	r3, [r0, #20]
 8003c08:	f04f 0301 	mov.w	r3, #1
 8003c0c:	6103      	str	r3, [r0, #16]
 8003c0e:	dd16      	ble.n	8003c3e <__s2b+0x72>
 8003c10:	f104 0909 	add.w	r9, r4, #9
 8003c14:	46c8      	mov	r8, r9
 8003c16:	442c      	add	r4, r5
 8003c18:	f818 3b01 	ldrb.w	r3, [r8], #1
 8003c1c:	4601      	mov	r1, r0
 8003c1e:	220a      	movs	r2, #10
 8003c20:	4630      	mov	r0, r6
 8003c22:	3b30      	subs	r3, #48	; 0x30
 8003c24:	f7ff ff88 	bl	8003b38 <__multadd>
 8003c28:	45a0      	cmp	r8, r4
 8003c2a:	d1f5      	bne.n	8003c18 <__s2b+0x4c>
 8003c2c:	f1a5 0408 	sub.w	r4, r5, #8
 8003c30:	444c      	add	r4, r9
 8003c32:	1b2d      	subs	r5, r5, r4
 8003c34:	1963      	adds	r3, r4, r5
 8003c36:	42bb      	cmp	r3, r7
 8003c38:	db04      	blt.n	8003c44 <__s2b+0x78>
 8003c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c3e:	2509      	movs	r5, #9
 8003c40:	340a      	adds	r4, #10
 8003c42:	e7f6      	b.n	8003c32 <__s2b+0x66>
 8003c44:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003c48:	4601      	mov	r1, r0
 8003c4a:	220a      	movs	r2, #10
 8003c4c:	4630      	mov	r0, r6
 8003c4e:	3b30      	subs	r3, #48	; 0x30
 8003c50:	f7ff ff72 	bl	8003b38 <__multadd>
 8003c54:	e7ee      	b.n	8003c34 <__s2b+0x68>
 8003c56:	bf00      	nop
 8003c58:	08005591 	.word	0x08005591
 8003c5c:	08005637 	.word	0x08005637

08003c60 <__hi0bits>:
 8003c60:	0c02      	lsrs	r2, r0, #16
 8003c62:	0412      	lsls	r2, r2, #16
 8003c64:	4603      	mov	r3, r0
 8003c66:	b9ca      	cbnz	r2, 8003c9c <__hi0bits+0x3c>
 8003c68:	0403      	lsls	r3, r0, #16
 8003c6a:	2010      	movs	r0, #16
 8003c6c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8003c70:	bf04      	itt	eq
 8003c72:	021b      	lsleq	r3, r3, #8
 8003c74:	3008      	addeq	r0, #8
 8003c76:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8003c7a:	bf04      	itt	eq
 8003c7c:	011b      	lsleq	r3, r3, #4
 8003c7e:	3004      	addeq	r0, #4
 8003c80:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8003c84:	bf04      	itt	eq
 8003c86:	009b      	lsleq	r3, r3, #2
 8003c88:	3002      	addeq	r0, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	db05      	blt.n	8003c9a <__hi0bits+0x3a>
 8003c8e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8003c92:	f100 0001 	add.w	r0, r0, #1
 8003c96:	bf08      	it	eq
 8003c98:	2020      	moveq	r0, #32
 8003c9a:	4770      	bx	lr
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	e7e5      	b.n	8003c6c <__hi0bits+0xc>

08003ca0 <__lo0bits>:
 8003ca0:	6803      	ldr	r3, [r0, #0]
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	f013 0007 	ands.w	r0, r3, #7
 8003ca8:	d00b      	beq.n	8003cc2 <__lo0bits+0x22>
 8003caa:	07d9      	lsls	r1, r3, #31
 8003cac:	d422      	bmi.n	8003cf4 <__lo0bits+0x54>
 8003cae:	0798      	lsls	r0, r3, #30
 8003cb0:	bf49      	itett	mi
 8003cb2:	085b      	lsrmi	r3, r3, #1
 8003cb4:	089b      	lsrpl	r3, r3, #2
 8003cb6:	2001      	movmi	r0, #1
 8003cb8:	6013      	strmi	r3, [r2, #0]
 8003cba:	bf5c      	itt	pl
 8003cbc:	2002      	movpl	r0, #2
 8003cbe:	6013      	strpl	r3, [r2, #0]
 8003cc0:	4770      	bx	lr
 8003cc2:	b299      	uxth	r1, r3
 8003cc4:	b909      	cbnz	r1, 8003cca <__lo0bits+0x2a>
 8003cc6:	2010      	movs	r0, #16
 8003cc8:	0c1b      	lsrs	r3, r3, #16
 8003cca:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003cce:	bf04      	itt	eq
 8003cd0:	0a1b      	lsreq	r3, r3, #8
 8003cd2:	3008      	addeq	r0, #8
 8003cd4:	0719      	lsls	r1, r3, #28
 8003cd6:	bf04      	itt	eq
 8003cd8:	091b      	lsreq	r3, r3, #4
 8003cda:	3004      	addeq	r0, #4
 8003cdc:	0799      	lsls	r1, r3, #30
 8003cde:	bf04      	itt	eq
 8003ce0:	089b      	lsreq	r3, r3, #2
 8003ce2:	3002      	addeq	r0, #2
 8003ce4:	07d9      	lsls	r1, r3, #31
 8003ce6:	d403      	bmi.n	8003cf0 <__lo0bits+0x50>
 8003ce8:	085b      	lsrs	r3, r3, #1
 8003cea:	f100 0001 	add.w	r0, r0, #1
 8003cee:	d003      	beq.n	8003cf8 <__lo0bits+0x58>
 8003cf0:	6013      	str	r3, [r2, #0]
 8003cf2:	4770      	bx	lr
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	4770      	bx	lr
 8003cf8:	2020      	movs	r0, #32
 8003cfa:	4770      	bx	lr

08003cfc <__i2b>:
 8003cfc:	b510      	push	{r4, lr}
 8003cfe:	460c      	mov	r4, r1
 8003d00:	2101      	movs	r1, #1
 8003d02:	f7ff feb7 	bl	8003a74 <_Balloc>
 8003d06:	4602      	mov	r2, r0
 8003d08:	b928      	cbnz	r0, 8003d16 <__i2b+0x1a>
 8003d0a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003d0e:	4b04      	ldr	r3, [pc, #16]	; (8003d20 <__i2b+0x24>)
 8003d10:	4804      	ldr	r0, [pc, #16]	; (8003d24 <__i2b+0x28>)
 8003d12:	f000 fc05 	bl	8004520 <__assert_func>
 8003d16:	2301      	movs	r3, #1
 8003d18:	6144      	str	r4, [r0, #20]
 8003d1a:	6103      	str	r3, [r0, #16]
 8003d1c:	bd10      	pop	{r4, pc}
 8003d1e:	bf00      	nop
 8003d20:	08005591 	.word	0x08005591
 8003d24:	08005637 	.word	0x08005637

08003d28 <__multiply>:
 8003d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d2c:	4614      	mov	r4, r2
 8003d2e:	690a      	ldr	r2, [r1, #16]
 8003d30:	6923      	ldr	r3, [r4, #16]
 8003d32:	460d      	mov	r5, r1
 8003d34:	429a      	cmp	r2, r3
 8003d36:	bfbe      	ittt	lt
 8003d38:	460b      	movlt	r3, r1
 8003d3a:	4625      	movlt	r5, r4
 8003d3c:	461c      	movlt	r4, r3
 8003d3e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8003d42:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8003d46:	68ab      	ldr	r3, [r5, #8]
 8003d48:	6869      	ldr	r1, [r5, #4]
 8003d4a:	eb0a 0709 	add.w	r7, sl, r9
 8003d4e:	42bb      	cmp	r3, r7
 8003d50:	b085      	sub	sp, #20
 8003d52:	bfb8      	it	lt
 8003d54:	3101      	addlt	r1, #1
 8003d56:	f7ff fe8d 	bl	8003a74 <_Balloc>
 8003d5a:	b930      	cbnz	r0, 8003d6a <__multiply+0x42>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	f240 115d 	movw	r1, #349	; 0x15d
 8003d62:	4b41      	ldr	r3, [pc, #260]	; (8003e68 <__multiply+0x140>)
 8003d64:	4841      	ldr	r0, [pc, #260]	; (8003e6c <__multiply+0x144>)
 8003d66:	f000 fbdb 	bl	8004520 <__assert_func>
 8003d6a:	f100 0614 	add.w	r6, r0, #20
 8003d6e:	4633      	mov	r3, r6
 8003d70:	2200      	movs	r2, #0
 8003d72:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8003d76:	4543      	cmp	r3, r8
 8003d78:	d31e      	bcc.n	8003db8 <__multiply+0x90>
 8003d7a:	f105 0c14 	add.w	ip, r5, #20
 8003d7e:	f104 0314 	add.w	r3, r4, #20
 8003d82:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8003d86:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8003d8a:	9202      	str	r2, [sp, #8]
 8003d8c:	ebac 0205 	sub.w	r2, ip, r5
 8003d90:	3a15      	subs	r2, #21
 8003d92:	f022 0203 	bic.w	r2, r2, #3
 8003d96:	3204      	adds	r2, #4
 8003d98:	f105 0115 	add.w	r1, r5, #21
 8003d9c:	458c      	cmp	ip, r1
 8003d9e:	bf38      	it	cc
 8003da0:	2204      	movcc	r2, #4
 8003da2:	9201      	str	r2, [sp, #4]
 8003da4:	9a02      	ldr	r2, [sp, #8]
 8003da6:	9303      	str	r3, [sp, #12]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d808      	bhi.n	8003dbe <__multiply+0x96>
 8003dac:	2f00      	cmp	r7, #0
 8003dae:	dc55      	bgt.n	8003e5c <__multiply+0x134>
 8003db0:	6107      	str	r7, [r0, #16]
 8003db2:	b005      	add	sp, #20
 8003db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003db8:	f843 2b04 	str.w	r2, [r3], #4
 8003dbc:	e7db      	b.n	8003d76 <__multiply+0x4e>
 8003dbe:	f8b3 a000 	ldrh.w	sl, [r3]
 8003dc2:	f1ba 0f00 	cmp.w	sl, #0
 8003dc6:	d020      	beq.n	8003e0a <__multiply+0xe2>
 8003dc8:	46b1      	mov	r9, r6
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f105 0e14 	add.w	lr, r5, #20
 8003dd0:	f85e 4b04 	ldr.w	r4, [lr], #4
 8003dd4:	f8d9 b000 	ldr.w	fp, [r9]
 8003dd8:	b2a1      	uxth	r1, r4
 8003dda:	fa1f fb8b 	uxth.w	fp, fp
 8003dde:	fb0a b101 	mla	r1, sl, r1, fp
 8003de2:	4411      	add	r1, r2
 8003de4:	f8d9 2000 	ldr.w	r2, [r9]
 8003de8:	0c24      	lsrs	r4, r4, #16
 8003dea:	0c12      	lsrs	r2, r2, #16
 8003dec:	fb0a 2404 	mla	r4, sl, r4, r2
 8003df0:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8003df4:	b289      	uxth	r1, r1
 8003df6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8003dfa:	45f4      	cmp	ip, lr
 8003dfc:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8003e00:	f849 1b04 	str.w	r1, [r9], #4
 8003e04:	d8e4      	bhi.n	8003dd0 <__multiply+0xa8>
 8003e06:	9901      	ldr	r1, [sp, #4]
 8003e08:	5072      	str	r2, [r6, r1]
 8003e0a:	9a03      	ldr	r2, [sp, #12]
 8003e0c:	3304      	adds	r3, #4
 8003e0e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8003e12:	f1b9 0f00 	cmp.w	r9, #0
 8003e16:	d01f      	beq.n	8003e58 <__multiply+0x130>
 8003e18:	46b6      	mov	lr, r6
 8003e1a:	f04f 0a00 	mov.w	sl, #0
 8003e1e:	6834      	ldr	r4, [r6, #0]
 8003e20:	f105 0114 	add.w	r1, r5, #20
 8003e24:	880a      	ldrh	r2, [r1, #0]
 8003e26:	f8be b002 	ldrh.w	fp, [lr, #2]
 8003e2a:	b2a4      	uxth	r4, r4
 8003e2c:	fb09 b202 	mla	r2, r9, r2, fp
 8003e30:	4492      	add	sl, r2
 8003e32:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8003e36:	f84e 4b04 	str.w	r4, [lr], #4
 8003e3a:	f851 4b04 	ldr.w	r4, [r1], #4
 8003e3e:	f8be 2000 	ldrh.w	r2, [lr]
 8003e42:	0c24      	lsrs	r4, r4, #16
 8003e44:	fb09 2404 	mla	r4, r9, r4, r2
 8003e48:	458c      	cmp	ip, r1
 8003e4a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8003e4e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8003e52:	d8e7      	bhi.n	8003e24 <__multiply+0xfc>
 8003e54:	9a01      	ldr	r2, [sp, #4]
 8003e56:	50b4      	str	r4, [r6, r2]
 8003e58:	3604      	adds	r6, #4
 8003e5a:	e7a3      	b.n	8003da4 <__multiply+0x7c>
 8003e5c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1a5      	bne.n	8003db0 <__multiply+0x88>
 8003e64:	3f01      	subs	r7, #1
 8003e66:	e7a1      	b.n	8003dac <__multiply+0x84>
 8003e68:	08005591 	.word	0x08005591
 8003e6c:	08005637 	.word	0x08005637

08003e70 <__pow5mult>:
 8003e70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e74:	4615      	mov	r5, r2
 8003e76:	f012 0203 	ands.w	r2, r2, #3
 8003e7a:	4606      	mov	r6, r0
 8003e7c:	460f      	mov	r7, r1
 8003e7e:	d007      	beq.n	8003e90 <__pow5mult+0x20>
 8003e80:	4c25      	ldr	r4, [pc, #148]	; (8003f18 <__pow5mult+0xa8>)
 8003e82:	3a01      	subs	r2, #1
 8003e84:	2300      	movs	r3, #0
 8003e86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003e8a:	f7ff fe55 	bl	8003b38 <__multadd>
 8003e8e:	4607      	mov	r7, r0
 8003e90:	10ad      	asrs	r5, r5, #2
 8003e92:	d03d      	beq.n	8003f10 <__pow5mult+0xa0>
 8003e94:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8003e96:	b97c      	cbnz	r4, 8003eb8 <__pow5mult+0x48>
 8003e98:	2010      	movs	r0, #16
 8003e9a:	f000 fb71 	bl	8004580 <malloc>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	6270      	str	r0, [r6, #36]	; 0x24
 8003ea2:	b928      	cbnz	r0, 8003eb0 <__pow5mult+0x40>
 8003ea4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8003ea8:	4b1c      	ldr	r3, [pc, #112]	; (8003f1c <__pow5mult+0xac>)
 8003eaa:	481d      	ldr	r0, [pc, #116]	; (8003f20 <__pow5mult+0xb0>)
 8003eac:	f000 fb38 	bl	8004520 <__assert_func>
 8003eb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003eb4:	6004      	str	r4, [r0, #0]
 8003eb6:	60c4      	str	r4, [r0, #12]
 8003eb8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8003ebc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003ec0:	b94c      	cbnz	r4, 8003ed6 <__pow5mult+0x66>
 8003ec2:	f240 2171 	movw	r1, #625	; 0x271
 8003ec6:	4630      	mov	r0, r6
 8003ec8:	f7ff ff18 	bl	8003cfc <__i2b>
 8003ecc:	2300      	movs	r3, #0
 8003ece:	4604      	mov	r4, r0
 8003ed0:	f8c8 0008 	str.w	r0, [r8, #8]
 8003ed4:	6003      	str	r3, [r0, #0]
 8003ed6:	f04f 0900 	mov.w	r9, #0
 8003eda:	07eb      	lsls	r3, r5, #31
 8003edc:	d50a      	bpl.n	8003ef4 <__pow5mult+0x84>
 8003ede:	4639      	mov	r1, r7
 8003ee0:	4622      	mov	r2, r4
 8003ee2:	4630      	mov	r0, r6
 8003ee4:	f7ff ff20 	bl	8003d28 <__multiply>
 8003ee8:	4680      	mov	r8, r0
 8003eea:	4639      	mov	r1, r7
 8003eec:	4630      	mov	r0, r6
 8003eee:	f7ff fe01 	bl	8003af4 <_Bfree>
 8003ef2:	4647      	mov	r7, r8
 8003ef4:	106d      	asrs	r5, r5, #1
 8003ef6:	d00b      	beq.n	8003f10 <__pow5mult+0xa0>
 8003ef8:	6820      	ldr	r0, [r4, #0]
 8003efa:	b938      	cbnz	r0, 8003f0c <__pow5mult+0x9c>
 8003efc:	4622      	mov	r2, r4
 8003efe:	4621      	mov	r1, r4
 8003f00:	4630      	mov	r0, r6
 8003f02:	f7ff ff11 	bl	8003d28 <__multiply>
 8003f06:	6020      	str	r0, [r4, #0]
 8003f08:	f8c0 9000 	str.w	r9, [r0]
 8003f0c:	4604      	mov	r4, r0
 8003f0e:	e7e4      	b.n	8003eda <__pow5mult+0x6a>
 8003f10:	4638      	mov	r0, r7
 8003f12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f16:	bf00      	nop
 8003f18:	08005788 	.word	0x08005788
 8003f1c:	08005620 	.word	0x08005620
 8003f20:	08005637 	.word	0x08005637

08003f24 <__lshift>:
 8003f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f28:	460c      	mov	r4, r1
 8003f2a:	4607      	mov	r7, r0
 8003f2c:	4691      	mov	r9, r2
 8003f2e:	6923      	ldr	r3, [r4, #16]
 8003f30:	6849      	ldr	r1, [r1, #4]
 8003f32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8003f36:	68a3      	ldr	r3, [r4, #8]
 8003f38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003f3c:	f108 0601 	add.w	r6, r8, #1
 8003f40:	42b3      	cmp	r3, r6
 8003f42:	db0b      	blt.n	8003f5c <__lshift+0x38>
 8003f44:	4638      	mov	r0, r7
 8003f46:	f7ff fd95 	bl	8003a74 <_Balloc>
 8003f4a:	4605      	mov	r5, r0
 8003f4c:	b948      	cbnz	r0, 8003f62 <__lshift+0x3e>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	f240 11d9 	movw	r1, #473	; 0x1d9
 8003f54:	4b27      	ldr	r3, [pc, #156]	; (8003ff4 <__lshift+0xd0>)
 8003f56:	4828      	ldr	r0, [pc, #160]	; (8003ff8 <__lshift+0xd4>)
 8003f58:	f000 fae2 	bl	8004520 <__assert_func>
 8003f5c:	3101      	adds	r1, #1
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	e7ee      	b.n	8003f40 <__lshift+0x1c>
 8003f62:	2300      	movs	r3, #0
 8003f64:	f100 0114 	add.w	r1, r0, #20
 8003f68:	f100 0210 	add.w	r2, r0, #16
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	4553      	cmp	r3, sl
 8003f70:	db33      	blt.n	8003fda <__lshift+0xb6>
 8003f72:	6920      	ldr	r0, [r4, #16]
 8003f74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003f78:	f104 0314 	add.w	r3, r4, #20
 8003f7c:	f019 091f 	ands.w	r9, r9, #31
 8003f80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003f84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8003f88:	d02b      	beq.n	8003fe2 <__lshift+0xbe>
 8003f8a:	468a      	mov	sl, r1
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f1c9 0e20 	rsb	lr, r9, #32
 8003f92:	6818      	ldr	r0, [r3, #0]
 8003f94:	fa00 f009 	lsl.w	r0, r0, r9
 8003f98:	4302      	orrs	r2, r0
 8003f9a:	f84a 2b04 	str.w	r2, [sl], #4
 8003f9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fa2:	459c      	cmp	ip, r3
 8003fa4:	fa22 f20e 	lsr.w	r2, r2, lr
 8003fa8:	d8f3      	bhi.n	8003f92 <__lshift+0x6e>
 8003faa:	ebac 0304 	sub.w	r3, ip, r4
 8003fae:	3b15      	subs	r3, #21
 8003fb0:	f023 0303 	bic.w	r3, r3, #3
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	f104 0015 	add.w	r0, r4, #21
 8003fba:	4584      	cmp	ip, r0
 8003fbc:	bf38      	it	cc
 8003fbe:	2304      	movcc	r3, #4
 8003fc0:	50ca      	str	r2, [r1, r3]
 8003fc2:	b10a      	cbz	r2, 8003fc8 <__lshift+0xa4>
 8003fc4:	f108 0602 	add.w	r6, r8, #2
 8003fc8:	3e01      	subs	r6, #1
 8003fca:	4638      	mov	r0, r7
 8003fcc:	4621      	mov	r1, r4
 8003fce:	612e      	str	r6, [r5, #16]
 8003fd0:	f7ff fd90 	bl	8003af4 <_Bfree>
 8003fd4:	4628      	mov	r0, r5
 8003fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fda:	f842 0f04 	str.w	r0, [r2, #4]!
 8003fde:	3301      	adds	r3, #1
 8003fe0:	e7c5      	b.n	8003f6e <__lshift+0x4a>
 8003fe2:	3904      	subs	r1, #4
 8003fe4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fe8:	459c      	cmp	ip, r3
 8003fea:	f841 2f04 	str.w	r2, [r1, #4]!
 8003fee:	d8f9      	bhi.n	8003fe4 <__lshift+0xc0>
 8003ff0:	e7ea      	b.n	8003fc8 <__lshift+0xa4>
 8003ff2:	bf00      	nop
 8003ff4:	08005591 	.word	0x08005591
 8003ff8:	08005637 	.word	0x08005637

08003ffc <__mcmp>:
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	690a      	ldr	r2, [r1, #16]
 8004000:	6900      	ldr	r0, [r0, #16]
 8004002:	b530      	push	{r4, r5, lr}
 8004004:	1a80      	subs	r0, r0, r2
 8004006:	d10d      	bne.n	8004024 <__mcmp+0x28>
 8004008:	3314      	adds	r3, #20
 800400a:	3114      	adds	r1, #20
 800400c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004010:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004014:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004018:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800401c:	4295      	cmp	r5, r2
 800401e:	d002      	beq.n	8004026 <__mcmp+0x2a>
 8004020:	d304      	bcc.n	800402c <__mcmp+0x30>
 8004022:	2001      	movs	r0, #1
 8004024:	bd30      	pop	{r4, r5, pc}
 8004026:	42a3      	cmp	r3, r4
 8004028:	d3f4      	bcc.n	8004014 <__mcmp+0x18>
 800402a:	e7fb      	b.n	8004024 <__mcmp+0x28>
 800402c:	f04f 30ff 	mov.w	r0, #4294967295
 8004030:	e7f8      	b.n	8004024 <__mcmp+0x28>
	...

08004034 <__mdiff>:
 8004034:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004038:	460c      	mov	r4, r1
 800403a:	4606      	mov	r6, r0
 800403c:	4611      	mov	r1, r2
 800403e:	4620      	mov	r0, r4
 8004040:	4692      	mov	sl, r2
 8004042:	f7ff ffdb 	bl	8003ffc <__mcmp>
 8004046:	1e05      	subs	r5, r0, #0
 8004048:	d111      	bne.n	800406e <__mdiff+0x3a>
 800404a:	4629      	mov	r1, r5
 800404c:	4630      	mov	r0, r6
 800404e:	f7ff fd11 	bl	8003a74 <_Balloc>
 8004052:	4602      	mov	r2, r0
 8004054:	b928      	cbnz	r0, 8004062 <__mdiff+0x2e>
 8004056:	f240 2132 	movw	r1, #562	; 0x232
 800405a:	4b3c      	ldr	r3, [pc, #240]	; (800414c <__mdiff+0x118>)
 800405c:	483c      	ldr	r0, [pc, #240]	; (8004150 <__mdiff+0x11c>)
 800405e:	f000 fa5f 	bl	8004520 <__assert_func>
 8004062:	2301      	movs	r3, #1
 8004064:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004068:	4610      	mov	r0, r2
 800406a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800406e:	bfa4      	itt	ge
 8004070:	4653      	movge	r3, sl
 8004072:	46a2      	movge	sl, r4
 8004074:	4630      	mov	r0, r6
 8004076:	f8da 1004 	ldr.w	r1, [sl, #4]
 800407a:	bfa6      	itte	ge
 800407c:	461c      	movge	r4, r3
 800407e:	2500      	movge	r5, #0
 8004080:	2501      	movlt	r5, #1
 8004082:	f7ff fcf7 	bl	8003a74 <_Balloc>
 8004086:	4602      	mov	r2, r0
 8004088:	b918      	cbnz	r0, 8004092 <__mdiff+0x5e>
 800408a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800408e:	4b2f      	ldr	r3, [pc, #188]	; (800414c <__mdiff+0x118>)
 8004090:	e7e4      	b.n	800405c <__mdiff+0x28>
 8004092:	f100 0814 	add.w	r8, r0, #20
 8004096:	f8da 7010 	ldr.w	r7, [sl, #16]
 800409a:	60c5      	str	r5, [r0, #12]
 800409c:	f04f 0c00 	mov.w	ip, #0
 80040a0:	f10a 0514 	add.w	r5, sl, #20
 80040a4:	f10a 0010 	add.w	r0, sl, #16
 80040a8:	46c2      	mov	sl, r8
 80040aa:	6926      	ldr	r6, [r4, #16]
 80040ac:	f104 0914 	add.w	r9, r4, #20
 80040b0:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 80040b4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80040b8:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80040bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80040c0:	fa1f f18b 	uxth.w	r1, fp
 80040c4:	4461      	add	r1, ip
 80040c6:	fa1f fc83 	uxth.w	ip, r3
 80040ca:	0c1b      	lsrs	r3, r3, #16
 80040cc:	eba1 010c 	sub.w	r1, r1, ip
 80040d0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80040d4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80040d8:	b289      	uxth	r1, r1
 80040da:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80040de:	454e      	cmp	r6, r9
 80040e0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80040e4:	f84a 3b04 	str.w	r3, [sl], #4
 80040e8:	d8e6      	bhi.n	80040b8 <__mdiff+0x84>
 80040ea:	1b33      	subs	r3, r6, r4
 80040ec:	3b15      	subs	r3, #21
 80040ee:	f023 0303 	bic.w	r3, r3, #3
 80040f2:	3415      	adds	r4, #21
 80040f4:	3304      	adds	r3, #4
 80040f6:	42a6      	cmp	r6, r4
 80040f8:	bf38      	it	cc
 80040fa:	2304      	movcc	r3, #4
 80040fc:	441d      	add	r5, r3
 80040fe:	4443      	add	r3, r8
 8004100:	461e      	mov	r6, r3
 8004102:	462c      	mov	r4, r5
 8004104:	4574      	cmp	r4, lr
 8004106:	d30e      	bcc.n	8004126 <__mdiff+0xf2>
 8004108:	f10e 0103 	add.w	r1, lr, #3
 800410c:	1b49      	subs	r1, r1, r5
 800410e:	f021 0103 	bic.w	r1, r1, #3
 8004112:	3d03      	subs	r5, #3
 8004114:	45ae      	cmp	lr, r5
 8004116:	bf38      	it	cc
 8004118:	2100      	movcc	r1, #0
 800411a:	4419      	add	r1, r3
 800411c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004120:	b18b      	cbz	r3, 8004146 <__mdiff+0x112>
 8004122:	6117      	str	r7, [r2, #16]
 8004124:	e7a0      	b.n	8004068 <__mdiff+0x34>
 8004126:	f854 8b04 	ldr.w	r8, [r4], #4
 800412a:	fa1f f188 	uxth.w	r1, r8
 800412e:	4461      	add	r1, ip
 8004130:	1408      	asrs	r0, r1, #16
 8004132:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8004136:	b289      	uxth	r1, r1
 8004138:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800413c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004140:	f846 1b04 	str.w	r1, [r6], #4
 8004144:	e7de      	b.n	8004104 <__mdiff+0xd0>
 8004146:	3f01      	subs	r7, #1
 8004148:	e7e8      	b.n	800411c <__mdiff+0xe8>
 800414a:	bf00      	nop
 800414c:	08005591 	.word	0x08005591
 8004150:	08005637 	.word	0x08005637

08004154 <__ulp>:
 8004154:	4b11      	ldr	r3, [pc, #68]	; (800419c <__ulp+0x48>)
 8004156:	400b      	ands	r3, r1
 8004158:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800415c:	2b00      	cmp	r3, #0
 800415e:	dd02      	ble.n	8004166 <__ulp+0x12>
 8004160:	2000      	movs	r0, #0
 8004162:	4619      	mov	r1, r3
 8004164:	4770      	bx	lr
 8004166:	425b      	negs	r3, r3
 8004168:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800416c:	f04f 0000 	mov.w	r0, #0
 8004170:	f04f 0100 	mov.w	r1, #0
 8004174:	ea4f 5223 	mov.w	r2, r3, asr #20
 8004178:	da04      	bge.n	8004184 <__ulp+0x30>
 800417a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800417e:	fa43 f102 	asr.w	r1, r3, r2
 8004182:	4770      	bx	lr
 8004184:	f1a2 0314 	sub.w	r3, r2, #20
 8004188:	2b1e      	cmp	r3, #30
 800418a:	bfd6      	itet	le
 800418c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8004190:	2301      	movgt	r3, #1
 8004192:	fa22 f303 	lsrle.w	r3, r2, r3
 8004196:	4618      	mov	r0, r3
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	7ff00000 	.word	0x7ff00000

080041a0 <__b2d>:
 80041a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041a4:	6907      	ldr	r7, [r0, #16]
 80041a6:	f100 0914 	add.w	r9, r0, #20
 80041aa:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80041ae:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80041b2:	f1a7 0804 	sub.w	r8, r7, #4
 80041b6:	4630      	mov	r0, r6
 80041b8:	f7ff fd52 	bl	8003c60 <__hi0bits>
 80041bc:	f1c0 0320 	rsb	r3, r0, #32
 80041c0:	280a      	cmp	r0, #10
 80041c2:	600b      	str	r3, [r1, #0]
 80041c4:	491f      	ldr	r1, [pc, #124]	; (8004244 <__b2d+0xa4>)
 80041c6:	dc17      	bgt.n	80041f8 <__b2d+0x58>
 80041c8:	45c1      	cmp	r9, r8
 80041ca:	bf28      	it	cs
 80041cc:	2200      	movcs	r2, #0
 80041ce:	f1c0 0c0b 	rsb	ip, r0, #11
 80041d2:	fa26 f30c 	lsr.w	r3, r6, ip
 80041d6:	bf38      	it	cc
 80041d8:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80041dc:	ea43 0501 	orr.w	r5, r3, r1
 80041e0:	f100 0315 	add.w	r3, r0, #21
 80041e4:	fa06 f303 	lsl.w	r3, r6, r3
 80041e8:	fa22 f20c 	lsr.w	r2, r2, ip
 80041ec:	ea43 0402 	orr.w	r4, r3, r2
 80041f0:	4620      	mov	r0, r4
 80041f2:	4629      	mov	r1, r5
 80041f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041f8:	45c1      	cmp	r9, r8
 80041fa:	bf2e      	itee	cs
 80041fc:	2200      	movcs	r2, #0
 80041fe:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8004202:	f1a7 0808 	subcc.w	r8, r7, #8
 8004206:	f1b0 030b 	subs.w	r3, r0, #11
 800420a:	d016      	beq.n	800423a <__b2d+0x9a>
 800420c:	f1c3 0720 	rsb	r7, r3, #32
 8004210:	fa22 f107 	lsr.w	r1, r2, r7
 8004214:	45c8      	cmp	r8, r9
 8004216:	fa06 f603 	lsl.w	r6, r6, r3
 800421a:	ea46 0601 	orr.w	r6, r6, r1
 800421e:	bf94      	ite	ls
 8004220:	2100      	movls	r1, #0
 8004222:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8004226:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800422a:	fa02 f003 	lsl.w	r0, r2, r3
 800422e:	40f9      	lsrs	r1, r7
 8004230:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004234:	ea40 0401 	orr.w	r4, r0, r1
 8004238:	e7da      	b.n	80041f0 <__b2d+0x50>
 800423a:	4614      	mov	r4, r2
 800423c:	ea46 0501 	orr.w	r5, r6, r1
 8004240:	e7d6      	b.n	80041f0 <__b2d+0x50>
 8004242:	bf00      	nop
 8004244:	3ff00000 	.word	0x3ff00000

08004248 <__d2b>:
 8004248:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800424c:	2101      	movs	r1, #1
 800424e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8004252:	4690      	mov	r8, r2
 8004254:	461d      	mov	r5, r3
 8004256:	f7ff fc0d 	bl	8003a74 <_Balloc>
 800425a:	4604      	mov	r4, r0
 800425c:	b930      	cbnz	r0, 800426c <__d2b+0x24>
 800425e:	4602      	mov	r2, r0
 8004260:	f240 310a 	movw	r1, #778	; 0x30a
 8004264:	4b24      	ldr	r3, [pc, #144]	; (80042f8 <__d2b+0xb0>)
 8004266:	4825      	ldr	r0, [pc, #148]	; (80042fc <__d2b+0xb4>)
 8004268:	f000 f95a 	bl	8004520 <__assert_func>
 800426c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004270:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8004274:	bb2d      	cbnz	r5, 80042c2 <__d2b+0x7a>
 8004276:	9301      	str	r3, [sp, #4]
 8004278:	f1b8 0300 	subs.w	r3, r8, #0
 800427c:	d026      	beq.n	80042cc <__d2b+0x84>
 800427e:	4668      	mov	r0, sp
 8004280:	9300      	str	r3, [sp, #0]
 8004282:	f7ff fd0d 	bl	8003ca0 <__lo0bits>
 8004286:	9900      	ldr	r1, [sp, #0]
 8004288:	b1f0      	cbz	r0, 80042c8 <__d2b+0x80>
 800428a:	9a01      	ldr	r2, [sp, #4]
 800428c:	f1c0 0320 	rsb	r3, r0, #32
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	430b      	orrs	r3, r1
 8004296:	40c2      	lsrs	r2, r0
 8004298:	6163      	str	r3, [r4, #20]
 800429a:	9201      	str	r2, [sp, #4]
 800429c:	9b01      	ldr	r3, [sp, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	bf14      	ite	ne
 80042a2:	2102      	movne	r1, #2
 80042a4:	2101      	moveq	r1, #1
 80042a6:	61a3      	str	r3, [r4, #24]
 80042a8:	6121      	str	r1, [r4, #16]
 80042aa:	b1c5      	cbz	r5, 80042de <__d2b+0x96>
 80042ac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80042b0:	4405      	add	r5, r0
 80042b2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80042b6:	603d      	str	r5, [r7, #0]
 80042b8:	6030      	str	r0, [r6, #0]
 80042ba:	4620      	mov	r0, r4
 80042bc:	b002      	add	sp, #8
 80042be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042c6:	e7d6      	b.n	8004276 <__d2b+0x2e>
 80042c8:	6161      	str	r1, [r4, #20]
 80042ca:	e7e7      	b.n	800429c <__d2b+0x54>
 80042cc:	a801      	add	r0, sp, #4
 80042ce:	f7ff fce7 	bl	8003ca0 <__lo0bits>
 80042d2:	2101      	movs	r1, #1
 80042d4:	9b01      	ldr	r3, [sp, #4]
 80042d6:	6121      	str	r1, [r4, #16]
 80042d8:	6163      	str	r3, [r4, #20]
 80042da:	3020      	adds	r0, #32
 80042dc:	e7e5      	b.n	80042aa <__d2b+0x62>
 80042de:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80042e2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80042e6:	6038      	str	r0, [r7, #0]
 80042e8:	6918      	ldr	r0, [r3, #16]
 80042ea:	f7ff fcb9 	bl	8003c60 <__hi0bits>
 80042ee:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80042f2:	6031      	str	r1, [r6, #0]
 80042f4:	e7e1      	b.n	80042ba <__d2b+0x72>
 80042f6:	bf00      	nop
 80042f8:	08005591 	.word	0x08005591
 80042fc:	08005637 	.word	0x08005637

08004300 <__ratio>:
 8004300:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004304:	4688      	mov	r8, r1
 8004306:	4669      	mov	r1, sp
 8004308:	4681      	mov	r9, r0
 800430a:	f7ff ff49 	bl	80041a0 <__b2d>
 800430e:	460f      	mov	r7, r1
 8004310:	4604      	mov	r4, r0
 8004312:	460d      	mov	r5, r1
 8004314:	4640      	mov	r0, r8
 8004316:	a901      	add	r1, sp, #4
 8004318:	f7ff ff42 	bl	80041a0 <__b2d>
 800431c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004320:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8004324:	468b      	mov	fp, r1
 8004326:	eba3 0c02 	sub.w	ip, r3, r2
 800432a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800432e:	1a9b      	subs	r3, r3, r2
 8004330:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8004334:	2b00      	cmp	r3, #0
 8004336:	bfd5      	itete	le
 8004338:	460a      	movle	r2, r1
 800433a:	462a      	movgt	r2, r5
 800433c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8004340:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8004344:	bfd8      	it	le
 8004346:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800434a:	465b      	mov	r3, fp
 800434c:	4602      	mov	r2, r0
 800434e:	4639      	mov	r1, r7
 8004350:	4620      	mov	r0, r4
 8004352:	f7fc f9f5 	bl	8000740 <__aeabi_ddiv>
 8004356:	b003      	add	sp, #12
 8004358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800435c <__copybits>:
 800435c:	3901      	subs	r1, #1
 800435e:	b570      	push	{r4, r5, r6, lr}
 8004360:	1149      	asrs	r1, r1, #5
 8004362:	6914      	ldr	r4, [r2, #16]
 8004364:	3101      	adds	r1, #1
 8004366:	f102 0314 	add.w	r3, r2, #20
 800436a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800436e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8004372:	1f05      	subs	r5, r0, #4
 8004374:	42a3      	cmp	r3, r4
 8004376:	d30c      	bcc.n	8004392 <__copybits+0x36>
 8004378:	1aa3      	subs	r3, r4, r2
 800437a:	3b11      	subs	r3, #17
 800437c:	f023 0303 	bic.w	r3, r3, #3
 8004380:	3211      	adds	r2, #17
 8004382:	42a2      	cmp	r2, r4
 8004384:	bf88      	it	hi
 8004386:	2300      	movhi	r3, #0
 8004388:	4418      	add	r0, r3
 800438a:	2300      	movs	r3, #0
 800438c:	4288      	cmp	r0, r1
 800438e:	d305      	bcc.n	800439c <__copybits+0x40>
 8004390:	bd70      	pop	{r4, r5, r6, pc}
 8004392:	f853 6b04 	ldr.w	r6, [r3], #4
 8004396:	f845 6f04 	str.w	r6, [r5, #4]!
 800439a:	e7eb      	b.n	8004374 <__copybits+0x18>
 800439c:	f840 3b04 	str.w	r3, [r0], #4
 80043a0:	e7f4      	b.n	800438c <__copybits+0x30>

080043a2 <__any_on>:
 80043a2:	f100 0214 	add.w	r2, r0, #20
 80043a6:	6900      	ldr	r0, [r0, #16]
 80043a8:	114b      	asrs	r3, r1, #5
 80043aa:	4298      	cmp	r0, r3
 80043ac:	b510      	push	{r4, lr}
 80043ae:	db11      	blt.n	80043d4 <__any_on+0x32>
 80043b0:	dd0a      	ble.n	80043c8 <__any_on+0x26>
 80043b2:	f011 011f 	ands.w	r1, r1, #31
 80043b6:	d007      	beq.n	80043c8 <__any_on+0x26>
 80043b8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80043bc:	fa24 f001 	lsr.w	r0, r4, r1
 80043c0:	fa00 f101 	lsl.w	r1, r0, r1
 80043c4:	428c      	cmp	r4, r1
 80043c6:	d10b      	bne.n	80043e0 <__any_on+0x3e>
 80043c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d803      	bhi.n	80043d8 <__any_on+0x36>
 80043d0:	2000      	movs	r0, #0
 80043d2:	bd10      	pop	{r4, pc}
 80043d4:	4603      	mov	r3, r0
 80043d6:	e7f7      	b.n	80043c8 <__any_on+0x26>
 80043d8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80043dc:	2900      	cmp	r1, #0
 80043de:	d0f5      	beq.n	80043cc <__any_on+0x2a>
 80043e0:	2001      	movs	r0, #1
 80043e2:	e7f6      	b.n	80043d2 <__any_on+0x30>

080043e4 <_calloc_r>:
 80043e4:	b538      	push	{r3, r4, r5, lr}
 80043e6:	fb02 f501 	mul.w	r5, r2, r1
 80043ea:	4629      	mov	r1, r5
 80043ec:	f000 f808 	bl	8004400 <_malloc_r>
 80043f0:	4604      	mov	r4, r0
 80043f2:	b118      	cbz	r0, 80043fc <_calloc_r+0x18>
 80043f4:	462a      	mov	r2, r5
 80043f6:	2100      	movs	r1, #0
 80043f8:	f7fe f8e8 	bl	80025cc <memset>
 80043fc:	4620      	mov	r0, r4
 80043fe:	bd38      	pop	{r3, r4, r5, pc}

08004400 <_malloc_r>:
 8004400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004402:	1ccd      	adds	r5, r1, #3
 8004404:	f025 0503 	bic.w	r5, r5, #3
 8004408:	3508      	adds	r5, #8
 800440a:	2d0c      	cmp	r5, #12
 800440c:	bf38      	it	cc
 800440e:	250c      	movcc	r5, #12
 8004410:	2d00      	cmp	r5, #0
 8004412:	4606      	mov	r6, r0
 8004414:	db01      	blt.n	800441a <_malloc_r+0x1a>
 8004416:	42a9      	cmp	r1, r5
 8004418:	d903      	bls.n	8004422 <_malloc_r+0x22>
 800441a:	230c      	movs	r3, #12
 800441c:	6033      	str	r3, [r6, #0]
 800441e:	2000      	movs	r0, #0
 8004420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004422:	f000 f8b5 	bl	8004590 <__malloc_lock>
 8004426:	4921      	ldr	r1, [pc, #132]	; (80044ac <_malloc_r+0xac>)
 8004428:	680a      	ldr	r2, [r1, #0]
 800442a:	4614      	mov	r4, r2
 800442c:	b99c      	cbnz	r4, 8004456 <_malloc_r+0x56>
 800442e:	4f20      	ldr	r7, [pc, #128]	; (80044b0 <_malloc_r+0xb0>)
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	b923      	cbnz	r3, 800443e <_malloc_r+0x3e>
 8004434:	4621      	mov	r1, r4
 8004436:	4630      	mov	r0, r6
 8004438:	f000 f842 	bl	80044c0 <_sbrk_r>
 800443c:	6038      	str	r0, [r7, #0]
 800443e:	4629      	mov	r1, r5
 8004440:	4630      	mov	r0, r6
 8004442:	f000 f83d 	bl	80044c0 <_sbrk_r>
 8004446:	1c43      	adds	r3, r0, #1
 8004448:	d123      	bne.n	8004492 <_malloc_r+0x92>
 800444a:	230c      	movs	r3, #12
 800444c:	4630      	mov	r0, r6
 800444e:	6033      	str	r3, [r6, #0]
 8004450:	f000 f8a4 	bl	800459c <__malloc_unlock>
 8004454:	e7e3      	b.n	800441e <_malloc_r+0x1e>
 8004456:	6823      	ldr	r3, [r4, #0]
 8004458:	1b5b      	subs	r3, r3, r5
 800445a:	d417      	bmi.n	800448c <_malloc_r+0x8c>
 800445c:	2b0b      	cmp	r3, #11
 800445e:	d903      	bls.n	8004468 <_malloc_r+0x68>
 8004460:	6023      	str	r3, [r4, #0]
 8004462:	441c      	add	r4, r3
 8004464:	6025      	str	r5, [r4, #0]
 8004466:	e004      	b.n	8004472 <_malloc_r+0x72>
 8004468:	6863      	ldr	r3, [r4, #4]
 800446a:	42a2      	cmp	r2, r4
 800446c:	bf0c      	ite	eq
 800446e:	600b      	streq	r3, [r1, #0]
 8004470:	6053      	strne	r3, [r2, #4]
 8004472:	4630      	mov	r0, r6
 8004474:	f000 f892 	bl	800459c <__malloc_unlock>
 8004478:	f104 000b 	add.w	r0, r4, #11
 800447c:	1d23      	adds	r3, r4, #4
 800447e:	f020 0007 	bic.w	r0, r0, #7
 8004482:	1ac2      	subs	r2, r0, r3
 8004484:	d0cc      	beq.n	8004420 <_malloc_r+0x20>
 8004486:	1a1b      	subs	r3, r3, r0
 8004488:	50a3      	str	r3, [r4, r2]
 800448a:	e7c9      	b.n	8004420 <_malloc_r+0x20>
 800448c:	4622      	mov	r2, r4
 800448e:	6864      	ldr	r4, [r4, #4]
 8004490:	e7cc      	b.n	800442c <_malloc_r+0x2c>
 8004492:	1cc4      	adds	r4, r0, #3
 8004494:	f024 0403 	bic.w	r4, r4, #3
 8004498:	42a0      	cmp	r0, r4
 800449a:	d0e3      	beq.n	8004464 <_malloc_r+0x64>
 800449c:	1a21      	subs	r1, r4, r0
 800449e:	4630      	mov	r0, r6
 80044a0:	f000 f80e 	bl	80044c0 <_sbrk_r>
 80044a4:	3001      	adds	r0, #1
 80044a6:	d1dd      	bne.n	8004464 <_malloc_r+0x64>
 80044a8:	e7cf      	b.n	800444a <_malloc_r+0x4a>
 80044aa:	bf00      	nop
 80044ac:	20000608 	.word	0x20000608
 80044b0:	2000060c 	.word	0x2000060c

080044b4 <nan>:
 80044b4:	2000      	movs	r0, #0
 80044b6:	4901      	ldr	r1, [pc, #4]	; (80044bc <nan+0x8>)
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	7ff80000 	.word	0x7ff80000

080044c0 <_sbrk_r>:
 80044c0:	b538      	push	{r3, r4, r5, lr}
 80044c2:	2300      	movs	r3, #0
 80044c4:	4d05      	ldr	r5, [pc, #20]	; (80044dc <_sbrk_r+0x1c>)
 80044c6:	4604      	mov	r4, r0
 80044c8:	4608      	mov	r0, r1
 80044ca:	602b      	str	r3, [r5, #0]
 80044cc:	f7fc ff1e 	bl	800130c <_sbrk>
 80044d0:	1c43      	adds	r3, r0, #1
 80044d2:	d102      	bne.n	80044da <_sbrk_r+0x1a>
 80044d4:	682b      	ldr	r3, [r5, #0]
 80044d6:	b103      	cbz	r3, 80044da <_sbrk_r+0x1a>
 80044d8:	6023      	str	r3, [r4, #0]
 80044da:	bd38      	pop	{r3, r4, r5, pc}
 80044dc:	20000654 	.word	0x20000654

080044e0 <strncmp>:
 80044e0:	b510      	push	{r4, lr}
 80044e2:	b16a      	cbz	r2, 8004500 <strncmp+0x20>
 80044e4:	3901      	subs	r1, #1
 80044e6:	1884      	adds	r4, r0, r2
 80044e8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80044ec:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d103      	bne.n	80044fc <strncmp+0x1c>
 80044f4:	42a0      	cmp	r0, r4
 80044f6:	d001      	beq.n	80044fc <strncmp+0x1c>
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1f5      	bne.n	80044e8 <strncmp+0x8>
 80044fc:	1a98      	subs	r0, r3, r2
 80044fe:	bd10      	pop	{r4, pc}
 8004500:	4610      	mov	r0, r2
 8004502:	e7fc      	b.n	80044fe <strncmp+0x1e>

08004504 <__ascii_wctomb>:
 8004504:	4603      	mov	r3, r0
 8004506:	4608      	mov	r0, r1
 8004508:	b141      	cbz	r1, 800451c <__ascii_wctomb+0x18>
 800450a:	2aff      	cmp	r2, #255	; 0xff
 800450c:	d904      	bls.n	8004518 <__ascii_wctomb+0x14>
 800450e:	228a      	movs	r2, #138	; 0x8a
 8004510:	f04f 30ff 	mov.w	r0, #4294967295
 8004514:	601a      	str	r2, [r3, #0]
 8004516:	4770      	bx	lr
 8004518:	2001      	movs	r0, #1
 800451a:	700a      	strb	r2, [r1, #0]
 800451c:	4770      	bx	lr
	...

08004520 <__assert_func>:
 8004520:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004522:	4614      	mov	r4, r2
 8004524:	461a      	mov	r2, r3
 8004526:	4b09      	ldr	r3, [pc, #36]	; (800454c <__assert_func+0x2c>)
 8004528:	4605      	mov	r5, r0
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68d8      	ldr	r0, [r3, #12]
 800452e:	b14c      	cbz	r4, 8004544 <__assert_func+0x24>
 8004530:	4b07      	ldr	r3, [pc, #28]	; (8004550 <__assert_func+0x30>)
 8004532:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004536:	9100      	str	r1, [sp, #0]
 8004538:	462b      	mov	r3, r5
 800453a:	4906      	ldr	r1, [pc, #24]	; (8004554 <__assert_func+0x34>)
 800453c:	f000 f80e 	bl	800455c <fiprintf>
 8004540:	f000 fc2c 	bl	8004d9c <abort>
 8004544:	4b04      	ldr	r3, [pc, #16]	; (8004558 <__assert_func+0x38>)
 8004546:	461c      	mov	r4, r3
 8004548:	e7f3      	b.n	8004532 <__assert_func+0x12>
 800454a:	bf00      	nop
 800454c:	20000014 	.word	0x20000014
 8004550:	08005794 	.word	0x08005794
 8004554:	080057a1 	.word	0x080057a1
 8004558:	080057cf 	.word	0x080057cf

0800455c <fiprintf>:
 800455c:	b40e      	push	{r1, r2, r3}
 800455e:	b503      	push	{r0, r1, lr}
 8004560:	4601      	mov	r1, r0
 8004562:	ab03      	add	r3, sp, #12
 8004564:	4805      	ldr	r0, [pc, #20]	; (800457c <fiprintf+0x20>)
 8004566:	f853 2b04 	ldr.w	r2, [r3], #4
 800456a:	6800      	ldr	r0, [r0, #0]
 800456c:	9301      	str	r3, [sp, #4]
 800456e:	f000 f88f 	bl	8004690 <_vfiprintf_r>
 8004572:	b002      	add	sp, #8
 8004574:	f85d eb04 	ldr.w	lr, [sp], #4
 8004578:	b003      	add	sp, #12
 800457a:	4770      	bx	lr
 800457c:	20000014 	.word	0x20000014

08004580 <malloc>:
 8004580:	4b02      	ldr	r3, [pc, #8]	; (800458c <malloc+0xc>)
 8004582:	4601      	mov	r1, r0
 8004584:	6818      	ldr	r0, [r3, #0]
 8004586:	f7ff bf3b 	b.w	8004400 <_malloc_r>
 800458a:	bf00      	nop
 800458c:	20000014 	.word	0x20000014

08004590 <__malloc_lock>:
 8004590:	4801      	ldr	r0, [pc, #4]	; (8004598 <__malloc_lock+0x8>)
 8004592:	f000 bdc3 	b.w	800511c <__retarget_lock_acquire_recursive>
 8004596:	bf00      	nop
 8004598:	2000065c 	.word	0x2000065c

0800459c <__malloc_unlock>:
 800459c:	4801      	ldr	r0, [pc, #4]	; (80045a4 <__malloc_unlock+0x8>)
 800459e:	f000 bdbe 	b.w	800511e <__retarget_lock_release_recursive>
 80045a2:	bf00      	nop
 80045a4:	2000065c 	.word	0x2000065c

080045a8 <_free_r>:
 80045a8:	b538      	push	{r3, r4, r5, lr}
 80045aa:	4605      	mov	r5, r0
 80045ac:	2900      	cmp	r1, #0
 80045ae:	d043      	beq.n	8004638 <_free_r+0x90>
 80045b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045b4:	1f0c      	subs	r4, r1, #4
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	bfb8      	it	lt
 80045ba:	18e4      	addlt	r4, r4, r3
 80045bc:	f7ff ffe8 	bl	8004590 <__malloc_lock>
 80045c0:	4a1e      	ldr	r2, [pc, #120]	; (800463c <_free_r+0x94>)
 80045c2:	6813      	ldr	r3, [r2, #0]
 80045c4:	4610      	mov	r0, r2
 80045c6:	b933      	cbnz	r3, 80045d6 <_free_r+0x2e>
 80045c8:	6063      	str	r3, [r4, #4]
 80045ca:	6014      	str	r4, [r2, #0]
 80045cc:	4628      	mov	r0, r5
 80045ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045d2:	f7ff bfe3 	b.w	800459c <__malloc_unlock>
 80045d6:	42a3      	cmp	r3, r4
 80045d8:	d90a      	bls.n	80045f0 <_free_r+0x48>
 80045da:	6821      	ldr	r1, [r4, #0]
 80045dc:	1862      	adds	r2, r4, r1
 80045de:	4293      	cmp	r3, r2
 80045e0:	bf01      	itttt	eq
 80045e2:	681a      	ldreq	r2, [r3, #0]
 80045e4:	685b      	ldreq	r3, [r3, #4]
 80045e6:	1852      	addeq	r2, r2, r1
 80045e8:	6022      	streq	r2, [r4, #0]
 80045ea:	6063      	str	r3, [r4, #4]
 80045ec:	6004      	str	r4, [r0, #0]
 80045ee:	e7ed      	b.n	80045cc <_free_r+0x24>
 80045f0:	461a      	mov	r2, r3
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	b10b      	cbz	r3, 80045fa <_free_r+0x52>
 80045f6:	42a3      	cmp	r3, r4
 80045f8:	d9fa      	bls.n	80045f0 <_free_r+0x48>
 80045fa:	6811      	ldr	r1, [r2, #0]
 80045fc:	1850      	adds	r0, r2, r1
 80045fe:	42a0      	cmp	r0, r4
 8004600:	d10b      	bne.n	800461a <_free_r+0x72>
 8004602:	6820      	ldr	r0, [r4, #0]
 8004604:	4401      	add	r1, r0
 8004606:	1850      	adds	r0, r2, r1
 8004608:	4283      	cmp	r3, r0
 800460a:	6011      	str	r1, [r2, #0]
 800460c:	d1de      	bne.n	80045cc <_free_r+0x24>
 800460e:	6818      	ldr	r0, [r3, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	4401      	add	r1, r0
 8004614:	6011      	str	r1, [r2, #0]
 8004616:	6053      	str	r3, [r2, #4]
 8004618:	e7d8      	b.n	80045cc <_free_r+0x24>
 800461a:	d902      	bls.n	8004622 <_free_r+0x7a>
 800461c:	230c      	movs	r3, #12
 800461e:	602b      	str	r3, [r5, #0]
 8004620:	e7d4      	b.n	80045cc <_free_r+0x24>
 8004622:	6820      	ldr	r0, [r4, #0]
 8004624:	1821      	adds	r1, r4, r0
 8004626:	428b      	cmp	r3, r1
 8004628:	bf01      	itttt	eq
 800462a:	6819      	ldreq	r1, [r3, #0]
 800462c:	685b      	ldreq	r3, [r3, #4]
 800462e:	1809      	addeq	r1, r1, r0
 8004630:	6021      	streq	r1, [r4, #0]
 8004632:	6063      	str	r3, [r4, #4]
 8004634:	6054      	str	r4, [r2, #4]
 8004636:	e7c9      	b.n	80045cc <_free_r+0x24>
 8004638:	bd38      	pop	{r3, r4, r5, pc}
 800463a:	bf00      	nop
 800463c:	20000608 	.word	0x20000608

08004640 <__sfputc_r>:
 8004640:	6893      	ldr	r3, [r2, #8]
 8004642:	b410      	push	{r4}
 8004644:	3b01      	subs	r3, #1
 8004646:	2b00      	cmp	r3, #0
 8004648:	6093      	str	r3, [r2, #8]
 800464a:	da07      	bge.n	800465c <__sfputc_r+0x1c>
 800464c:	6994      	ldr	r4, [r2, #24]
 800464e:	42a3      	cmp	r3, r4
 8004650:	db01      	blt.n	8004656 <__sfputc_r+0x16>
 8004652:	290a      	cmp	r1, #10
 8004654:	d102      	bne.n	800465c <__sfputc_r+0x1c>
 8004656:	bc10      	pop	{r4}
 8004658:	f000 bae0 	b.w	8004c1c <__swbuf_r>
 800465c:	6813      	ldr	r3, [r2, #0]
 800465e:	1c58      	adds	r0, r3, #1
 8004660:	6010      	str	r0, [r2, #0]
 8004662:	7019      	strb	r1, [r3, #0]
 8004664:	4608      	mov	r0, r1
 8004666:	bc10      	pop	{r4}
 8004668:	4770      	bx	lr

0800466a <__sfputs_r>:
 800466a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800466c:	4606      	mov	r6, r0
 800466e:	460f      	mov	r7, r1
 8004670:	4614      	mov	r4, r2
 8004672:	18d5      	adds	r5, r2, r3
 8004674:	42ac      	cmp	r4, r5
 8004676:	d101      	bne.n	800467c <__sfputs_r+0x12>
 8004678:	2000      	movs	r0, #0
 800467a:	e007      	b.n	800468c <__sfputs_r+0x22>
 800467c:	463a      	mov	r2, r7
 800467e:	4630      	mov	r0, r6
 8004680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004684:	f7ff ffdc 	bl	8004640 <__sfputc_r>
 8004688:	1c43      	adds	r3, r0, #1
 800468a:	d1f3      	bne.n	8004674 <__sfputs_r+0xa>
 800468c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004690 <_vfiprintf_r>:
 8004690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004694:	460d      	mov	r5, r1
 8004696:	4614      	mov	r4, r2
 8004698:	4698      	mov	r8, r3
 800469a:	4606      	mov	r6, r0
 800469c:	b09d      	sub	sp, #116	; 0x74
 800469e:	b118      	cbz	r0, 80046a8 <_vfiprintf_r+0x18>
 80046a0:	6983      	ldr	r3, [r0, #24]
 80046a2:	b90b      	cbnz	r3, 80046a8 <_vfiprintf_r+0x18>
 80046a4:	f000 fc9c 	bl	8004fe0 <__sinit>
 80046a8:	4b89      	ldr	r3, [pc, #548]	; (80048d0 <_vfiprintf_r+0x240>)
 80046aa:	429d      	cmp	r5, r3
 80046ac:	d11b      	bne.n	80046e6 <_vfiprintf_r+0x56>
 80046ae:	6875      	ldr	r5, [r6, #4]
 80046b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80046b2:	07d9      	lsls	r1, r3, #31
 80046b4:	d405      	bmi.n	80046c2 <_vfiprintf_r+0x32>
 80046b6:	89ab      	ldrh	r3, [r5, #12]
 80046b8:	059a      	lsls	r2, r3, #22
 80046ba:	d402      	bmi.n	80046c2 <_vfiprintf_r+0x32>
 80046bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80046be:	f000 fd2d 	bl	800511c <__retarget_lock_acquire_recursive>
 80046c2:	89ab      	ldrh	r3, [r5, #12]
 80046c4:	071b      	lsls	r3, r3, #28
 80046c6:	d501      	bpl.n	80046cc <_vfiprintf_r+0x3c>
 80046c8:	692b      	ldr	r3, [r5, #16]
 80046ca:	b9eb      	cbnz	r3, 8004708 <_vfiprintf_r+0x78>
 80046cc:	4629      	mov	r1, r5
 80046ce:	4630      	mov	r0, r6
 80046d0:	f000 faf6 	bl	8004cc0 <__swsetup_r>
 80046d4:	b1c0      	cbz	r0, 8004708 <_vfiprintf_r+0x78>
 80046d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80046d8:	07dc      	lsls	r4, r3, #31
 80046da:	d50e      	bpl.n	80046fa <_vfiprintf_r+0x6a>
 80046dc:	f04f 30ff 	mov.w	r0, #4294967295
 80046e0:	b01d      	add	sp, #116	; 0x74
 80046e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046e6:	4b7b      	ldr	r3, [pc, #492]	; (80048d4 <_vfiprintf_r+0x244>)
 80046e8:	429d      	cmp	r5, r3
 80046ea:	d101      	bne.n	80046f0 <_vfiprintf_r+0x60>
 80046ec:	68b5      	ldr	r5, [r6, #8]
 80046ee:	e7df      	b.n	80046b0 <_vfiprintf_r+0x20>
 80046f0:	4b79      	ldr	r3, [pc, #484]	; (80048d8 <_vfiprintf_r+0x248>)
 80046f2:	429d      	cmp	r5, r3
 80046f4:	bf08      	it	eq
 80046f6:	68f5      	ldreq	r5, [r6, #12]
 80046f8:	e7da      	b.n	80046b0 <_vfiprintf_r+0x20>
 80046fa:	89ab      	ldrh	r3, [r5, #12]
 80046fc:	0598      	lsls	r0, r3, #22
 80046fe:	d4ed      	bmi.n	80046dc <_vfiprintf_r+0x4c>
 8004700:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004702:	f000 fd0c 	bl	800511e <__retarget_lock_release_recursive>
 8004706:	e7e9      	b.n	80046dc <_vfiprintf_r+0x4c>
 8004708:	2300      	movs	r3, #0
 800470a:	9309      	str	r3, [sp, #36]	; 0x24
 800470c:	2320      	movs	r3, #32
 800470e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004712:	2330      	movs	r3, #48	; 0x30
 8004714:	f04f 0901 	mov.w	r9, #1
 8004718:	f8cd 800c 	str.w	r8, [sp, #12]
 800471c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80048dc <_vfiprintf_r+0x24c>
 8004720:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004724:	4623      	mov	r3, r4
 8004726:	469a      	mov	sl, r3
 8004728:	f813 2b01 	ldrb.w	r2, [r3], #1
 800472c:	b10a      	cbz	r2, 8004732 <_vfiprintf_r+0xa2>
 800472e:	2a25      	cmp	r2, #37	; 0x25
 8004730:	d1f9      	bne.n	8004726 <_vfiprintf_r+0x96>
 8004732:	ebba 0b04 	subs.w	fp, sl, r4
 8004736:	d00b      	beq.n	8004750 <_vfiprintf_r+0xc0>
 8004738:	465b      	mov	r3, fp
 800473a:	4622      	mov	r2, r4
 800473c:	4629      	mov	r1, r5
 800473e:	4630      	mov	r0, r6
 8004740:	f7ff ff93 	bl	800466a <__sfputs_r>
 8004744:	3001      	adds	r0, #1
 8004746:	f000 80aa 	beq.w	800489e <_vfiprintf_r+0x20e>
 800474a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800474c:	445a      	add	r2, fp
 800474e:	9209      	str	r2, [sp, #36]	; 0x24
 8004750:	f89a 3000 	ldrb.w	r3, [sl]
 8004754:	2b00      	cmp	r3, #0
 8004756:	f000 80a2 	beq.w	800489e <_vfiprintf_r+0x20e>
 800475a:	2300      	movs	r3, #0
 800475c:	f04f 32ff 	mov.w	r2, #4294967295
 8004760:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004764:	f10a 0a01 	add.w	sl, sl, #1
 8004768:	9304      	str	r3, [sp, #16]
 800476a:	9307      	str	r3, [sp, #28]
 800476c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004770:	931a      	str	r3, [sp, #104]	; 0x68
 8004772:	4654      	mov	r4, sl
 8004774:	2205      	movs	r2, #5
 8004776:	f814 1b01 	ldrb.w	r1, [r4], #1
 800477a:	4858      	ldr	r0, [pc, #352]	; (80048dc <_vfiprintf_r+0x24c>)
 800477c:	f000 fd34 	bl	80051e8 <memchr>
 8004780:	9a04      	ldr	r2, [sp, #16]
 8004782:	b9d8      	cbnz	r0, 80047bc <_vfiprintf_r+0x12c>
 8004784:	06d1      	lsls	r1, r2, #27
 8004786:	bf44      	itt	mi
 8004788:	2320      	movmi	r3, #32
 800478a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800478e:	0713      	lsls	r3, r2, #28
 8004790:	bf44      	itt	mi
 8004792:	232b      	movmi	r3, #43	; 0x2b
 8004794:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004798:	f89a 3000 	ldrb.w	r3, [sl]
 800479c:	2b2a      	cmp	r3, #42	; 0x2a
 800479e:	d015      	beq.n	80047cc <_vfiprintf_r+0x13c>
 80047a0:	4654      	mov	r4, sl
 80047a2:	2000      	movs	r0, #0
 80047a4:	f04f 0c0a 	mov.w	ip, #10
 80047a8:	9a07      	ldr	r2, [sp, #28]
 80047aa:	4621      	mov	r1, r4
 80047ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047b0:	3b30      	subs	r3, #48	; 0x30
 80047b2:	2b09      	cmp	r3, #9
 80047b4:	d94e      	bls.n	8004854 <_vfiprintf_r+0x1c4>
 80047b6:	b1b0      	cbz	r0, 80047e6 <_vfiprintf_r+0x156>
 80047b8:	9207      	str	r2, [sp, #28]
 80047ba:	e014      	b.n	80047e6 <_vfiprintf_r+0x156>
 80047bc:	eba0 0308 	sub.w	r3, r0, r8
 80047c0:	fa09 f303 	lsl.w	r3, r9, r3
 80047c4:	4313      	orrs	r3, r2
 80047c6:	46a2      	mov	sl, r4
 80047c8:	9304      	str	r3, [sp, #16]
 80047ca:	e7d2      	b.n	8004772 <_vfiprintf_r+0xe2>
 80047cc:	9b03      	ldr	r3, [sp, #12]
 80047ce:	1d19      	adds	r1, r3, #4
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	9103      	str	r1, [sp, #12]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	bfbb      	ittet	lt
 80047d8:	425b      	neglt	r3, r3
 80047da:	f042 0202 	orrlt.w	r2, r2, #2
 80047de:	9307      	strge	r3, [sp, #28]
 80047e0:	9307      	strlt	r3, [sp, #28]
 80047e2:	bfb8      	it	lt
 80047e4:	9204      	strlt	r2, [sp, #16]
 80047e6:	7823      	ldrb	r3, [r4, #0]
 80047e8:	2b2e      	cmp	r3, #46	; 0x2e
 80047ea:	d10c      	bne.n	8004806 <_vfiprintf_r+0x176>
 80047ec:	7863      	ldrb	r3, [r4, #1]
 80047ee:	2b2a      	cmp	r3, #42	; 0x2a
 80047f0:	d135      	bne.n	800485e <_vfiprintf_r+0x1ce>
 80047f2:	9b03      	ldr	r3, [sp, #12]
 80047f4:	3402      	adds	r4, #2
 80047f6:	1d1a      	adds	r2, r3, #4
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	9203      	str	r2, [sp, #12]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	bfb8      	it	lt
 8004800:	f04f 33ff 	movlt.w	r3, #4294967295
 8004804:	9305      	str	r3, [sp, #20]
 8004806:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80048ec <_vfiprintf_r+0x25c>
 800480a:	2203      	movs	r2, #3
 800480c:	4650      	mov	r0, sl
 800480e:	7821      	ldrb	r1, [r4, #0]
 8004810:	f000 fcea 	bl	80051e8 <memchr>
 8004814:	b140      	cbz	r0, 8004828 <_vfiprintf_r+0x198>
 8004816:	2340      	movs	r3, #64	; 0x40
 8004818:	eba0 000a 	sub.w	r0, r0, sl
 800481c:	fa03 f000 	lsl.w	r0, r3, r0
 8004820:	9b04      	ldr	r3, [sp, #16]
 8004822:	3401      	adds	r4, #1
 8004824:	4303      	orrs	r3, r0
 8004826:	9304      	str	r3, [sp, #16]
 8004828:	f814 1b01 	ldrb.w	r1, [r4], #1
 800482c:	2206      	movs	r2, #6
 800482e:	482c      	ldr	r0, [pc, #176]	; (80048e0 <_vfiprintf_r+0x250>)
 8004830:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004834:	f000 fcd8 	bl	80051e8 <memchr>
 8004838:	2800      	cmp	r0, #0
 800483a:	d03f      	beq.n	80048bc <_vfiprintf_r+0x22c>
 800483c:	4b29      	ldr	r3, [pc, #164]	; (80048e4 <_vfiprintf_r+0x254>)
 800483e:	bb1b      	cbnz	r3, 8004888 <_vfiprintf_r+0x1f8>
 8004840:	9b03      	ldr	r3, [sp, #12]
 8004842:	3307      	adds	r3, #7
 8004844:	f023 0307 	bic.w	r3, r3, #7
 8004848:	3308      	adds	r3, #8
 800484a:	9303      	str	r3, [sp, #12]
 800484c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800484e:	443b      	add	r3, r7
 8004850:	9309      	str	r3, [sp, #36]	; 0x24
 8004852:	e767      	b.n	8004724 <_vfiprintf_r+0x94>
 8004854:	460c      	mov	r4, r1
 8004856:	2001      	movs	r0, #1
 8004858:	fb0c 3202 	mla	r2, ip, r2, r3
 800485c:	e7a5      	b.n	80047aa <_vfiprintf_r+0x11a>
 800485e:	2300      	movs	r3, #0
 8004860:	f04f 0c0a 	mov.w	ip, #10
 8004864:	4619      	mov	r1, r3
 8004866:	3401      	adds	r4, #1
 8004868:	9305      	str	r3, [sp, #20]
 800486a:	4620      	mov	r0, r4
 800486c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004870:	3a30      	subs	r2, #48	; 0x30
 8004872:	2a09      	cmp	r2, #9
 8004874:	d903      	bls.n	800487e <_vfiprintf_r+0x1ee>
 8004876:	2b00      	cmp	r3, #0
 8004878:	d0c5      	beq.n	8004806 <_vfiprintf_r+0x176>
 800487a:	9105      	str	r1, [sp, #20]
 800487c:	e7c3      	b.n	8004806 <_vfiprintf_r+0x176>
 800487e:	4604      	mov	r4, r0
 8004880:	2301      	movs	r3, #1
 8004882:	fb0c 2101 	mla	r1, ip, r1, r2
 8004886:	e7f0      	b.n	800486a <_vfiprintf_r+0x1da>
 8004888:	ab03      	add	r3, sp, #12
 800488a:	9300      	str	r3, [sp, #0]
 800488c:	462a      	mov	r2, r5
 800488e:	4630      	mov	r0, r6
 8004890:	4b15      	ldr	r3, [pc, #84]	; (80048e8 <_vfiprintf_r+0x258>)
 8004892:	a904      	add	r1, sp, #16
 8004894:	f3af 8000 	nop.w
 8004898:	4607      	mov	r7, r0
 800489a:	1c78      	adds	r0, r7, #1
 800489c:	d1d6      	bne.n	800484c <_vfiprintf_r+0x1bc>
 800489e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80048a0:	07d9      	lsls	r1, r3, #31
 80048a2:	d405      	bmi.n	80048b0 <_vfiprintf_r+0x220>
 80048a4:	89ab      	ldrh	r3, [r5, #12]
 80048a6:	059a      	lsls	r2, r3, #22
 80048a8:	d402      	bmi.n	80048b0 <_vfiprintf_r+0x220>
 80048aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80048ac:	f000 fc37 	bl	800511e <__retarget_lock_release_recursive>
 80048b0:	89ab      	ldrh	r3, [r5, #12]
 80048b2:	065b      	lsls	r3, r3, #25
 80048b4:	f53f af12 	bmi.w	80046dc <_vfiprintf_r+0x4c>
 80048b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048ba:	e711      	b.n	80046e0 <_vfiprintf_r+0x50>
 80048bc:	ab03      	add	r3, sp, #12
 80048be:	9300      	str	r3, [sp, #0]
 80048c0:	462a      	mov	r2, r5
 80048c2:	4630      	mov	r0, r6
 80048c4:	4b08      	ldr	r3, [pc, #32]	; (80048e8 <_vfiprintf_r+0x258>)
 80048c6:	a904      	add	r1, sp, #16
 80048c8:	f000 f882 	bl	80049d0 <_printf_i>
 80048cc:	e7e4      	b.n	8004898 <_vfiprintf_r+0x208>
 80048ce:	bf00      	nop
 80048d0:	08005824 	.word	0x08005824
 80048d4:	08005844 	.word	0x08005844
 80048d8:	08005804 	.word	0x08005804
 80048dc:	080057d0 	.word	0x080057d0
 80048e0:	080057da 	.word	0x080057da
 80048e4:	00000000 	.word	0x00000000
 80048e8:	0800466b 	.word	0x0800466b
 80048ec:	080057d6 	.word	0x080057d6

080048f0 <_printf_common>:
 80048f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048f4:	4616      	mov	r6, r2
 80048f6:	4699      	mov	r9, r3
 80048f8:	688a      	ldr	r2, [r1, #8]
 80048fa:	690b      	ldr	r3, [r1, #16]
 80048fc:	4607      	mov	r7, r0
 80048fe:	4293      	cmp	r3, r2
 8004900:	bfb8      	it	lt
 8004902:	4613      	movlt	r3, r2
 8004904:	6033      	str	r3, [r6, #0]
 8004906:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800490a:	460c      	mov	r4, r1
 800490c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004910:	b10a      	cbz	r2, 8004916 <_printf_common+0x26>
 8004912:	3301      	adds	r3, #1
 8004914:	6033      	str	r3, [r6, #0]
 8004916:	6823      	ldr	r3, [r4, #0]
 8004918:	0699      	lsls	r1, r3, #26
 800491a:	bf42      	ittt	mi
 800491c:	6833      	ldrmi	r3, [r6, #0]
 800491e:	3302      	addmi	r3, #2
 8004920:	6033      	strmi	r3, [r6, #0]
 8004922:	6825      	ldr	r5, [r4, #0]
 8004924:	f015 0506 	ands.w	r5, r5, #6
 8004928:	d106      	bne.n	8004938 <_printf_common+0x48>
 800492a:	f104 0a19 	add.w	sl, r4, #25
 800492e:	68e3      	ldr	r3, [r4, #12]
 8004930:	6832      	ldr	r2, [r6, #0]
 8004932:	1a9b      	subs	r3, r3, r2
 8004934:	42ab      	cmp	r3, r5
 8004936:	dc28      	bgt.n	800498a <_printf_common+0x9a>
 8004938:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800493c:	1e13      	subs	r3, r2, #0
 800493e:	6822      	ldr	r2, [r4, #0]
 8004940:	bf18      	it	ne
 8004942:	2301      	movne	r3, #1
 8004944:	0692      	lsls	r2, r2, #26
 8004946:	d42d      	bmi.n	80049a4 <_printf_common+0xb4>
 8004948:	4649      	mov	r1, r9
 800494a:	4638      	mov	r0, r7
 800494c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004950:	47c0      	blx	r8
 8004952:	3001      	adds	r0, #1
 8004954:	d020      	beq.n	8004998 <_printf_common+0xa8>
 8004956:	6823      	ldr	r3, [r4, #0]
 8004958:	68e5      	ldr	r5, [r4, #12]
 800495a:	f003 0306 	and.w	r3, r3, #6
 800495e:	2b04      	cmp	r3, #4
 8004960:	bf18      	it	ne
 8004962:	2500      	movne	r5, #0
 8004964:	6832      	ldr	r2, [r6, #0]
 8004966:	f04f 0600 	mov.w	r6, #0
 800496a:	68a3      	ldr	r3, [r4, #8]
 800496c:	bf08      	it	eq
 800496e:	1aad      	subeq	r5, r5, r2
 8004970:	6922      	ldr	r2, [r4, #16]
 8004972:	bf08      	it	eq
 8004974:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004978:	4293      	cmp	r3, r2
 800497a:	bfc4      	itt	gt
 800497c:	1a9b      	subgt	r3, r3, r2
 800497e:	18ed      	addgt	r5, r5, r3
 8004980:	341a      	adds	r4, #26
 8004982:	42b5      	cmp	r5, r6
 8004984:	d11a      	bne.n	80049bc <_printf_common+0xcc>
 8004986:	2000      	movs	r0, #0
 8004988:	e008      	b.n	800499c <_printf_common+0xac>
 800498a:	2301      	movs	r3, #1
 800498c:	4652      	mov	r2, sl
 800498e:	4649      	mov	r1, r9
 8004990:	4638      	mov	r0, r7
 8004992:	47c0      	blx	r8
 8004994:	3001      	adds	r0, #1
 8004996:	d103      	bne.n	80049a0 <_printf_common+0xb0>
 8004998:	f04f 30ff 	mov.w	r0, #4294967295
 800499c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049a0:	3501      	adds	r5, #1
 80049a2:	e7c4      	b.n	800492e <_printf_common+0x3e>
 80049a4:	2030      	movs	r0, #48	; 0x30
 80049a6:	18e1      	adds	r1, r4, r3
 80049a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80049ac:	1c5a      	adds	r2, r3, #1
 80049ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80049b2:	4422      	add	r2, r4
 80049b4:	3302      	adds	r3, #2
 80049b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80049ba:	e7c5      	b.n	8004948 <_printf_common+0x58>
 80049bc:	2301      	movs	r3, #1
 80049be:	4622      	mov	r2, r4
 80049c0:	4649      	mov	r1, r9
 80049c2:	4638      	mov	r0, r7
 80049c4:	47c0      	blx	r8
 80049c6:	3001      	adds	r0, #1
 80049c8:	d0e6      	beq.n	8004998 <_printf_common+0xa8>
 80049ca:	3601      	adds	r6, #1
 80049cc:	e7d9      	b.n	8004982 <_printf_common+0x92>
	...

080049d0 <_printf_i>:
 80049d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049d4:	460c      	mov	r4, r1
 80049d6:	7e27      	ldrb	r7, [r4, #24]
 80049d8:	4691      	mov	r9, r2
 80049da:	2f78      	cmp	r7, #120	; 0x78
 80049dc:	4680      	mov	r8, r0
 80049de:	469a      	mov	sl, r3
 80049e0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80049e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80049e6:	d807      	bhi.n	80049f8 <_printf_i+0x28>
 80049e8:	2f62      	cmp	r7, #98	; 0x62
 80049ea:	d80a      	bhi.n	8004a02 <_printf_i+0x32>
 80049ec:	2f00      	cmp	r7, #0
 80049ee:	f000 80d9 	beq.w	8004ba4 <_printf_i+0x1d4>
 80049f2:	2f58      	cmp	r7, #88	; 0x58
 80049f4:	f000 80a4 	beq.w	8004b40 <_printf_i+0x170>
 80049f8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80049fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004a00:	e03a      	b.n	8004a78 <_printf_i+0xa8>
 8004a02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004a06:	2b15      	cmp	r3, #21
 8004a08:	d8f6      	bhi.n	80049f8 <_printf_i+0x28>
 8004a0a:	a001      	add	r0, pc, #4	; (adr r0, 8004a10 <_printf_i+0x40>)
 8004a0c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004a10:	08004a69 	.word	0x08004a69
 8004a14:	08004a7d 	.word	0x08004a7d
 8004a18:	080049f9 	.word	0x080049f9
 8004a1c:	080049f9 	.word	0x080049f9
 8004a20:	080049f9 	.word	0x080049f9
 8004a24:	080049f9 	.word	0x080049f9
 8004a28:	08004a7d 	.word	0x08004a7d
 8004a2c:	080049f9 	.word	0x080049f9
 8004a30:	080049f9 	.word	0x080049f9
 8004a34:	080049f9 	.word	0x080049f9
 8004a38:	080049f9 	.word	0x080049f9
 8004a3c:	08004b8b 	.word	0x08004b8b
 8004a40:	08004aad 	.word	0x08004aad
 8004a44:	08004b6d 	.word	0x08004b6d
 8004a48:	080049f9 	.word	0x080049f9
 8004a4c:	080049f9 	.word	0x080049f9
 8004a50:	08004bad 	.word	0x08004bad
 8004a54:	080049f9 	.word	0x080049f9
 8004a58:	08004aad 	.word	0x08004aad
 8004a5c:	080049f9 	.word	0x080049f9
 8004a60:	080049f9 	.word	0x080049f9
 8004a64:	08004b75 	.word	0x08004b75
 8004a68:	680b      	ldr	r3, [r1, #0]
 8004a6a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004a6e:	1d1a      	adds	r2, r3, #4
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	600a      	str	r2, [r1, #0]
 8004a74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e0a4      	b.n	8004bc6 <_printf_i+0x1f6>
 8004a7c:	6825      	ldr	r5, [r4, #0]
 8004a7e:	6808      	ldr	r0, [r1, #0]
 8004a80:	062e      	lsls	r6, r5, #24
 8004a82:	f100 0304 	add.w	r3, r0, #4
 8004a86:	d50a      	bpl.n	8004a9e <_printf_i+0xce>
 8004a88:	6805      	ldr	r5, [r0, #0]
 8004a8a:	600b      	str	r3, [r1, #0]
 8004a8c:	2d00      	cmp	r5, #0
 8004a8e:	da03      	bge.n	8004a98 <_printf_i+0xc8>
 8004a90:	232d      	movs	r3, #45	; 0x2d
 8004a92:	426d      	negs	r5, r5
 8004a94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a98:	230a      	movs	r3, #10
 8004a9a:	485e      	ldr	r0, [pc, #376]	; (8004c14 <_printf_i+0x244>)
 8004a9c:	e019      	b.n	8004ad2 <_printf_i+0x102>
 8004a9e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004aa2:	6805      	ldr	r5, [r0, #0]
 8004aa4:	600b      	str	r3, [r1, #0]
 8004aa6:	bf18      	it	ne
 8004aa8:	b22d      	sxthne	r5, r5
 8004aaa:	e7ef      	b.n	8004a8c <_printf_i+0xbc>
 8004aac:	680b      	ldr	r3, [r1, #0]
 8004aae:	6825      	ldr	r5, [r4, #0]
 8004ab0:	1d18      	adds	r0, r3, #4
 8004ab2:	6008      	str	r0, [r1, #0]
 8004ab4:	0628      	lsls	r0, r5, #24
 8004ab6:	d501      	bpl.n	8004abc <_printf_i+0xec>
 8004ab8:	681d      	ldr	r5, [r3, #0]
 8004aba:	e002      	b.n	8004ac2 <_printf_i+0xf2>
 8004abc:	0669      	lsls	r1, r5, #25
 8004abe:	d5fb      	bpl.n	8004ab8 <_printf_i+0xe8>
 8004ac0:	881d      	ldrh	r5, [r3, #0]
 8004ac2:	2f6f      	cmp	r7, #111	; 0x6f
 8004ac4:	bf0c      	ite	eq
 8004ac6:	2308      	moveq	r3, #8
 8004ac8:	230a      	movne	r3, #10
 8004aca:	4852      	ldr	r0, [pc, #328]	; (8004c14 <_printf_i+0x244>)
 8004acc:	2100      	movs	r1, #0
 8004ace:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ad2:	6866      	ldr	r6, [r4, #4]
 8004ad4:	2e00      	cmp	r6, #0
 8004ad6:	bfa8      	it	ge
 8004ad8:	6821      	ldrge	r1, [r4, #0]
 8004ada:	60a6      	str	r6, [r4, #8]
 8004adc:	bfa4      	itt	ge
 8004ade:	f021 0104 	bicge.w	r1, r1, #4
 8004ae2:	6021      	strge	r1, [r4, #0]
 8004ae4:	b90d      	cbnz	r5, 8004aea <_printf_i+0x11a>
 8004ae6:	2e00      	cmp	r6, #0
 8004ae8:	d04d      	beq.n	8004b86 <_printf_i+0x1b6>
 8004aea:	4616      	mov	r6, r2
 8004aec:	fbb5 f1f3 	udiv	r1, r5, r3
 8004af0:	fb03 5711 	mls	r7, r3, r1, r5
 8004af4:	5dc7      	ldrb	r7, [r0, r7]
 8004af6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004afa:	462f      	mov	r7, r5
 8004afc:	42bb      	cmp	r3, r7
 8004afe:	460d      	mov	r5, r1
 8004b00:	d9f4      	bls.n	8004aec <_printf_i+0x11c>
 8004b02:	2b08      	cmp	r3, #8
 8004b04:	d10b      	bne.n	8004b1e <_printf_i+0x14e>
 8004b06:	6823      	ldr	r3, [r4, #0]
 8004b08:	07df      	lsls	r7, r3, #31
 8004b0a:	d508      	bpl.n	8004b1e <_printf_i+0x14e>
 8004b0c:	6923      	ldr	r3, [r4, #16]
 8004b0e:	6861      	ldr	r1, [r4, #4]
 8004b10:	4299      	cmp	r1, r3
 8004b12:	bfde      	ittt	le
 8004b14:	2330      	movle	r3, #48	; 0x30
 8004b16:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b1a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b1e:	1b92      	subs	r2, r2, r6
 8004b20:	6122      	str	r2, [r4, #16]
 8004b22:	464b      	mov	r3, r9
 8004b24:	4621      	mov	r1, r4
 8004b26:	4640      	mov	r0, r8
 8004b28:	f8cd a000 	str.w	sl, [sp]
 8004b2c:	aa03      	add	r2, sp, #12
 8004b2e:	f7ff fedf 	bl	80048f0 <_printf_common>
 8004b32:	3001      	adds	r0, #1
 8004b34:	d14c      	bne.n	8004bd0 <_printf_i+0x200>
 8004b36:	f04f 30ff 	mov.w	r0, #4294967295
 8004b3a:	b004      	add	sp, #16
 8004b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b40:	4834      	ldr	r0, [pc, #208]	; (8004c14 <_printf_i+0x244>)
 8004b42:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004b46:	680e      	ldr	r6, [r1, #0]
 8004b48:	6823      	ldr	r3, [r4, #0]
 8004b4a:	f856 5b04 	ldr.w	r5, [r6], #4
 8004b4e:	061f      	lsls	r7, r3, #24
 8004b50:	600e      	str	r6, [r1, #0]
 8004b52:	d514      	bpl.n	8004b7e <_printf_i+0x1ae>
 8004b54:	07d9      	lsls	r1, r3, #31
 8004b56:	bf44      	itt	mi
 8004b58:	f043 0320 	orrmi.w	r3, r3, #32
 8004b5c:	6023      	strmi	r3, [r4, #0]
 8004b5e:	b91d      	cbnz	r5, 8004b68 <_printf_i+0x198>
 8004b60:	6823      	ldr	r3, [r4, #0]
 8004b62:	f023 0320 	bic.w	r3, r3, #32
 8004b66:	6023      	str	r3, [r4, #0]
 8004b68:	2310      	movs	r3, #16
 8004b6a:	e7af      	b.n	8004acc <_printf_i+0xfc>
 8004b6c:	6823      	ldr	r3, [r4, #0]
 8004b6e:	f043 0320 	orr.w	r3, r3, #32
 8004b72:	6023      	str	r3, [r4, #0]
 8004b74:	2378      	movs	r3, #120	; 0x78
 8004b76:	4828      	ldr	r0, [pc, #160]	; (8004c18 <_printf_i+0x248>)
 8004b78:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b7c:	e7e3      	b.n	8004b46 <_printf_i+0x176>
 8004b7e:	065e      	lsls	r6, r3, #25
 8004b80:	bf48      	it	mi
 8004b82:	b2ad      	uxthmi	r5, r5
 8004b84:	e7e6      	b.n	8004b54 <_printf_i+0x184>
 8004b86:	4616      	mov	r6, r2
 8004b88:	e7bb      	b.n	8004b02 <_printf_i+0x132>
 8004b8a:	680b      	ldr	r3, [r1, #0]
 8004b8c:	6826      	ldr	r6, [r4, #0]
 8004b8e:	1d1d      	adds	r5, r3, #4
 8004b90:	6960      	ldr	r0, [r4, #20]
 8004b92:	600d      	str	r5, [r1, #0]
 8004b94:	0635      	lsls	r5, r6, #24
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	d501      	bpl.n	8004b9e <_printf_i+0x1ce>
 8004b9a:	6018      	str	r0, [r3, #0]
 8004b9c:	e002      	b.n	8004ba4 <_printf_i+0x1d4>
 8004b9e:	0671      	lsls	r1, r6, #25
 8004ba0:	d5fb      	bpl.n	8004b9a <_printf_i+0x1ca>
 8004ba2:	8018      	strh	r0, [r3, #0]
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	4616      	mov	r6, r2
 8004ba8:	6123      	str	r3, [r4, #16]
 8004baa:	e7ba      	b.n	8004b22 <_printf_i+0x152>
 8004bac:	680b      	ldr	r3, [r1, #0]
 8004bae:	1d1a      	adds	r2, r3, #4
 8004bb0:	600a      	str	r2, [r1, #0]
 8004bb2:	681e      	ldr	r6, [r3, #0]
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	4630      	mov	r0, r6
 8004bb8:	6862      	ldr	r2, [r4, #4]
 8004bba:	f000 fb15 	bl	80051e8 <memchr>
 8004bbe:	b108      	cbz	r0, 8004bc4 <_printf_i+0x1f4>
 8004bc0:	1b80      	subs	r0, r0, r6
 8004bc2:	6060      	str	r0, [r4, #4]
 8004bc4:	6863      	ldr	r3, [r4, #4]
 8004bc6:	6123      	str	r3, [r4, #16]
 8004bc8:	2300      	movs	r3, #0
 8004bca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bce:	e7a8      	b.n	8004b22 <_printf_i+0x152>
 8004bd0:	4632      	mov	r2, r6
 8004bd2:	4649      	mov	r1, r9
 8004bd4:	4640      	mov	r0, r8
 8004bd6:	6923      	ldr	r3, [r4, #16]
 8004bd8:	47d0      	blx	sl
 8004bda:	3001      	adds	r0, #1
 8004bdc:	d0ab      	beq.n	8004b36 <_printf_i+0x166>
 8004bde:	6823      	ldr	r3, [r4, #0]
 8004be0:	079b      	lsls	r3, r3, #30
 8004be2:	d413      	bmi.n	8004c0c <_printf_i+0x23c>
 8004be4:	68e0      	ldr	r0, [r4, #12]
 8004be6:	9b03      	ldr	r3, [sp, #12]
 8004be8:	4298      	cmp	r0, r3
 8004bea:	bfb8      	it	lt
 8004bec:	4618      	movlt	r0, r3
 8004bee:	e7a4      	b.n	8004b3a <_printf_i+0x16a>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	4632      	mov	r2, r6
 8004bf4:	4649      	mov	r1, r9
 8004bf6:	4640      	mov	r0, r8
 8004bf8:	47d0      	blx	sl
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	d09b      	beq.n	8004b36 <_printf_i+0x166>
 8004bfe:	3501      	adds	r5, #1
 8004c00:	68e3      	ldr	r3, [r4, #12]
 8004c02:	9903      	ldr	r1, [sp, #12]
 8004c04:	1a5b      	subs	r3, r3, r1
 8004c06:	42ab      	cmp	r3, r5
 8004c08:	dcf2      	bgt.n	8004bf0 <_printf_i+0x220>
 8004c0a:	e7eb      	b.n	8004be4 <_printf_i+0x214>
 8004c0c:	2500      	movs	r5, #0
 8004c0e:	f104 0619 	add.w	r6, r4, #25
 8004c12:	e7f5      	b.n	8004c00 <_printf_i+0x230>
 8004c14:	080057e1 	.word	0x080057e1
 8004c18:	080057f2 	.word	0x080057f2

08004c1c <__swbuf_r>:
 8004c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c1e:	460e      	mov	r6, r1
 8004c20:	4614      	mov	r4, r2
 8004c22:	4605      	mov	r5, r0
 8004c24:	b118      	cbz	r0, 8004c2e <__swbuf_r+0x12>
 8004c26:	6983      	ldr	r3, [r0, #24]
 8004c28:	b90b      	cbnz	r3, 8004c2e <__swbuf_r+0x12>
 8004c2a:	f000 f9d9 	bl	8004fe0 <__sinit>
 8004c2e:	4b21      	ldr	r3, [pc, #132]	; (8004cb4 <__swbuf_r+0x98>)
 8004c30:	429c      	cmp	r4, r3
 8004c32:	d12b      	bne.n	8004c8c <__swbuf_r+0x70>
 8004c34:	686c      	ldr	r4, [r5, #4]
 8004c36:	69a3      	ldr	r3, [r4, #24]
 8004c38:	60a3      	str	r3, [r4, #8]
 8004c3a:	89a3      	ldrh	r3, [r4, #12]
 8004c3c:	071a      	lsls	r2, r3, #28
 8004c3e:	d52f      	bpl.n	8004ca0 <__swbuf_r+0x84>
 8004c40:	6923      	ldr	r3, [r4, #16]
 8004c42:	b36b      	cbz	r3, 8004ca0 <__swbuf_r+0x84>
 8004c44:	6923      	ldr	r3, [r4, #16]
 8004c46:	6820      	ldr	r0, [r4, #0]
 8004c48:	b2f6      	uxtb	r6, r6
 8004c4a:	1ac0      	subs	r0, r0, r3
 8004c4c:	6963      	ldr	r3, [r4, #20]
 8004c4e:	4637      	mov	r7, r6
 8004c50:	4283      	cmp	r3, r0
 8004c52:	dc04      	bgt.n	8004c5e <__swbuf_r+0x42>
 8004c54:	4621      	mov	r1, r4
 8004c56:	4628      	mov	r0, r5
 8004c58:	f000 f92e 	bl	8004eb8 <_fflush_r>
 8004c5c:	bb30      	cbnz	r0, 8004cac <__swbuf_r+0x90>
 8004c5e:	68a3      	ldr	r3, [r4, #8]
 8004c60:	3001      	adds	r0, #1
 8004c62:	3b01      	subs	r3, #1
 8004c64:	60a3      	str	r3, [r4, #8]
 8004c66:	6823      	ldr	r3, [r4, #0]
 8004c68:	1c5a      	adds	r2, r3, #1
 8004c6a:	6022      	str	r2, [r4, #0]
 8004c6c:	701e      	strb	r6, [r3, #0]
 8004c6e:	6963      	ldr	r3, [r4, #20]
 8004c70:	4283      	cmp	r3, r0
 8004c72:	d004      	beq.n	8004c7e <__swbuf_r+0x62>
 8004c74:	89a3      	ldrh	r3, [r4, #12]
 8004c76:	07db      	lsls	r3, r3, #31
 8004c78:	d506      	bpl.n	8004c88 <__swbuf_r+0x6c>
 8004c7a:	2e0a      	cmp	r6, #10
 8004c7c:	d104      	bne.n	8004c88 <__swbuf_r+0x6c>
 8004c7e:	4621      	mov	r1, r4
 8004c80:	4628      	mov	r0, r5
 8004c82:	f000 f919 	bl	8004eb8 <_fflush_r>
 8004c86:	b988      	cbnz	r0, 8004cac <__swbuf_r+0x90>
 8004c88:	4638      	mov	r0, r7
 8004c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c8c:	4b0a      	ldr	r3, [pc, #40]	; (8004cb8 <__swbuf_r+0x9c>)
 8004c8e:	429c      	cmp	r4, r3
 8004c90:	d101      	bne.n	8004c96 <__swbuf_r+0x7a>
 8004c92:	68ac      	ldr	r4, [r5, #8]
 8004c94:	e7cf      	b.n	8004c36 <__swbuf_r+0x1a>
 8004c96:	4b09      	ldr	r3, [pc, #36]	; (8004cbc <__swbuf_r+0xa0>)
 8004c98:	429c      	cmp	r4, r3
 8004c9a:	bf08      	it	eq
 8004c9c:	68ec      	ldreq	r4, [r5, #12]
 8004c9e:	e7ca      	b.n	8004c36 <__swbuf_r+0x1a>
 8004ca0:	4621      	mov	r1, r4
 8004ca2:	4628      	mov	r0, r5
 8004ca4:	f000 f80c 	bl	8004cc0 <__swsetup_r>
 8004ca8:	2800      	cmp	r0, #0
 8004caa:	d0cb      	beq.n	8004c44 <__swbuf_r+0x28>
 8004cac:	f04f 37ff 	mov.w	r7, #4294967295
 8004cb0:	e7ea      	b.n	8004c88 <__swbuf_r+0x6c>
 8004cb2:	bf00      	nop
 8004cb4:	08005824 	.word	0x08005824
 8004cb8:	08005844 	.word	0x08005844
 8004cbc:	08005804 	.word	0x08005804

08004cc0 <__swsetup_r>:
 8004cc0:	4b32      	ldr	r3, [pc, #200]	; (8004d8c <__swsetup_r+0xcc>)
 8004cc2:	b570      	push	{r4, r5, r6, lr}
 8004cc4:	681d      	ldr	r5, [r3, #0]
 8004cc6:	4606      	mov	r6, r0
 8004cc8:	460c      	mov	r4, r1
 8004cca:	b125      	cbz	r5, 8004cd6 <__swsetup_r+0x16>
 8004ccc:	69ab      	ldr	r3, [r5, #24]
 8004cce:	b913      	cbnz	r3, 8004cd6 <__swsetup_r+0x16>
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	f000 f985 	bl	8004fe0 <__sinit>
 8004cd6:	4b2e      	ldr	r3, [pc, #184]	; (8004d90 <__swsetup_r+0xd0>)
 8004cd8:	429c      	cmp	r4, r3
 8004cda:	d10f      	bne.n	8004cfc <__swsetup_r+0x3c>
 8004cdc:	686c      	ldr	r4, [r5, #4]
 8004cde:	89a3      	ldrh	r3, [r4, #12]
 8004ce0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004ce4:	0719      	lsls	r1, r3, #28
 8004ce6:	d42c      	bmi.n	8004d42 <__swsetup_r+0x82>
 8004ce8:	06dd      	lsls	r5, r3, #27
 8004cea:	d411      	bmi.n	8004d10 <__swsetup_r+0x50>
 8004cec:	2309      	movs	r3, #9
 8004cee:	6033      	str	r3, [r6, #0]
 8004cf0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cf8:	81a3      	strh	r3, [r4, #12]
 8004cfa:	e03e      	b.n	8004d7a <__swsetup_r+0xba>
 8004cfc:	4b25      	ldr	r3, [pc, #148]	; (8004d94 <__swsetup_r+0xd4>)
 8004cfe:	429c      	cmp	r4, r3
 8004d00:	d101      	bne.n	8004d06 <__swsetup_r+0x46>
 8004d02:	68ac      	ldr	r4, [r5, #8]
 8004d04:	e7eb      	b.n	8004cde <__swsetup_r+0x1e>
 8004d06:	4b24      	ldr	r3, [pc, #144]	; (8004d98 <__swsetup_r+0xd8>)
 8004d08:	429c      	cmp	r4, r3
 8004d0a:	bf08      	it	eq
 8004d0c:	68ec      	ldreq	r4, [r5, #12]
 8004d0e:	e7e6      	b.n	8004cde <__swsetup_r+0x1e>
 8004d10:	0758      	lsls	r0, r3, #29
 8004d12:	d512      	bpl.n	8004d3a <__swsetup_r+0x7a>
 8004d14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d16:	b141      	cbz	r1, 8004d2a <__swsetup_r+0x6a>
 8004d18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d1c:	4299      	cmp	r1, r3
 8004d1e:	d002      	beq.n	8004d26 <__swsetup_r+0x66>
 8004d20:	4630      	mov	r0, r6
 8004d22:	f7ff fc41 	bl	80045a8 <_free_r>
 8004d26:	2300      	movs	r3, #0
 8004d28:	6363      	str	r3, [r4, #52]	; 0x34
 8004d2a:	89a3      	ldrh	r3, [r4, #12]
 8004d2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004d30:	81a3      	strh	r3, [r4, #12]
 8004d32:	2300      	movs	r3, #0
 8004d34:	6063      	str	r3, [r4, #4]
 8004d36:	6923      	ldr	r3, [r4, #16]
 8004d38:	6023      	str	r3, [r4, #0]
 8004d3a:	89a3      	ldrh	r3, [r4, #12]
 8004d3c:	f043 0308 	orr.w	r3, r3, #8
 8004d40:	81a3      	strh	r3, [r4, #12]
 8004d42:	6923      	ldr	r3, [r4, #16]
 8004d44:	b94b      	cbnz	r3, 8004d5a <__swsetup_r+0x9a>
 8004d46:	89a3      	ldrh	r3, [r4, #12]
 8004d48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004d4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d50:	d003      	beq.n	8004d5a <__swsetup_r+0x9a>
 8004d52:	4621      	mov	r1, r4
 8004d54:	4630      	mov	r0, r6
 8004d56:	f000 fa07 	bl	8005168 <__smakebuf_r>
 8004d5a:	89a0      	ldrh	r0, [r4, #12]
 8004d5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004d60:	f010 0301 	ands.w	r3, r0, #1
 8004d64:	d00a      	beq.n	8004d7c <__swsetup_r+0xbc>
 8004d66:	2300      	movs	r3, #0
 8004d68:	60a3      	str	r3, [r4, #8]
 8004d6a:	6963      	ldr	r3, [r4, #20]
 8004d6c:	425b      	negs	r3, r3
 8004d6e:	61a3      	str	r3, [r4, #24]
 8004d70:	6923      	ldr	r3, [r4, #16]
 8004d72:	b943      	cbnz	r3, 8004d86 <__swsetup_r+0xc6>
 8004d74:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004d78:	d1ba      	bne.n	8004cf0 <__swsetup_r+0x30>
 8004d7a:	bd70      	pop	{r4, r5, r6, pc}
 8004d7c:	0781      	lsls	r1, r0, #30
 8004d7e:	bf58      	it	pl
 8004d80:	6963      	ldrpl	r3, [r4, #20]
 8004d82:	60a3      	str	r3, [r4, #8]
 8004d84:	e7f4      	b.n	8004d70 <__swsetup_r+0xb0>
 8004d86:	2000      	movs	r0, #0
 8004d88:	e7f7      	b.n	8004d7a <__swsetup_r+0xba>
 8004d8a:	bf00      	nop
 8004d8c:	20000014 	.word	0x20000014
 8004d90:	08005824 	.word	0x08005824
 8004d94:	08005844 	.word	0x08005844
 8004d98:	08005804 	.word	0x08005804

08004d9c <abort>:
 8004d9c:	2006      	movs	r0, #6
 8004d9e:	b508      	push	{r3, lr}
 8004da0:	f000 fa58 	bl	8005254 <raise>
 8004da4:	2001      	movs	r0, #1
 8004da6:	f7fc fa3d 	bl	8001224 <_exit>
	...

08004dac <__sflush_r>:
 8004dac:	898a      	ldrh	r2, [r1, #12]
 8004dae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004db2:	4605      	mov	r5, r0
 8004db4:	0710      	lsls	r0, r2, #28
 8004db6:	460c      	mov	r4, r1
 8004db8:	d458      	bmi.n	8004e6c <__sflush_r+0xc0>
 8004dba:	684b      	ldr	r3, [r1, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	dc05      	bgt.n	8004dcc <__sflush_r+0x20>
 8004dc0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	dc02      	bgt.n	8004dcc <__sflush_r+0x20>
 8004dc6:	2000      	movs	r0, #0
 8004dc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dcc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004dce:	2e00      	cmp	r6, #0
 8004dd0:	d0f9      	beq.n	8004dc6 <__sflush_r+0x1a>
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004dd8:	682f      	ldr	r7, [r5, #0]
 8004dda:	602b      	str	r3, [r5, #0]
 8004ddc:	d032      	beq.n	8004e44 <__sflush_r+0x98>
 8004dde:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004de0:	89a3      	ldrh	r3, [r4, #12]
 8004de2:	075a      	lsls	r2, r3, #29
 8004de4:	d505      	bpl.n	8004df2 <__sflush_r+0x46>
 8004de6:	6863      	ldr	r3, [r4, #4]
 8004de8:	1ac0      	subs	r0, r0, r3
 8004dea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004dec:	b10b      	cbz	r3, 8004df2 <__sflush_r+0x46>
 8004dee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004df0:	1ac0      	subs	r0, r0, r3
 8004df2:	2300      	movs	r3, #0
 8004df4:	4602      	mov	r2, r0
 8004df6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004df8:	4628      	mov	r0, r5
 8004dfa:	6a21      	ldr	r1, [r4, #32]
 8004dfc:	47b0      	blx	r6
 8004dfe:	1c43      	adds	r3, r0, #1
 8004e00:	89a3      	ldrh	r3, [r4, #12]
 8004e02:	d106      	bne.n	8004e12 <__sflush_r+0x66>
 8004e04:	6829      	ldr	r1, [r5, #0]
 8004e06:	291d      	cmp	r1, #29
 8004e08:	d82c      	bhi.n	8004e64 <__sflush_r+0xb8>
 8004e0a:	4a2a      	ldr	r2, [pc, #168]	; (8004eb4 <__sflush_r+0x108>)
 8004e0c:	40ca      	lsrs	r2, r1
 8004e0e:	07d6      	lsls	r6, r2, #31
 8004e10:	d528      	bpl.n	8004e64 <__sflush_r+0xb8>
 8004e12:	2200      	movs	r2, #0
 8004e14:	6062      	str	r2, [r4, #4]
 8004e16:	6922      	ldr	r2, [r4, #16]
 8004e18:	04d9      	lsls	r1, r3, #19
 8004e1a:	6022      	str	r2, [r4, #0]
 8004e1c:	d504      	bpl.n	8004e28 <__sflush_r+0x7c>
 8004e1e:	1c42      	adds	r2, r0, #1
 8004e20:	d101      	bne.n	8004e26 <__sflush_r+0x7a>
 8004e22:	682b      	ldr	r3, [r5, #0]
 8004e24:	b903      	cbnz	r3, 8004e28 <__sflush_r+0x7c>
 8004e26:	6560      	str	r0, [r4, #84]	; 0x54
 8004e28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e2a:	602f      	str	r7, [r5, #0]
 8004e2c:	2900      	cmp	r1, #0
 8004e2e:	d0ca      	beq.n	8004dc6 <__sflush_r+0x1a>
 8004e30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e34:	4299      	cmp	r1, r3
 8004e36:	d002      	beq.n	8004e3e <__sflush_r+0x92>
 8004e38:	4628      	mov	r0, r5
 8004e3a:	f7ff fbb5 	bl	80045a8 <_free_r>
 8004e3e:	2000      	movs	r0, #0
 8004e40:	6360      	str	r0, [r4, #52]	; 0x34
 8004e42:	e7c1      	b.n	8004dc8 <__sflush_r+0x1c>
 8004e44:	6a21      	ldr	r1, [r4, #32]
 8004e46:	2301      	movs	r3, #1
 8004e48:	4628      	mov	r0, r5
 8004e4a:	47b0      	blx	r6
 8004e4c:	1c41      	adds	r1, r0, #1
 8004e4e:	d1c7      	bne.n	8004de0 <__sflush_r+0x34>
 8004e50:	682b      	ldr	r3, [r5, #0]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d0c4      	beq.n	8004de0 <__sflush_r+0x34>
 8004e56:	2b1d      	cmp	r3, #29
 8004e58:	d001      	beq.n	8004e5e <__sflush_r+0xb2>
 8004e5a:	2b16      	cmp	r3, #22
 8004e5c:	d101      	bne.n	8004e62 <__sflush_r+0xb6>
 8004e5e:	602f      	str	r7, [r5, #0]
 8004e60:	e7b1      	b.n	8004dc6 <__sflush_r+0x1a>
 8004e62:	89a3      	ldrh	r3, [r4, #12]
 8004e64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e68:	81a3      	strh	r3, [r4, #12]
 8004e6a:	e7ad      	b.n	8004dc8 <__sflush_r+0x1c>
 8004e6c:	690f      	ldr	r7, [r1, #16]
 8004e6e:	2f00      	cmp	r7, #0
 8004e70:	d0a9      	beq.n	8004dc6 <__sflush_r+0x1a>
 8004e72:	0793      	lsls	r3, r2, #30
 8004e74:	bf18      	it	ne
 8004e76:	2300      	movne	r3, #0
 8004e78:	680e      	ldr	r6, [r1, #0]
 8004e7a:	bf08      	it	eq
 8004e7c:	694b      	ldreq	r3, [r1, #20]
 8004e7e:	eba6 0807 	sub.w	r8, r6, r7
 8004e82:	600f      	str	r7, [r1, #0]
 8004e84:	608b      	str	r3, [r1, #8]
 8004e86:	f1b8 0f00 	cmp.w	r8, #0
 8004e8a:	dd9c      	ble.n	8004dc6 <__sflush_r+0x1a>
 8004e8c:	4643      	mov	r3, r8
 8004e8e:	463a      	mov	r2, r7
 8004e90:	4628      	mov	r0, r5
 8004e92:	6a21      	ldr	r1, [r4, #32]
 8004e94:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004e96:	47b0      	blx	r6
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	dc06      	bgt.n	8004eaa <__sflush_r+0xfe>
 8004e9c:	89a3      	ldrh	r3, [r4, #12]
 8004e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8004ea2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ea6:	81a3      	strh	r3, [r4, #12]
 8004ea8:	e78e      	b.n	8004dc8 <__sflush_r+0x1c>
 8004eaa:	4407      	add	r7, r0
 8004eac:	eba8 0800 	sub.w	r8, r8, r0
 8004eb0:	e7e9      	b.n	8004e86 <__sflush_r+0xda>
 8004eb2:	bf00      	nop
 8004eb4:	20400001 	.word	0x20400001

08004eb8 <_fflush_r>:
 8004eb8:	b538      	push	{r3, r4, r5, lr}
 8004eba:	690b      	ldr	r3, [r1, #16]
 8004ebc:	4605      	mov	r5, r0
 8004ebe:	460c      	mov	r4, r1
 8004ec0:	b913      	cbnz	r3, 8004ec8 <_fflush_r+0x10>
 8004ec2:	2500      	movs	r5, #0
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	bd38      	pop	{r3, r4, r5, pc}
 8004ec8:	b118      	cbz	r0, 8004ed2 <_fflush_r+0x1a>
 8004eca:	6983      	ldr	r3, [r0, #24]
 8004ecc:	b90b      	cbnz	r3, 8004ed2 <_fflush_r+0x1a>
 8004ece:	f000 f887 	bl	8004fe0 <__sinit>
 8004ed2:	4b14      	ldr	r3, [pc, #80]	; (8004f24 <_fflush_r+0x6c>)
 8004ed4:	429c      	cmp	r4, r3
 8004ed6:	d11b      	bne.n	8004f10 <_fflush_r+0x58>
 8004ed8:	686c      	ldr	r4, [r5, #4]
 8004eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d0ef      	beq.n	8004ec2 <_fflush_r+0xa>
 8004ee2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004ee4:	07d0      	lsls	r0, r2, #31
 8004ee6:	d404      	bmi.n	8004ef2 <_fflush_r+0x3a>
 8004ee8:	0599      	lsls	r1, r3, #22
 8004eea:	d402      	bmi.n	8004ef2 <_fflush_r+0x3a>
 8004eec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004eee:	f000 f915 	bl	800511c <__retarget_lock_acquire_recursive>
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	4621      	mov	r1, r4
 8004ef6:	f7ff ff59 	bl	8004dac <__sflush_r>
 8004efa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004efc:	4605      	mov	r5, r0
 8004efe:	07da      	lsls	r2, r3, #31
 8004f00:	d4e0      	bmi.n	8004ec4 <_fflush_r+0xc>
 8004f02:	89a3      	ldrh	r3, [r4, #12]
 8004f04:	059b      	lsls	r3, r3, #22
 8004f06:	d4dd      	bmi.n	8004ec4 <_fflush_r+0xc>
 8004f08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f0a:	f000 f908 	bl	800511e <__retarget_lock_release_recursive>
 8004f0e:	e7d9      	b.n	8004ec4 <_fflush_r+0xc>
 8004f10:	4b05      	ldr	r3, [pc, #20]	; (8004f28 <_fflush_r+0x70>)
 8004f12:	429c      	cmp	r4, r3
 8004f14:	d101      	bne.n	8004f1a <_fflush_r+0x62>
 8004f16:	68ac      	ldr	r4, [r5, #8]
 8004f18:	e7df      	b.n	8004eda <_fflush_r+0x22>
 8004f1a:	4b04      	ldr	r3, [pc, #16]	; (8004f2c <_fflush_r+0x74>)
 8004f1c:	429c      	cmp	r4, r3
 8004f1e:	bf08      	it	eq
 8004f20:	68ec      	ldreq	r4, [r5, #12]
 8004f22:	e7da      	b.n	8004eda <_fflush_r+0x22>
 8004f24:	08005824 	.word	0x08005824
 8004f28:	08005844 	.word	0x08005844
 8004f2c:	08005804 	.word	0x08005804

08004f30 <std>:
 8004f30:	2300      	movs	r3, #0
 8004f32:	b510      	push	{r4, lr}
 8004f34:	4604      	mov	r4, r0
 8004f36:	e9c0 3300 	strd	r3, r3, [r0]
 8004f3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f3e:	6083      	str	r3, [r0, #8]
 8004f40:	8181      	strh	r1, [r0, #12]
 8004f42:	6643      	str	r3, [r0, #100]	; 0x64
 8004f44:	81c2      	strh	r2, [r0, #14]
 8004f46:	6183      	str	r3, [r0, #24]
 8004f48:	4619      	mov	r1, r3
 8004f4a:	2208      	movs	r2, #8
 8004f4c:	305c      	adds	r0, #92	; 0x5c
 8004f4e:	f7fd fb3d 	bl	80025cc <memset>
 8004f52:	4b05      	ldr	r3, [pc, #20]	; (8004f68 <std+0x38>)
 8004f54:	6224      	str	r4, [r4, #32]
 8004f56:	6263      	str	r3, [r4, #36]	; 0x24
 8004f58:	4b04      	ldr	r3, [pc, #16]	; (8004f6c <std+0x3c>)
 8004f5a:	62a3      	str	r3, [r4, #40]	; 0x28
 8004f5c:	4b04      	ldr	r3, [pc, #16]	; (8004f70 <std+0x40>)
 8004f5e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004f60:	4b04      	ldr	r3, [pc, #16]	; (8004f74 <std+0x44>)
 8004f62:	6323      	str	r3, [r4, #48]	; 0x30
 8004f64:	bd10      	pop	{r4, pc}
 8004f66:	bf00      	nop
 8004f68:	0800528d 	.word	0x0800528d
 8004f6c:	080052af 	.word	0x080052af
 8004f70:	080052e7 	.word	0x080052e7
 8004f74:	0800530b 	.word	0x0800530b

08004f78 <_cleanup_r>:
 8004f78:	4901      	ldr	r1, [pc, #4]	; (8004f80 <_cleanup_r+0x8>)
 8004f7a:	f000 b8af 	b.w	80050dc <_fwalk_reent>
 8004f7e:	bf00      	nop
 8004f80:	08004eb9 	.word	0x08004eb9

08004f84 <__sfmoreglue>:
 8004f84:	b570      	push	{r4, r5, r6, lr}
 8004f86:	2568      	movs	r5, #104	; 0x68
 8004f88:	1e4a      	subs	r2, r1, #1
 8004f8a:	4355      	muls	r5, r2
 8004f8c:	460e      	mov	r6, r1
 8004f8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004f92:	f7ff fa35 	bl	8004400 <_malloc_r>
 8004f96:	4604      	mov	r4, r0
 8004f98:	b140      	cbz	r0, 8004fac <__sfmoreglue+0x28>
 8004f9a:	2100      	movs	r1, #0
 8004f9c:	e9c0 1600 	strd	r1, r6, [r0]
 8004fa0:	300c      	adds	r0, #12
 8004fa2:	60a0      	str	r0, [r4, #8]
 8004fa4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004fa8:	f7fd fb10 	bl	80025cc <memset>
 8004fac:	4620      	mov	r0, r4
 8004fae:	bd70      	pop	{r4, r5, r6, pc}

08004fb0 <__sfp_lock_acquire>:
 8004fb0:	4801      	ldr	r0, [pc, #4]	; (8004fb8 <__sfp_lock_acquire+0x8>)
 8004fb2:	f000 b8b3 	b.w	800511c <__retarget_lock_acquire_recursive>
 8004fb6:	bf00      	nop
 8004fb8:	20000660 	.word	0x20000660

08004fbc <__sfp_lock_release>:
 8004fbc:	4801      	ldr	r0, [pc, #4]	; (8004fc4 <__sfp_lock_release+0x8>)
 8004fbe:	f000 b8ae 	b.w	800511e <__retarget_lock_release_recursive>
 8004fc2:	bf00      	nop
 8004fc4:	20000660 	.word	0x20000660

08004fc8 <__sinit_lock_acquire>:
 8004fc8:	4801      	ldr	r0, [pc, #4]	; (8004fd0 <__sinit_lock_acquire+0x8>)
 8004fca:	f000 b8a7 	b.w	800511c <__retarget_lock_acquire_recursive>
 8004fce:	bf00      	nop
 8004fd0:	2000065b 	.word	0x2000065b

08004fd4 <__sinit_lock_release>:
 8004fd4:	4801      	ldr	r0, [pc, #4]	; (8004fdc <__sinit_lock_release+0x8>)
 8004fd6:	f000 b8a2 	b.w	800511e <__retarget_lock_release_recursive>
 8004fda:	bf00      	nop
 8004fdc:	2000065b 	.word	0x2000065b

08004fe0 <__sinit>:
 8004fe0:	b510      	push	{r4, lr}
 8004fe2:	4604      	mov	r4, r0
 8004fe4:	f7ff fff0 	bl	8004fc8 <__sinit_lock_acquire>
 8004fe8:	69a3      	ldr	r3, [r4, #24]
 8004fea:	b11b      	cbz	r3, 8004ff4 <__sinit+0x14>
 8004fec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ff0:	f7ff bff0 	b.w	8004fd4 <__sinit_lock_release>
 8004ff4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004ff8:	6523      	str	r3, [r4, #80]	; 0x50
 8004ffa:	4b13      	ldr	r3, [pc, #76]	; (8005048 <__sinit+0x68>)
 8004ffc:	4a13      	ldr	r2, [pc, #76]	; (800504c <__sinit+0x6c>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	62a2      	str	r2, [r4, #40]	; 0x28
 8005002:	42a3      	cmp	r3, r4
 8005004:	bf08      	it	eq
 8005006:	2301      	moveq	r3, #1
 8005008:	4620      	mov	r0, r4
 800500a:	bf08      	it	eq
 800500c:	61a3      	streq	r3, [r4, #24]
 800500e:	f000 f81f 	bl	8005050 <__sfp>
 8005012:	6060      	str	r0, [r4, #4]
 8005014:	4620      	mov	r0, r4
 8005016:	f000 f81b 	bl	8005050 <__sfp>
 800501a:	60a0      	str	r0, [r4, #8]
 800501c:	4620      	mov	r0, r4
 800501e:	f000 f817 	bl	8005050 <__sfp>
 8005022:	2200      	movs	r2, #0
 8005024:	2104      	movs	r1, #4
 8005026:	60e0      	str	r0, [r4, #12]
 8005028:	6860      	ldr	r0, [r4, #4]
 800502a:	f7ff ff81 	bl	8004f30 <std>
 800502e:	2201      	movs	r2, #1
 8005030:	2109      	movs	r1, #9
 8005032:	68a0      	ldr	r0, [r4, #8]
 8005034:	f7ff ff7c 	bl	8004f30 <std>
 8005038:	2202      	movs	r2, #2
 800503a:	2112      	movs	r1, #18
 800503c:	68e0      	ldr	r0, [r4, #12]
 800503e:	f7ff ff77 	bl	8004f30 <std>
 8005042:	2301      	movs	r3, #1
 8005044:	61a3      	str	r3, [r4, #24]
 8005046:	e7d1      	b.n	8004fec <__sinit+0xc>
 8005048:	0800542c 	.word	0x0800542c
 800504c:	08004f79 	.word	0x08004f79

08005050 <__sfp>:
 8005050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005052:	4607      	mov	r7, r0
 8005054:	f7ff ffac 	bl	8004fb0 <__sfp_lock_acquire>
 8005058:	4b1e      	ldr	r3, [pc, #120]	; (80050d4 <__sfp+0x84>)
 800505a:	681e      	ldr	r6, [r3, #0]
 800505c:	69b3      	ldr	r3, [r6, #24]
 800505e:	b913      	cbnz	r3, 8005066 <__sfp+0x16>
 8005060:	4630      	mov	r0, r6
 8005062:	f7ff ffbd 	bl	8004fe0 <__sinit>
 8005066:	3648      	adds	r6, #72	; 0x48
 8005068:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800506c:	3b01      	subs	r3, #1
 800506e:	d503      	bpl.n	8005078 <__sfp+0x28>
 8005070:	6833      	ldr	r3, [r6, #0]
 8005072:	b30b      	cbz	r3, 80050b8 <__sfp+0x68>
 8005074:	6836      	ldr	r6, [r6, #0]
 8005076:	e7f7      	b.n	8005068 <__sfp+0x18>
 8005078:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800507c:	b9d5      	cbnz	r5, 80050b4 <__sfp+0x64>
 800507e:	4b16      	ldr	r3, [pc, #88]	; (80050d8 <__sfp+0x88>)
 8005080:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005084:	60e3      	str	r3, [r4, #12]
 8005086:	6665      	str	r5, [r4, #100]	; 0x64
 8005088:	f000 f847 	bl	800511a <__retarget_lock_init_recursive>
 800508c:	f7ff ff96 	bl	8004fbc <__sfp_lock_release>
 8005090:	2208      	movs	r2, #8
 8005092:	4629      	mov	r1, r5
 8005094:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005098:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800509c:	6025      	str	r5, [r4, #0]
 800509e:	61a5      	str	r5, [r4, #24]
 80050a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80050a4:	f7fd fa92 	bl	80025cc <memset>
 80050a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80050ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80050b0:	4620      	mov	r0, r4
 80050b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050b4:	3468      	adds	r4, #104	; 0x68
 80050b6:	e7d9      	b.n	800506c <__sfp+0x1c>
 80050b8:	2104      	movs	r1, #4
 80050ba:	4638      	mov	r0, r7
 80050bc:	f7ff ff62 	bl	8004f84 <__sfmoreglue>
 80050c0:	4604      	mov	r4, r0
 80050c2:	6030      	str	r0, [r6, #0]
 80050c4:	2800      	cmp	r0, #0
 80050c6:	d1d5      	bne.n	8005074 <__sfp+0x24>
 80050c8:	f7ff ff78 	bl	8004fbc <__sfp_lock_release>
 80050cc:	230c      	movs	r3, #12
 80050ce:	603b      	str	r3, [r7, #0]
 80050d0:	e7ee      	b.n	80050b0 <__sfp+0x60>
 80050d2:	bf00      	nop
 80050d4:	0800542c 	.word	0x0800542c
 80050d8:	ffff0001 	.word	0xffff0001

080050dc <_fwalk_reent>:
 80050dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050e0:	4606      	mov	r6, r0
 80050e2:	4688      	mov	r8, r1
 80050e4:	2700      	movs	r7, #0
 80050e6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80050ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80050ee:	f1b9 0901 	subs.w	r9, r9, #1
 80050f2:	d505      	bpl.n	8005100 <_fwalk_reent+0x24>
 80050f4:	6824      	ldr	r4, [r4, #0]
 80050f6:	2c00      	cmp	r4, #0
 80050f8:	d1f7      	bne.n	80050ea <_fwalk_reent+0xe>
 80050fa:	4638      	mov	r0, r7
 80050fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005100:	89ab      	ldrh	r3, [r5, #12]
 8005102:	2b01      	cmp	r3, #1
 8005104:	d907      	bls.n	8005116 <_fwalk_reent+0x3a>
 8005106:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800510a:	3301      	adds	r3, #1
 800510c:	d003      	beq.n	8005116 <_fwalk_reent+0x3a>
 800510e:	4629      	mov	r1, r5
 8005110:	4630      	mov	r0, r6
 8005112:	47c0      	blx	r8
 8005114:	4307      	orrs	r7, r0
 8005116:	3568      	adds	r5, #104	; 0x68
 8005118:	e7e9      	b.n	80050ee <_fwalk_reent+0x12>

0800511a <__retarget_lock_init_recursive>:
 800511a:	4770      	bx	lr

0800511c <__retarget_lock_acquire_recursive>:
 800511c:	4770      	bx	lr

0800511e <__retarget_lock_release_recursive>:
 800511e:	4770      	bx	lr

08005120 <__swhatbuf_r>:
 8005120:	b570      	push	{r4, r5, r6, lr}
 8005122:	460e      	mov	r6, r1
 8005124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005128:	4614      	mov	r4, r2
 800512a:	2900      	cmp	r1, #0
 800512c:	461d      	mov	r5, r3
 800512e:	b096      	sub	sp, #88	; 0x58
 8005130:	da07      	bge.n	8005142 <__swhatbuf_r+0x22>
 8005132:	2300      	movs	r3, #0
 8005134:	602b      	str	r3, [r5, #0]
 8005136:	89b3      	ldrh	r3, [r6, #12]
 8005138:	061a      	lsls	r2, r3, #24
 800513a:	d410      	bmi.n	800515e <__swhatbuf_r+0x3e>
 800513c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005140:	e00e      	b.n	8005160 <__swhatbuf_r+0x40>
 8005142:	466a      	mov	r2, sp
 8005144:	f000 f908 	bl	8005358 <_fstat_r>
 8005148:	2800      	cmp	r0, #0
 800514a:	dbf2      	blt.n	8005132 <__swhatbuf_r+0x12>
 800514c:	9a01      	ldr	r2, [sp, #4]
 800514e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005152:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005156:	425a      	negs	r2, r3
 8005158:	415a      	adcs	r2, r3
 800515a:	602a      	str	r2, [r5, #0]
 800515c:	e7ee      	b.n	800513c <__swhatbuf_r+0x1c>
 800515e:	2340      	movs	r3, #64	; 0x40
 8005160:	2000      	movs	r0, #0
 8005162:	6023      	str	r3, [r4, #0]
 8005164:	b016      	add	sp, #88	; 0x58
 8005166:	bd70      	pop	{r4, r5, r6, pc}

08005168 <__smakebuf_r>:
 8005168:	898b      	ldrh	r3, [r1, #12]
 800516a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800516c:	079d      	lsls	r5, r3, #30
 800516e:	4606      	mov	r6, r0
 8005170:	460c      	mov	r4, r1
 8005172:	d507      	bpl.n	8005184 <__smakebuf_r+0x1c>
 8005174:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005178:	6023      	str	r3, [r4, #0]
 800517a:	6123      	str	r3, [r4, #16]
 800517c:	2301      	movs	r3, #1
 800517e:	6163      	str	r3, [r4, #20]
 8005180:	b002      	add	sp, #8
 8005182:	bd70      	pop	{r4, r5, r6, pc}
 8005184:	466a      	mov	r2, sp
 8005186:	ab01      	add	r3, sp, #4
 8005188:	f7ff ffca 	bl	8005120 <__swhatbuf_r>
 800518c:	9900      	ldr	r1, [sp, #0]
 800518e:	4605      	mov	r5, r0
 8005190:	4630      	mov	r0, r6
 8005192:	f7ff f935 	bl	8004400 <_malloc_r>
 8005196:	b948      	cbnz	r0, 80051ac <__smakebuf_r+0x44>
 8005198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800519c:	059a      	lsls	r2, r3, #22
 800519e:	d4ef      	bmi.n	8005180 <__smakebuf_r+0x18>
 80051a0:	f023 0303 	bic.w	r3, r3, #3
 80051a4:	f043 0302 	orr.w	r3, r3, #2
 80051a8:	81a3      	strh	r3, [r4, #12]
 80051aa:	e7e3      	b.n	8005174 <__smakebuf_r+0xc>
 80051ac:	4b0d      	ldr	r3, [pc, #52]	; (80051e4 <__smakebuf_r+0x7c>)
 80051ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80051b0:	89a3      	ldrh	r3, [r4, #12]
 80051b2:	6020      	str	r0, [r4, #0]
 80051b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051b8:	81a3      	strh	r3, [r4, #12]
 80051ba:	9b00      	ldr	r3, [sp, #0]
 80051bc:	6120      	str	r0, [r4, #16]
 80051be:	6163      	str	r3, [r4, #20]
 80051c0:	9b01      	ldr	r3, [sp, #4]
 80051c2:	b15b      	cbz	r3, 80051dc <__smakebuf_r+0x74>
 80051c4:	4630      	mov	r0, r6
 80051c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051ca:	f000 f8d7 	bl	800537c <_isatty_r>
 80051ce:	b128      	cbz	r0, 80051dc <__smakebuf_r+0x74>
 80051d0:	89a3      	ldrh	r3, [r4, #12]
 80051d2:	f023 0303 	bic.w	r3, r3, #3
 80051d6:	f043 0301 	orr.w	r3, r3, #1
 80051da:	81a3      	strh	r3, [r4, #12]
 80051dc:	89a0      	ldrh	r0, [r4, #12]
 80051de:	4305      	orrs	r5, r0
 80051e0:	81a5      	strh	r5, [r4, #12]
 80051e2:	e7cd      	b.n	8005180 <__smakebuf_r+0x18>
 80051e4:	08004f79 	.word	0x08004f79

080051e8 <memchr>:
 80051e8:	4603      	mov	r3, r0
 80051ea:	b510      	push	{r4, lr}
 80051ec:	b2c9      	uxtb	r1, r1
 80051ee:	4402      	add	r2, r0
 80051f0:	4293      	cmp	r3, r2
 80051f2:	4618      	mov	r0, r3
 80051f4:	d101      	bne.n	80051fa <memchr+0x12>
 80051f6:	2000      	movs	r0, #0
 80051f8:	e003      	b.n	8005202 <memchr+0x1a>
 80051fa:	7804      	ldrb	r4, [r0, #0]
 80051fc:	3301      	adds	r3, #1
 80051fe:	428c      	cmp	r4, r1
 8005200:	d1f6      	bne.n	80051f0 <memchr+0x8>
 8005202:	bd10      	pop	{r4, pc}

08005204 <_raise_r>:
 8005204:	291f      	cmp	r1, #31
 8005206:	b538      	push	{r3, r4, r5, lr}
 8005208:	4604      	mov	r4, r0
 800520a:	460d      	mov	r5, r1
 800520c:	d904      	bls.n	8005218 <_raise_r+0x14>
 800520e:	2316      	movs	r3, #22
 8005210:	6003      	str	r3, [r0, #0]
 8005212:	f04f 30ff 	mov.w	r0, #4294967295
 8005216:	bd38      	pop	{r3, r4, r5, pc}
 8005218:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800521a:	b112      	cbz	r2, 8005222 <_raise_r+0x1e>
 800521c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005220:	b94b      	cbnz	r3, 8005236 <_raise_r+0x32>
 8005222:	4620      	mov	r0, r4
 8005224:	f000 f830 	bl	8005288 <_getpid_r>
 8005228:	462a      	mov	r2, r5
 800522a:	4601      	mov	r1, r0
 800522c:	4620      	mov	r0, r4
 800522e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005232:	f000 b817 	b.w	8005264 <_kill_r>
 8005236:	2b01      	cmp	r3, #1
 8005238:	d00a      	beq.n	8005250 <_raise_r+0x4c>
 800523a:	1c59      	adds	r1, r3, #1
 800523c:	d103      	bne.n	8005246 <_raise_r+0x42>
 800523e:	2316      	movs	r3, #22
 8005240:	6003      	str	r3, [r0, #0]
 8005242:	2001      	movs	r0, #1
 8005244:	e7e7      	b.n	8005216 <_raise_r+0x12>
 8005246:	2400      	movs	r4, #0
 8005248:	4628      	mov	r0, r5
 800524a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800524e:	4798      	blx	r3
 8005250:	2000      	movs	r0, #0
 8005252:	e7e0      	b.n	8005216 <_raise_r+0x12>

08005254 <raise>:
 8005254:	4b02      	ldr	r3, [pc, #8]	; (8005260 <raise+0xc>)
 8005256:	4601      	mov	r1, r0
 8005258:	6818      	ldr	r0, [r3, #0]
 800525a:	f7ff bfd3 	b.w	8005204 <_raise_r>
 800525e:	bf00      	nop
 8005260:	20000014 	.word	0x20000014

08005264 <_kill_r>:
 8005264:	b538      	push	{r3, r4, r5, lr}
 8005266:	2300      	movs	r3, #0
 8005268:	4d06      	ldr	r5, [pc, #24]	; (8005284 <_kill_r+0x20>)
 800526a:	4604      	mov	r4, r0
 800526c:	4608      	mov	r0, r1
 800526e:	4611      	mov	r1, r2
 8005270:	602b      	str	r3, [r5, #0]
 8005272:	f7fb ffc7 	bl	8001204 <_kill>
 8005276:	1c43      	adds	r3, r0, #1
 8005278:	d102      	bne.n	8005280 <_kill_r+0x1c>
 800527a:	682b      	ldr	r3, [r5, #0]
 800527c:	b103      	cbz	r3, 8005280 <_kill_r+0x1c>
 800527e:	6023      	str	r3, [r4, #0]
 8005280:	bd38      	pop	{r3, r4, r5, pc}
 8005282:	bf00      	nop
 8005284:	20000654 	.word	0x20000654

08005288 <_getpid_r>:
 8005288:	f7fb bfb5 	b.w	80011f6 <_getpid>

0800528c <__sread>:
 800528c:	b510      	push	{r4, lr}
 800528e:	460c      	mov	r4, r1
 8005290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005294:	f000 f894 	bl	80053c0 <_read_r>
 8005298:	2800      	cmp	r0, #0
 800529a:	bfab      	itete	ge
 800529c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800529e:	89a3      	ldrhlt	r3, [r4, #12]
 80052a0:	181b      	addge	r3, r3, r0
 80052a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80052a6:	bfac      	ite	ge
 80052a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80052aa:	81a3      	strhlt	r3, [r4, #12]
 80052ac:	bd10      	pop	{r4, pc}

080052ae <__swrite>:
 80052ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052b2:	461f      	mov	r7, r3
 80052b4:	898b      	ldrh	r3, [r1, #12]
 80052b6:	4605      	mov	r5, r0
 80052b8:	05db      	lsls	r3, r3, #23
 80052ba:	460c      	mov	r4, r1
 80052bc:	4616      	mov	r6, r2
 80052be:	d505      	bpl.n	80052cc <__swrite+0x1e>
 80052c0:	2302      	movs	r3, #2
 80052c2:	2200      	movs	r2, #0
 80052c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052c8:	f000 f868 	bl	800539c <_lseek_r>
 80052cc:	89a3      	ldrh	r3, [r4, #12]
 80052ce:	4632      	mov	r2, r6
 80052d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052d4:	81a3      	strh	r3, [r4, #12]
 80052d6:	4628      	mov	r0, r5
 80052d8:	463b      	mov	r3, r7
 80052da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052e2:	f000 b817 	b.w	8005314 <_write_r>

080052e6 <__sseek>:
 80052e6:	b510      	push	{r4, lr}
 80052e8:	460c      	mov	r4, r1
 80052ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052ee:	f000 f855 	bl	800539c <_lseek_r>
 80052f2:	1c43      	adds	r3, r0, #1
 80052f4:	89a3      	ldrh	r3, [r4, #12]
 80052f6:	bf15      	itete	ne
 80052f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80052fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80052fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005302:	81a3      	strheq	r3, [r4, #12]
 8005304:	bf18      	it	ne
 8005306:	81a3      	strhne	r3, [r4, #12]
 8005308:	bd10      	pop	{r4, pc}

0800530a <__sclose>:
 800530a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800530e:	f000 b813 	b.w	8005338 <_close_r>
	...

08005314 <_write_r>:
 8005314:	b538      	push	{r3, r4, r5, lr}
 8005316:	4604      	mov	r4, r0
 8005318:	4608      	mov	r0, r1
 800531a:	4611      	mov	r1, r2
 800531c:	2200      	movs	r2, #0
 800531e:	4d05      	ldr	r5, [pc, #20]	; (8005334 <_write_r+0x20>)
 8005320:	602a      	str	r2, [r5, #0]
 8005322:	461a      	mov	r2, r3
 8005324:	f7fb ffa5 	bl	8001272 <_write>
 8005328:	1c43      	adds	r3, r0, #1
 800532a:	d102      	bne.n	8005332 <_write_r+0x1e>
 800532c:	682b      	ldr	r3, [r5, #0]
 800532e:	b103      	cbz	r3, 8005332 <_write_r+0x1e>
 8005330:	6023      	str	r3, [r4, #0]
 8005332:	bd38      	pop	{r3, r4, r5, pc}
 8005334:	20000654 	.word	0x20000654

08005338 <_close_r>:
 8005338:	b538      	push	{r3, r4, r5, lr}
 800533a:	2300      	movs	r3, #0
 800533c:	4d05      	ldr	r5, [pc, #20]	; (8005354 <_close_r+0x1c>)
 800533e:	4604      	mov	r4, r0
 8005340:	4608      	mov	r0, r1
 8005342:	602b      	str	r3, [r5, #0]
 8005344:	f7fb ffb1 	bl	80012aa <_close>
 8005348:	1c43      	adds	r3, r0, #1
 800534a:	d102      	bne.n	8005352 <_close_r+0x1a>
 800534c:	682b      	ldr	r3, [r5, #0]
 800534e:	b103      	cbz	r3, 8005352 <_close_r+0x1a>
 8005350:	6023      	str	r3, [r4, #0]
 8005352:	bd38      	pop	{r3, r4, r5, pc}
 8005354:	20000654 	.word	0x20000654

08005358 <_fstat_r>:
 8005358:	b538      	push	{r3, r4, r5, lr}
 800535a:	2300      	movs	r3, #0
 800535c:	4d06      	ldr	r5, [pc, #24]	; (8005378 <_fstat_r+0x20>)
 800535e:	4604      	mov	r4, r0
 8005360:	4608      	mov	r0, r1
 8005362:	4611      	mov	r1, r2
 8005364:	602b      	str	r3, [r5, #0]
 8005366:	f7fb ffab 	bl	80012c0 <_fstat>
 800536a:	1c43      	adds	r3, r0, #1
 800536c:	d102      	bne.n	8005374 <_fstat_r+0x1c>
 800536e:	682b      	ldr	r3, [r5, #0]
 8005370:	b103      	cbz	r3, 8005374 <_fstat_r+0x1c>
 8005372:	6023      	str	r3, [r4, #0]
 8005374:	bd38      	pop	{r3, r4, r5, pc}
 8005376:	bf00      	nop
 8005378:	20000654 	.word	0x20000654

0800537c <_isatty_r>:
 800537c:	b538      	push	{r3, r4, r5, lr}
 800537e:	2300      	movs	r3, #0
 8005380:	4d05      	ldr	r5, [pc, #20]	; (8005398 <_isatty_r+0x1c>)
 8005382:	4604      	mov	r4, r0
 8005384:	4608      	mov	r0, r1
 8005386:	602b      	str	r3, [r5, #0]
 8005388:	f7fb ffa9 	bl	80012de <_isatty>
 800538c:	1c43      	adds	r3, r0, #1
 800538e:	d102      	bne.n	8005396 <_isatty_r+0x1a>
 8005390:	682b      	ldr	r3, [r5, #0]
 8005392:	b103      	cbz	r3, 8005396 <_isatty_r+0x1a>
 8005394:	6023      	str	r3, [r4, #0]
 8005396:	bd38      	pop	{r3, r4, r5, pc}
 8005398:	20000654 	.word	0x20000654

0800539c <_lseek_r>:
 800539c:	b538      	push	{r3, r4, r5, lr}
 800539e:	4604      	mov	r4, r0
 80053a0:	4608      	mov	r0, r1
 80053a2:	4611      	mov	r1, r2
 80053a4:	2200      	movs	r2, #0
 80053a6:	4d05      	ldr	r5, [pc, #20]	; (80053bc <_lseek_r+0x20>)
 80053a8:	602a      	str	r2, [r5, #0]
 80053aa:	461a      	mov	r2, r3
 80053ac:	f7fb ffa1 	bl	80012f2 <_lseek>
 80053b0:	1c43      	adds	r3, r0, #1
 80053b2:	d102      	bne.n	80053ba <_lseek_r+0x1e>
 80053b4:	682b      	ldr	r3, [r5, #0]
 80053b6:	b103      	cbz	r3, 80053ba <_lseek_r+0x1e>
 80053b8:	6023      	str	r3, [r4, #0]
 80053ba:	bd38      	pop	{r3, r4, r5, pc}
 80053bc:	20000654 	.word	0x20000654

080053c0 <_read_r>:
 80053c0:	b538      	push	{r3, r4, r5, lr}
 80053c2:	4604      	mov	r4, r0
 80053c4:	4608      	mov	r0, r1
 80053c6:	4611      	mov	r1, r2
 80053c8:	2200      	movs	r2, #0
 80053ca:	4d05      	ldr	r5, [pc, #20]	; (80053e0 <_read_r+0x20>)
 80053cc:	602a      	str	r2, [r5, #0]
 80053ce:	461a      	mov	r2, r3
 80053d0:	f7fb ff32 	bl	8001238 <_read>
 80053d4:	1c43      	adds	r3, r0, #1
 80053d6:	d102      	bne.n	80053de <_read_r+0x1e>
 80053d8:	682b      	ldr	r3, [r5, #0]
 80053da:	b103      	cbz	r3, 80053de <_read_r+0x1e>
 80053dc:	6023      	str	r3, [r4, #0]
 80053de:	bd38      	pop	{r3, r4, r5, pc}
 80053e0:	20000654 	.word	0x20000654

080053e4 <_init>:
 80053e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053e6:	bf00      	nop
 80053e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ea:	bc08      	pop	{r3}
 80053ec:	469e      	mov	lr, r3
 80053ee:	4770      	bx	lr

080053f0 <_fini>:
 80053f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f2:	bf00      	nop
 80053f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053f6:	bc08      	pop	{r3}
 80053f8:	469e      	mov	lr, r3
 80053fa:	4770      	bx	lr
