/*
###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID hurricane)
#  Generated on:      Sun Aug 28 19:49:56 2022
#  Design:            BLOCK_DIGITAL
#  Command:           saveNetlist ../output/BLOCK_DIGITAL_phys.v
###############################################################
*/
/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version   : N-2017.09
// Date      : Sun Aug 28 19:40:38 2022
/////////////////////////////////////////////////////////////
module sar_adc_logic_12bit_v4_single_input_conv_v1_0 (
	SAR_REG0, 
	WP, 
	COMP, 
	PULSE, 
	WP_RSTN);
   output SAR_REG0;
   output [11:0] WP;
   input COMP;
   input [11:1] PULSE;
   input WP_RSTN;

   // Internal wires
   wire FE_ECON10_n52;
   wire FE_ECON9_data_from_adc0_1;
   wire FE_ECON8_data_from_adc0_2;
   wire FE_ECON7_data_from_adc0_3;
   wire FE_ECON6_data_from_adc0_4;
   wire FE_ECON5_data_from_adc0_5;
   wire FE_ECON4_data_from_adc0_6;
   wire FE_ECON3_data_from_adc0_7;
   wire FE_ECON2_data_from_adc0_8;
   wire FE_ECON1_data_from_adc0_9;
   wire FE_ECON0_data_from_adc0_10;
   wire LOGIC0;

   DLY2HDLLX0 FE_ECOC10_n52 (.A(WP[0]),
	.Q(FE_ECON10_n52));
   DLY2HDLLX0 FE_ECOC9_data_from_adc0_1 (.A(WP[1]),
	.Q(FE_ECON9_data_from_adc0_1));
   DLY2HDLLX0 FE_ECOC8_data_from_adc0_2 (.A(WP[2]),
	.Q(FE_ECON8_data_from_adc0_2));
   DLY2HDLLX0 FE_ECOC7_data_from_adc0_3 (.A(WP[3]),
	.Q(FE_ECON7_data_from_adc0_3));
   DLY2HDLLX0 FE_ECOC6_data_from_adc0_4 (.A(WP[4]),
	.Q(FE_ECON6_data_from_adc0_4));
   DLY2HDLLX0 FE_ECOC5_data_from_adc0_5 (.A(WP[5]),
	.Q(FE_ECON5_data_from_adc0_5));
   DLY2HDLLX0 FE_ECOC4_data_from_adc0_6 (.A(WP[6]),
	.Q(FE_ECON4_data_from_adc0_6));
   DLY2HDLLX0 FE_ECOC3_data_from_adc0_7 (.A(WP[7]),
	.Q(FE_ECON3_data_from_adc0_7));
   DLY2HDLLX0 FE_ECOC2_data_from_adc0_8 (.A(WP[8]),
	.Q(FE_ECON2_data_from_adc0_8));
   DLY2HDLLX0 FE_ECOC1_data_from_adc0_9 (.A(WP[9]),
	.Q(FE_ECON1_data_from_adc0_9));
   DLY2HDLLX0 FE_ECOC0_data_from_adc0_10 (.A(WP[10]),
	.Q(FE_ECON0_data_from_adc0_10));
   DFRRSQHDLLX0 I39 (.C(LOGIC0),
	.D(LOGIC0),
	.Q(WP[0]),
	.RN(WP_RSTN),
	.SN(PULSE[1]));
   DFRRSQHDLLX0 I38 (.C(FE_ECON10_n52),
	.D(COMP),
	.Q(WP[1]),
	.RN(WP_RSTN),
	.SN(PULSE[2]));
   DFRRSQHDLLX0 I37 (.C(FE_ECON9_data_from_adc0_1),
	.D(COMP),
	.Q(WP[2]),
	.RN(WP_RSTN),
	.SN(PULSE[3]));
   DFRRSQHDLLX0 I36 (.C(FE_ECON8_data_from_adc0_2),
	.D(COMP),
	.Q(WP[3]),
	.RN(WP_RSTN),
	.SN(PULSE[4]));
   DFRRSQHDLLX0 I35 (.C(FE_ECON7_data_from_adc0_3),
	.D(COMP),
	.Q(WP[4]),
	.RN(WP_RSTN),
	.SN(PULSE[5]));
   DFRRSQHDLLX0 I34 (.C(FE_ECON6_data_from_adc0_4),
	.D(COMP),
	.Q(WP[5]),
	.RN(WP_RSTN),
	.SN(PULSE[6]));
   DFRRSQHDLLX0 I33 (.C(FE_ECON5_data_from_adc0_5),
	.D(COMP),
	.Q(WP[6]),
	.RN(WP_RSTN),
	.SN(PULSE[7]));
   DFRRSQHDLLX0 I32 (.C(FE_ECON4_data_from_adc0_6),
	.D(COMP),
	.Q(WP[7]),
	.RN(WP_RSTN),
	.SN(PULSE[8]));
   DFRRSQHDLLX0 I31 (.C(FE_ECON3_data_from_adc0_7),
	.D(COMP),
	.Q(WP[8]),
	.RN(WP_RSTN),
	.SN(PULSE[9]));
   DFRRSQHDLLX0 I30 (.C(FE_ECON2_data_from_adc0_8),
	.D(COMP),
	.Q(WP[9]),
	.RN(WP_RSTN),
	.SN(PULSE[10]));
   DFRRSQHDLLX0 I10 (.C(FE_ECON1_data_from_adc0_9),
	.D(COMP),
	.Q(WP[10]),
	.RN(WP_RSTN),
	.SN(PULSE[11]));
   DFRSQHDLLX0 I0 (.C(FE_ECON0_data_from_adc0_10),
	.D(COMP),
	.Q(WP[11]),
	.SN(WP_RSTN));
   LOGIC0DHDLL I41 (.Q(LOGIC0));
   DFRQHDLLX0 I42 (.C(PULSE[1]),
	.D(COMP),
	.Q(SAR_REG0));
endmodule

module sar_adc_logic_12bit_v4_single_input_conv_v1_1 (
	SAR_REG0, 
	WP, 
	COMP, 
	PULSE, 
	WP_RSTN);
   output SAR_REG0;
   output [11:0] WP;
   input COMP;
   input [11:1] PULSE;
   input WP_RSTN;

   // Internal wires
   wire FE_ECON10_n52;
   wire FE_ECON9_data_from_adc0_1;
   wire FE_ECON8_data_from_adc0_2;
   wire FE_ECON7_data_from_adc0_3;
   wire FE_ECON6_data_from_adc0_4;
   wire FE_ECON5_data_from_adc0_5;
   wire FE_ECON4_data_from_adc0_6;
   wire FE_ECON3_data_from_adc0_7;
   wire FE_ECON2_data_from_adc0_8;
   wire FE_ECON1_data_from_adc0_9;
   wire FE_ECON0_data_from_adc0_10;
   wire LOGIC0;

   ANTENNACELLNP2HDLL DIODE_1 (.A(COMP));
   DLY2HDLLX0 FE_ECOC10_n52 (.A(WP[0]),
	.Q(FE_ECON10_n52));
   DLY2HDLLX0 FE_ECOC9_data_from_adc0_1 (.A(WP[1]),
	.Q(FE_ECON9_data_from_adc0_1));
   DLY2HDLLX0 FE_ECOC8_data_from_adc0_2 (.A(WP[2]),
	.Q(FE_ECON8_data_from_adc0_2));
   DLY2HDLLX0 FE_ECOC7_data_from_adc0_3 (.A(WP[3]),
	.Q(FE_ECON7_data_from_adc0_3));
   DLY2HDLLX0 FE_ECOC6_data_from_adc0_4 (.A(WP[4]),
	.Q(FE_ECON6_data_from_adc0_4));
   DLY2HDLLX0 FE_ECOC5_data_from_adc0_5 (.A(WP[5]),
	.Q(FE_ECON5_data_from_adc0_5));
   DLY2HDLLX0 FE_ECOC4_data_from_adc0_6 (.A(WP[6]),
	.Q(FE_ECON4_data_from_adc0_6));
   DLY2HDLLX0 FE_ECOC3_data_from_adc0_7 (.A(WP[7]),
	.Q(FE_ECON3_data_from_adc0_7));
   DLY2HDLLX0 FE_ECOC2_data_from_adc0_8 (.A(WP[8]),
	.Q(FE_ECON2_data_from_adc0_8));
   DLY2HDLLX0 FE_ECOC1_data_from_adc0_9 (.A(WP[9]),
	.Q(FE_ECON1_data_from_adc0_9));
   DLY2HDLLX0 FE_ECOC0_data_from_adc0_10 (.A(WP[10]),
	.Q(FE_ECON0_data_from_adc0_10));
   DFRRSQHDLLX0 I39 (.C(LOGIC0),
	.D(LOGIC0),
	.Q(WP[0]),
	.RN(WP_RSTN),
	.SN(PULSE[1]));
   DFRRSQHDLLX0 I38 (.C(FE_ECON10_n52),
	.D(COMP),
	.Q(WP[1]),
	.RN(WP_RSTN),
	.SN(PULSE[2]));
   DFRRSQHDLLX0 I37 (.C(FE_ECON9_data_from_adc0_1),
	.D(COMP),
	.Q(WP[2]),
	.RN(WP_RSTN),
	.SN(PULSE[3]));
   DFRRSQHDLLX0 I36 (.C(FE_ECON8_data_from_adc0_2),
	.D(COMP),
	.Q(WP[3]),
	.RN(WP_RSTN),
	.SN(PULSE[4]));
   DFRRSQHDLLX0 I35 (.C(FE_ECON7_data_from_adc0_3),
	.D(COMP),
	.Q(WP[4]),
	.RN(WP_RSTN),
	.SN(PULSE[5]));
   DFRRSQHDLLX0 I34 (.C(FE_ECON6_data_from_adc0_4),
	.D(COMP),
	.Q(WP[5]),
	.RN(WP_RSTN),
	.SN(PULSE[6]));
   DFRRSQHDLLX0 I33 (.C(FE_ECON5_data_from_adc0_5),
	.D(COMP),
	.Q(WP[6]),
	.RN(WP_RSTN),
	.SN(PULSE[7]));
   DFRRSQHDLLX0 I32 (.C(FE_ECON4_data_from_adc0_6),
	.D(COMP),
	.Q(WP[7]),
	.RN(WP_RSTN),
	.SN(PULSE[8]));
   DFRRSQHDLLX0 I31 (.C(FE_ECON3_data_from_adc0_7),
	.D(COMP),
	.Q(WP[8]),
	.RN(WP_RSTN),
	.SN(PULSE[9]));
   DFRRSQHDLLX0 I30 (.C(FE_ECON2_data_from_adc0_8),
	.D(COMP),
	.Q(WP[9]),
	.RN(WP_RSTN),
	.SN(PULSE[10]));
   DFRRSQHDLLX0 I10 (.C(FE_ECON1_data_from_adc0_9),
	.D(COMP),
	.Q(WP[10]),
	.RN(WP_RSTN),
	.SN(PULSE[11]));
   DFRSQHDLLX0 I0 (.C(FE_ECON0_data_from_adc0_10),
	.D(COMP),
	.Q(WP[11]),
	.SN(WP_RSTN));
   LOGIC0DHDLL I41 (.Q(LOGIC0));
   DFRQHDLLX0 I42 (.C(PULSE[1]),
	.D(COMP),
	.Q(SAR_REG0));
endmodule

module sar_adc_logic_12bit_v4_single_input_conv_v1_2 (
	SAR_REG0, 
	WP, 
	COMP, 
	PULSE, 
	WP_RSTN);
   output SAR_REG0;
   output [11:0] WP;
   input COMP;
   input [11:1] PULSE;
   input WP_RSTN;

   // Internal wires
   wire FE_ECON10_n52;
   wire FE_ECON9_data_from_adc0_1;
   wire FE_ECON8_data_from_adc0_2;
   wire FE_ECON7_data_from_adc0_3;
   wire FE_ECON6_data_from_adc0_4;
   wire FE_ECON5_data_from_adc0_5;
   wire FE_ECON4_data_from_adc0_6;
   wire FE_ECON3_data_from_adc0_7;
   wire FE_ECON2_data_from_adc0_8;
   wire FE_ECON1_data_from_adc0_9;
   wire FE_ECON0_data_from_adc0_10;
   wire LOGIC0;

   DLY2HDLLX0 FE_ECOC10_n52 (.A(WP[0]),
	.Q(FE_ECON10_n52));
   DLY2HDLLX0 FE_ECOC9_data_from_adc0_1 (.A(WP[1]),
	.Q(FE_ECON9_data_from_adc0_1));
   DLY2HDLLX0 FE_ECOC8_data_from_adc0_2 (.A(WP[2]),
	.Q(FE_ECON8_data_from_adc0_2));
   DLY2HDLLX0 FE_ECOC7_data_from_adc0_3 (.A(WP[3]),
	.Q(FE_ECON7_data_from_adc0_3));
   DLY2HDLLX0 FE_ECOC6_data_from_adc0_4 (.A(WP[4]),
	.Q(FE_ECON6_data_from_adc0_4));
   DLY2HDLLX0 FE_ECOC5_data_from_adc0_5 (.A(WP[5]),
	.Q(FE_ECON5_data_from_adc0_5));
   DLY2HDLLX0 FE_ECOC4_data_from_adc0_6 (.A(WP[6]),
	.Q(FE_ECON4_data_from_adc0_6));
   DLY2HDLLX0 FE_ECOC3_data_from_adc0_7 (.A(WP[7]),
	.Q(FE_ECON3_data_from_adc0_7));
   DLY2HDLLX0 FE_ECOC2_data_from_adc0_8 (.A(WP[8]),
	.Q(FE_ECON2_data_from_adc0_8));
   DLY2HDLLX0 FE_ECOC1_data_from_adc0_9 (.A(WP[9]),
	.Q(FE_ECON1_data_from_adc0_9));
   DLY2HDLLX0 FE_ECOC0_data_from_adc0_10 (.A(WP[10]),
	.Q(FE_ECON0_data_from_adc0_10));
   DFRRSQHDLLX0 I39 (.C(LOGIC0),
	.D(LOGIC0),
	.Q(WP[0]),
	.RN(WP_RSTN),
	.SN(PULSE[1]));
   DFRRSQHDLLX0 I38 (.C(FE_ECON10_n52),
	.D(COMP),
	.Q(WP[1]),
	.RN(WP_RSTN),
	.SN(PULSE[2]));
   DFRRSQHDLLX0 I37 (.C(FE_ECON9_data_from_adc0_1),
	.D(COMP),
	.Q(WP[2]),
	.RN(WP_RSTN),
	.SN(PULSE[3]));
   DFRRSQHDLLX0 I36 (.C(FE_ECON8_data_from_adc0_2),
	.D(COMP),
	.Q(WP[3]),
	.RN(WP_RSTN),
	.SN(PULSE[4]));
   DFRRSQHDLLX0 I35 (.C(FE_ECON7_data_from_adc0_3),
	.D(COMP),
	.Q(WP[4]),
	.RN(WP_RSTN),
	.SN(PULSE[5]));
   DFRRSQHDLLX0 I34 (.C(FE_ECON6_data_from_adc0_4),
	.D(COMP),
	.Q(WP[5]),
	.RN(WP_RSTN),
	.SN(PULSE[6]));
   DFRRSQHDLLX0 I33 (.C(FE_ECON5_data_from_adc0_5),
	.D(COMP),
	.Q(WP[6]),
	.RN(WP_RSTN),
	.SN(PULSE[7]));
   DFRRSQHDLLX0 I32 (.C(FE_ECON4_data_from_adc0_6),
	.D(COMP),
	.Q(WP[7]),
	.RN(WP_RSTN),
	.SN(PULSE[8]));
   DFRRSQHDLLX0 I31 (.C(FE_ECON3_data_from_adc0_7),
	.D(COMP),
	.Q(WP[8]),
	.RN(WP_RSTN),
	.SN(PULSE[9]));
   DFRRSQHDLLX0 I30 (.C(FE_ECON2_data_from_adc0_8),
	.D(COMP),
	.Q(WP[9]),
	.RN(WP_RSTN),
	.SN(PULSE[10]));
   DFRRSQHDLLX0 I10 (.C(FE_ECON1_data_from_adc0_9),
	.D(COMP),
	.Q(WP[10]),
	.RN(WP_RSTN),
	.SN(PULSE[11]));
   DFRSQHDLLX0 I0 (.C(FE_ECON0_data_from_adc0_10),
	.D(COMP),
	.Q(WP[11]),
	.SN(WP_RSTN));
   LOGIC0DHDLL I41 (.Q(LOGIC0));
   DFRQHDLLX0 I42 (.C(PULSE[1]),
	.D(COMP),
	.Q(SAR_REG0));
endmodule

module sar_adc_logic_12bit_v4_single_input_conv_v1_3 (
	SAR_REG0, 
	WP, 
	COMP, 
	PULSE, 
	WP_RSTN);
   output SAR_REG0;
   output [11:0] WP;
   input COMP;
   input [11:1] PULSE;
   input WP_RSTN;

   // Internal wires
   wire FE_ECON10_n52;
   wire FE_ECON9_data_from_adc0_1;
   wire FE_ECON8_data_from_adc0_2;
   wire FE_ECON7_data_from_adc0_3;
   wire FE_ECON6_data_from_adc0_4;
   wire FE_ECON5_data_from_adc0_5;
   wire FE_ECON4_data_from_adc0_6;
   wire FE_ECON3_data_from_adc0_7;
   wire FE_ECON2_data_from_adc0_8;
   wire FE_ECON1_data_from_adc0_9;
   wire FE_ECON0_data_from_adc0_10;
   wire LOGIC0;

   DLY2HDLLX0 FE_ECOC10_n52 (.A(WP[0]),
	.Q(FE_ECON10_n52));
   DLY2HDLLX0 FE_ECOC9_data_from_adc0_1 (.A(WP[1]),
	.Q(FE_ECON9_data_from_adc0_1));
   DLY2HDLLX0 FE_ECOC8_data_from_adc0_2 (.A(WP[2]),
	.Q(FE_ECON8_data_from_adc0_2));
   DLY2HDLLX0 FE_ECOC7_data_from_adc0_3 (.A(WP[3]),
	.Q(FE_ECON7_data_from_adc0_3));
   DLY2HDLLX0 FE_ECOC6_data_from_adc0_4 (.A(WP[4]),
	.Q(FE_ECON6_data_from_adc0_4));
   DLY2HDLLX0 FE_ECOC5_data_from_adc0_5 (.A(WP[5]),
	.Q(FE_ECON5_data_from_adc0_5));
   DLY2HDLLX0 FE_ECOC4_data_from_adc0_6 (.A(WP[6]),
	.Q(FE_ECON4_data_from_adc0_6));
   DLY2HDLLX0 FE_ECOC3_data_from_adc0_7 (.A(WP[7]),
	.Q(FE_ECON3_data_from_adc0_7));
   DLY2HDLLX0 FE_ECOC2_data_from_adc0_8 (.A(WP[8]),
	.Q(FE_ECON2_data_from_adc0_8));
   DLY2HDLLX0 FE_ECOC1_data_from_adc0_9 (.A(WP[9]),
	.Q(FE_ECON1_data_from_adc0_9));
   DLY2HDLLX0 FE_ECOC0_data_from_adc0_10 (.A(WP[10]),
	.Q(FE_ECON0_data_from_adc0_10));
   DFRRSQHDLLX0 I39 (.C(LOGIC0),
	.D(LOGIC0),
	.Q(WP[0]),
	.RN(WP_RSTN),
	.SN(PULSE[1]));
   DFRRSQHDLLX0 I38 (.C(FE_ECON10_n52),
	.D(COMP),
	.Q(WP[1]),
	.RN(WP_RSTN),
	.SN(PULSE[2]));
   DFRRSQHDLLX0 I37 (.C(FE_ECON9_data_from_adc0_1),
	.D(COMP),
	.Q(WP[2]),
	.RN(WP_RSTN),
	.SN(PULSE[3]));
   DFRRSQHDLLX0 I36 (.C(FE_ECON8_data_from_adc0_2),
	.D(COMP),
	.Q(WP[3]),
	.RN(WP_RSTN),
	.SN(PULSE[4]));
   DFRRSQHDLLX0 I35 (.C(FE_ECON7_data_from_adc0_3),
	.D(COMP),
	.Q(WP[4]),
	.RN(WP_RSTN),
	.SN(PULSE[5]));
   DFRRSQHDLLX0 I34 (.C(FE_ECON6_data_from_adc0_4),
	.D(COMP),
	.Q(WP[5]),
	.RN(WP_RSTN),
	.SN(PULSE[6]));
   DFRRSQHDLLX0 I33 (.C(FE_ECON5_data_from_adc0_5),
	.D(COMP),
	.Q(WP[6]),
	.RN(WP_RSTN),
	.SN(PULSE[7]));
   DFRRSQHDLLX0 I32 (.C(FE_ECON4_data_from_adc0_6),
	.D(COMP),
	.Q(WP[7]),
	.RN(WP_RSTN),
	.SN(PULSE[8]));
   DFRRSQHDLLX0 I31 (.C(FE_ECON3_data_from_adc0_7),
	.D(COMP),
	.Q(WP[8]),
	.RN(WP_RSTN),
	.SN(PULSE[9]));
   DFRRSQHDLLX0 I30 (.C(FE_ECON2_data_from_adc0_8),
	.D(COMP),
	.Q(WP[9]),
	.RN(WP_RSTN),
	.SN(PULSE[10]));
   DFRRSQHDLLX0 I10 (.C(FE_ECON1_data_from_adc0_9),
	.D(COMP),
	.Q(WP[10]),
	.RN(WP_RSTN),
	.SN(PULSE[11]));
   DFRSQHDLLX0 I0 (.C(FE_ECON0_data_from_adc0_10),
	.D(COMP),
	.Q(WP[11]),
	.SN(WP_RSTN));
   LOGIC0DHDLL I41 (.Q(LOGIC0));
   DFRQHDLLX0 I42 (.C(PULSE[1]),
	.D(COMP),
	.Q(SAR_REG0));
endmodule

module sar_adc_logic_12bit_v4_single_input_fs_v2 (
	RSTN, 
	SAMP_analog, 
	DR, 
	SAMP_RATE_MUX, 
	WP_RSTN, 
	PULSE, 
	CLK, 
	CLK_clone1);
   input RSTN;
   output SAMP_analog;
   output DR;
   input [1:0] SAMP_RATE_MUX;
   output WP_RSTN;
   output [11:0] PULSE;
   input CLK;
   input CLK_clone1;

   // Internal wires
   wire FE_PHN17_SYNOPSYS_UNCONNECTED_1;
   wire FE_PHN16_counter_1;
   wire FE_PHN13_SYNOPSYS_UNCONNECTED_1;
   wire FE_PHN7_SAMP;
   wire CTS_2;
   wire SAMP;
   wire SAMP_2d;
   wire CLKADC;
   wire N26;
   wire N27;
   wire N28;
   wire N29;
   wire N30;
   wire N31;
   wire N32;
   wire N33;
   wire N34;
   wire N35;
   wire N36;
   wire N37;
   wire N57;
   wire n290;
   wire n52;
   wire n53;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n260;
   wire n270;
   wire n280;
   wire n300;
   wire n310;
   wire n320;
   wire n330;
   wire n340;
   wire n350;
   wire n360;
   wire n370;
   wire n38;
   wire [11:0] counter;

   BUHDLLX1 FE_PHC17_SYNOPSYS_UNCONNECTED_1 (.A(PULSE[0]),
	.Q(FE_PHN17_SYNOPSYS_UNCONNECTED_1));
   BUHDLLX1 FE_PHC16_counter_1 (.A(counter[1]),
	.Q(FE_PHN16_counter_1));
   BUHDLLX0 FE_PHC13_SYNOPSYS_UNCONNECTED_1 (.A(FE_PHN13_SYNOPSYS_UNCONNECTED_1),
	.Q(PULSE[0]));
   DLY1HDLLX1 FE_PHC7_SAMP (.A(SAMP),
	.Q(FE_PHN7_SAMP));
   INHDLLX2 U44 (.A(CLK_clone1),
	.Q(CTS_2));
   SDFFSQHDLLX0 SAMP_reg (.CN(CLK),
	.D(n53),
	.Q(SAMP),
	.SD(n290),
	.SE(n290),
	.SN(RSTN));
   NO3HDLLX4 U68 (.A(SAMP_2d),
	.B(SAMP),
	.C(CTS_2),
	.Q(CLKADC));
   DFRSQHDLLX0 PULSE_reg_11_ (.C(CLKADC),
	.D(FE_PHN17_SYNOPSYS_UNCONNECTED_1),
	.Q(PULSE[11]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_10_ (.C(CLKADC),
	.D(PULSE[11]),
	.Q(PULSE[10]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_9_ (.C(CLKADC),
	.D(PULSE[10]),
	.Q(PULSE[9]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_8_ (.C(CLKADC),
	.D(PULSE[9]),
	.Q(PULSE[8]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_7_ (.C(CLKADC),
	.D(PULSE[8]),
	.Q(PULSE[7]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_6_ (.C(CLKADC),
	.D(PULSE[7]),
	.Q(PULSE[6]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_5_ (.C(CLKADC),
	.D(PULSE[6]),
	.Q(PULSE[5]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_4_ (.C(CLKADC),
	.D(PULSE[5]),
	.Q(PULSE[4]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_3_ (.C(CLKADC),
	.D(PULSE[4]),
	.Q(PULSE[3]),
	.SN(WP_RSTN));
   DFRSQHDLLX0 PULSE_reg_2_ (.C(CLKADC),
	.D(PULSE[3]),
	.Q(PULSE[2]),
	.SN(WP_RSTN));
   DFRSQHDLLX2 PULSE_reg_1_ (.C(CLKADC),
	.D(PULSE[2]),
	.Q(PULSE[1]),
	.SN(WP_RSTN));
   SDFRRQHDLLX0 counter_reg_0_ (.C(CLK),
	.D(N26),
	.Q(counter[0]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_1_ (.C(CLK),
	.D(N27),
	.Q(counter[1]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_2_ (.C(CLK),
	.D(N28),
	.Q(counter[2]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_3_ (.C(CLK),
	.D(N29),
	.Q(counter[3]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_4_ (.C(CLK),
	.D(N30),
	.Q(counter[4]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_5_ (.C(CLK),
	.D(N31),
	.Q(counter[5]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_6_ (.C(CLK),
	.D(N32),
	.Q(counter[6]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_7_ (.C(CLK),
	.D(N33),
	.Q(counter[7]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_8_ (.C(CLK),
	.D(N34),
	.Q(counter[8]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_9_ (.C(CLK),
	.D(N35),
	.Q(counter[9]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_10_ (.C(CLK),
	.D(N36),
	.Q(counter[10]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 counter_reg_11_ (.C(CLK),
	.D(N37),
	.Q(counter[11]),
	.RN(RSTN),
	.SD(n290),
	.SE(n290));
   SDFRRQHDLLX0 PULSE_reg_0_ (.C(CLKADC),
	.D(PULSE[1]),
	.Q(FE_PHN13_SYNOPSYS_UNCONNECTED_1),
	.RN(WP_RSTN),
	.SD(n290),
	.SE(n290));
   SDFRSHDLLX0 WP_RSTN_reg (.C(CLK),
	.D(N57),
	.Q(WP_RSTN),
	.SD(n290),
	.SE(n290),
	.SN(RSTN));
   DFFSQHDLLX0 SAMP_2d_reg (.CN(CLK),
	.D(DR),
	.Q(SAMP_2d),
	.SN(RSTN));
   SDFRSQHDLLX0 SAMP_analog_reg (.C(CLK),
	.D(n52),
	.Q(SAMP_analog),
	.SD(n290),
	.SE(n290),
	.SN(RSTN));
   DFFSQHDLLX0 SAMP_1d_reg (.CN(CLK),
	.D(FE_PHN7_SAMP),
	.Q(DR),
	.SN(RSTN));
   LOGIC0LVHDLL U3 (.Q(n290));
   AN211HDLLX0 U4 (.A(n16),
	.B(n370),
	.C(n18),
	.D(n15),
	.Q(N36));
   OA211HDLLX0 U5 (.A(counter[6]),
	.B(n330),
	.C(n320),
	.D(n340),
	.Q(N32));
   INHDLLX0 U6 (.A(n340),
	.Q(n15));
   OA211HDLLX0 U7 (.A(counter[4]),
	.B(n360),
	.C(n350),
	.D(n340),
	.Q(N30));
   NO2HDLLX0 U8 (.A(n16),
	.B(n370),
	.Q(n18));
   NA4I3HDLLX0 U9 (.AN(n300),
	.BN(counter[9]),
	.CN(n11),
	.D(n24),
	.Q(n340));
   NA2HDLLX0 U10 (.A(counter[9]),
	.B(n38),
	.Q(n370));
   NO2HDLLX0 U11 (.A(n24),
	.B(n23),
	.Q(n38));
   NA3HDLLX0 U12 (.A(n280),
	.B(n270),
	.C(n260),
	.Q(n53));
   AN31HDLLX0 U13 (.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(n25),
	.Q(n280));
   NA2HDLLX0 U14 (.A(counter[4]),
	.B(n360),
	.Q(n350));
   INHDLLX0 U15 (.A(n20),
	.Q(n25));
   NO2HDLLX0 U16 (.A(n13),
	.B(n300),
	.Q(n360));
   NO4I3HDLLX0 U17 (.AN(n1),
	.BN(n12),
	.CN(n9),
	.D(counter[6]),
	.Q(n20));
   INHDLLX0 U18 (.A(counter[0]),
	.Q(N26));
   NA3HDLLX0 U19 (.A(counter[2]),
	.B(counter[1]),
	.C(counter[0]),
	.Q(n300));
   INHDLLX0 U20 (.A(counter[3]),
	.Q(n13));
   INHDLLX0 U21 (.A(counter[8]),
	.Q(n24));
   NO3HDLLX0 U22 (.A(counter[8]),
	.B(counter[9]),
	.C(counter[10]),
	.Q(n1));
   INHDLLX0 U23 (.A(counter[7]),
	.Q(n12));
   INHDLLX0 U24 (.A(counter[11]),
	.Q(n9));
   INHDLLX0 U25 (.A(counter[5]),
	.Q(n270));
   INHDLLX0 U26 (.A(counter[4]),
	.Q(n260));
   INHDLLX0 U27 (.A(counter[10]),
	.Q(n16));
   NA2HDLLX0 U28 (.A(counter[5]),
	.B(counter[4]),
	.Q(n21));
   NO2HDLLX0 U29 (.A(counter[3]),
	.B(counter[2]),
	.Q(n22));
   NO3HDLLX0 U30 (.A(n270),
	.B(n260),
	.C(n25),
	.Q(n2));
   NA4HDLLX0 U31 (.A(FE_PHN16_counter_1),
	.B(n22),
	.C(n2),
	.D(N26),
	.Q(N57));
   NO2HDLLX0 U32 (.A(n270),
	.B(n350),
	.Q(n330));
   NA2HDLLX0 U33 (.A(counter[6]),
	.B(n330),
	.Q(n320));
   NO2HDLLX0 U34 (.A(n12),
	.B(n320),
	.Q(n14));
   INHDLLX0 U35 (.A(SAMP_RATE_MUX[1]),
	.Q(n7));
   AN222HDLLX0 U36 (.A(counter[3]),
	.B(counter[7]),
	.C(n7),
	.D(n12),
	.E(n13),
	.F(SAMP_RATE_MUX[1]),
	.Q(n3));
   NA3HDLLX0 U37 (.A(SAMP_RATE_MUX[0]),
	.B(n3),
	.C(n260),
	.Q(n5));
   NO3HDLLX0 U38 (.A(SAMP_RATE_MUX[0]),
	.B(n260),
	.C(n13),
	.Q(n6));
   AN31HDLLX0 U39 (.A(SAMP_RATE_MUX[1]),
	.B(n6),
	.C(counter[7]),
	.D(counter[6]),
	.Q(n4));
   AN211HDLLX0 U40 (.A(counter[6]),
	.B(n5),
	.C(counter[10]),
	.D(n4),
	.Q(n10));
   NO6I5HDLLX0 U41 (.AN(counter[10]),
	.BN(n12),
	.CN(n7),
	.DN(n6),
	.EN(counter[6]),
	.F(n9),
	.Q(n8));
   AN32HDLLX0 U42 (.A(n10),
	.B(n270),
	.C(n9),
	.D(counter[5]),
	.E(n8),
	.Q(n11));
   AN211HDLLX0 U43 (.A(n12),
	.B(n320),
	.C(n14),
	.D(n15),
	.Q(N33));
   AN211HDLLX0 U45 (.A(n13),
	.B(n300),
	.C(n360),
	.D(n15),
	.Q(N29));
   AN211HDLLX0 U46 (.A(n270),
	.B(n350),
	.C(n330),
	.D(n15),
	.Q(N31));
   INHDLLX0 U47 (.A(n14),
	.Q(n23));
   ON21HDLLX0 U48 (.A(counter[11]),
	.B(n18),
	.C(n340),
	.Q(n17));
   AN21HDLLX0 U49 (.A(counter[11]),
	.B(n18),
	.C(n17),
	.Q(N37));
   INHDLLX0 U50 (.A(counter[1]),
	.Q(n19));
   NO2HDLLX0 U51 (.A(n19),
	.B(N26),
	.Q(n310));
   AN21HDLLX0 U52 (.A(n19),
	.B(N26),
	.C(n310),
	.Q(N27));
   ON21HDLLX0 U53 (.A(n22),
	.B(n21),
	.C(n20),
	.Q(n52));
   AN21HDLLX0 U54 (.A(n24),
	.B(n23),
	.C(n38),
	.Q(N34));
   OA21HDLLX0 U55 (.A(counter[2]),
	.B(n310),
	.C(n300),
	.Q(N28));
   OA21HDLLX0 U56 (.A(counter[9]),
	.B(n38),
	.C(n370),
	.Q(N35));
endmodule

module sar_adc_logic_12bit_v4_single_input_v2_x4 (
	D0, 
	D1, 
	D2, 
	D3, 
	DR, 
	SAMP_analog, 
	WP0, 
	WP1, 
	WP2, 
	WP3, 
	COMP, 
	RSTN, 
	SAMP_RATE_MUX, 
	CLK, 
	CLK_clone1);
   output [11:0] D0;
   output [11:0] D1;
   output [11:0] D2;
   output [11:0] D3;
   output DR;
   output SAMP_analog;
   output [11:0] WP0;
   output [11:0] WP1;
   output [11:0] WP2;
   output [11:0] WP3;
   input [3:0] COMP;
   input RSTN;
   input [1:0] SAMP_RATE_MUX;
   input CLK;
   input CLK_clone1;

   // Internal wires
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire WP_RSTN;
   wire n5;
   wire n6;
   wire n51;
   wire SYNOPSYS_UNCONNECTED_1;
   wire [11:1] PULSE;

   sar_adc_logic_12bit_v4_single_input_conv_v1_0 I0_0_ (.SAR_REG0(D0[0]),
	.WP({ D0[11],
		D0[10],
		D0[9],
		D0[8],
		D0[7],
		D0[6],
		D0[5],
		D0[4],
		D0[3],
		D0[2],
		D0[1],
		n52 }),
	.COMP(COMP[0]),
	.PULSE(PULSE),
	.WP_RSTN(n5));
   sar_adc_logic_12bit_v4_single_input_conv_v1_1 I0_1_ (.SAR_REG0(D1[0]),
	.WP({ D1[11],
		D1[10],
		D1[9],
		D1[8],
		D1[7],
		D1[6],
		D1[5],
		D1[4],
		D1[3],
		D1[2],
		D1[1],
		n53 }),
	.COMP(COMP[1]),
	.PULSE(PULSE),
	.WP_RSTN(n5));
   sar_adc_logic_12bit_v4_single_input_conv_v1_2 I0_2_ (.SAR_REG0(D2[0]),
	.WP({ D2[11],
		D2[10],
		D2[9],
		D2[8],
		D2[7],
		D2[6],
		D2[5],
		D2[4],
		D2[3],
		D2[2],
		D2[1],
		n54 }),
	.COMP(COMP[2]),
	.PULSE(PULSE),
	.WP_RSTN(n6));
   sar_adc_logic_12bit_v4_single_input_conv_v1_3 I0_3_ (.SAR_REG0(D3[0]),
	.WP({ D3[11],
		D3[10],
		D3[9],
		D3[8],
		D3[7],
		D3[6],
		D3[5],
		D3[4],
		D3[3],
		D3[2],
		D3[1],
		n55 }),
	.COMP(COMP[3]),
	.PULSE(PULSE),
	.WP_RSTN(n6));
   sar_adc_logic_12bit_v4_single_input_fs_v2 I1 (.RSTN(RSTN),
	.SAMP_analog(SAMP_analog),
	.DR(DR),
	.SAMP_RATE_MUX(SAMP_RATE_MUX),
	.WP_RSTN(WP_RSTN),
	.PULSE({ PULSE,
		SYNOPSYS_UNCONNECTED_1 }),
	.CLK(CLK),
	.CLK_clone1(CLK_clone1));
   BUHDLLX0 U1 (.A(D2[11]),
	.Q(WP2[11]));
   BUHDLLX0 U2 (.A(D3[11]),
	.Q(WP3[11]));
   BUHDLLX0 U3 (.A(D0[11]),
	.Q(WP0[11]));
   BUHDLLX0 U4 (.A(D1[11]),
	.Q(WP1[11]));
   BUHDLLX0 U5 (.A(D1[10]),
	.Q(WP1[10]));
   BUHDLLX0 U6 (.A(D0[10]),
	.Q(WP0[10]));
   BUHDLLX0 U7 (.A(D3[10]),
	.Q(WP3[10]));
   BUHDLLX0 U8 (.A(D2[10]),
	.Q(WP2[10]));
   BUHDLLX0 U9 (.A(D1[9]),
	.Q(WP1[9]));
   BUHDLLX0 U10 (.A(D2[9]),
	.Q(WP2[9]));
   BUHDLLX0 U11 (.A(D3[9]),
	.Q(WP3[9]));
   BUHDLLX0 U12 (.A(D0[9]),
	.Q(WP0[9]));
   BUHDLLX0 U13 (.A(D3[8]),
	.Q(WP3[8]));
   BUHDLLX0 U14 (.A(D0[8]),
	.Q(WP0[8]));
   BUHDLLX0 U15 (.A(D1[8]),
	.Q(WP1[8]));
   BUHDLLX0 U16 (.A(D2[8]),
	.Q(WP2[8]));
   BUHDLLX0 U17 (.A(D0[7]),
	.Q(WP0[7]));
   BUHDLLX0 U18 (.A(D2[7]),
	.Q(WP2[7]));
   BUHDLLX0 U19 (.A(D3[7]),
	.Q(WP3[7]));
   BUHDLLX0 U20 (.A(D1[7]),
	.Q(WP1[7]));
   BUHDLLX0 U21 (.A(D0[6]),
	.Q(WP0[6]));
   BUHDLLX0 U22 (.A(D3[6]),
	.Q(WP3[6]));
   BUHDLLX0 U23 (.A(D2[6]),
	.Q(WP2[6]));
   BUHDLLX0 U24 (.A(D1[6]),
	.Q(WP1[6]));
   BUHDLLX0 U25 (.A(D0[5]),
	.Q(WP0[5]));
   BUHDLLX0 U26 (.A(D1[5]),
	.Q(WP1[5]));
   BUHDLLX0 U27 (.A(D3[5]),
	.Q(WP3[5]));
   BUHDLLX0 U28 (.A(D2[5]),
	.Q(WP2[5]));
   BUHDLLX0 U29 (.A(D2[4]),
	.Q(WP2[4]));
   BUHDLLX0 U30 (.A(D3[4]),
	.Q(WP3[4]));
   BUHDLLX0 U31 (.A(D1[4]),
	.Q(WP1[4]));
   BUHDLLX0 U32 (.A(D0[4]),
	.Q(WP0[4]));
   BUHDLLX0 U33 (.A(D0[3]),
	.Q(WP0[3]));
   BUHDLLX0 U34 (.A(D1[3]),
	.Q(WP1[3]));
   BUHDLLX0 U35 (.A(D3[3]),
	.Q(WP3[3]));
   BUHDLLX0 U36 (.A(D2[3]),
	.Q(WP2[3]));
   BUHDLLX0 U37 (.A(D3[2]),
	.Q(WP3[2]));
   BUHDLLX0 U38 (.A(D0[2]),
	.Q(WP0[2]));
   BUHDLLX0 U39 (.A(D1[2]),
	.Q(WP1[2]));
   BUHDLLX0 U40 (.A(D2[2]),
	.Q(WP2[2]));
   BUHDLLX0 U41 (.A(D1[1]),
	.Q(WP1[1]));
   BUHDLLX0 U42 (.A(D2[1]),
	.Q(WP2[1]));
   BUHDLLX0 U43 (.A(D0[1]),
	.Q(WP0[1]));
   BUHDLLX0 U44 (.A(D3[1]),
	.Q(WP3[1]));
   INHDLLX0 U45 (.A(WP_RSTN),
	.Q(n51));
   BUHDLLX0 U46 (.A(n55),
	.Q(WP3[0]));
   BUHDLLX0 U47 (.A(n54),
	.Q(WP2[0]));
   BUHDLLX0 U48 (.A(n53),
	.Q(WP1[0]));
   BUHDLLX0 U49 (.A(n52),
	.Q(WP0[0]));
   INHDLLX2 U50 (.A(n51),
	.Q(n5));
   INHDLLX2 U51 (.A(n51),
	.Q(n6));
endmodule

module RST_N_SYN (
	rst_n, 
	rst_syn_n, 
	clk_sys);
   input rst_n;
   output rst_syn_n;
   input clk_sys;

   // Internal wires
   wire FE_PHN12_rst_syn_n_buf;
   wire n_Logic1_;
   wire rst_syn_n_buf;
   wire n2;

   BUHDLLX1 FE_PHC12_rst_syn_n_buf (.A(FE_PHN12_rst_syn_n_buf),
	.Q(rst_syn_n_buf));
   SDFRRQHDLLX0 rst_syn_n_buf_reg (.C(clk_sys),
	.D(n_Logic1_),
	.Q(FE_PHN12_rst_syn_n_buf),
	.RN(rst_n),
	.SD(n2),
	.SE(n2));
   SDFRRQHDLLX0 rst_syn_n_reg (.C(clk_sys),
	.D(rst_syn_n_buf),
	.Q(rst_syn_n),
	.RN(rst_n),
	.SD(n2),
	.SE(n2));
   LOGIC1LVHDLL U3 (.Q(n_Logic1_));
   LOGIC0LVHDLL U4 (.Q(n2));
endmodule

module SNPS_CLOCK_GATE_LOW_FSM_BLOCK (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCNHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_0 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_4 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_3 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_2 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_1 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_0_1 (
	CLK, 
	EN, 
	ENCLK, 
	TE);
   input CLK;
   input EN;
   output ENCLK;
   input TE;

   LSGCPHDLLX0 latch (.CLK(CLK),
	.E(EN),
	.GCLK(ENCLK),
	.SE(TE));
endmodule

module FSM_BLOCK (
	clk, 
	rst_n, 
	data_in, 
	addr, 
	code, 
	data_out, 
	reg_map_addr, 
	SAMP_RATE_MUX, 
	adc_ready, 
	data_from_adc0, 
	data_from_adc1, 
	data_from_adc2, 
	data_from_adc3, 
	data_from_pre, 
	data_to_post, 
	Rec_0, 
	Rec_1, 
	Rec_2, 
	Rec_3, 
	D_HP, 
	clk_clone1, 
	clk_clone2);
   input clk;
   input rst_n;
   input [15:0] data_in;
   input [9:0] addr;
   input [5:0] code;
   inout [15:0] data_out;
   input [7:0] reg_map_addr;
   output [1:0] SAMP_RATE_MUX;
   input adc_ready;
   input [11:0] data_from_adc0;
   input [11:0] data_from_adc1;
   input [11:0] data_from_adc2;
   input [11:0] data_from_adc3;
   input [12:0] data_from_pre;
   output [12:0] data_to_post;
   output [11:0] Rec_0;
   output [11:0] Rec_1;
   output [11:0] Rec_2;
   output [11:0] Rec_3;
   output [3:0] D_HP;
   input clk_clone1;
   input clk_clone2;

   // Internal wires
   wire FE_PHN15_block_cnt_1;
   wire FE_PHN14_block_cnt_3;
   wire FE_PHN11_adc_ready_z_1;
   wire FE_PHN10_adc_ready_z_0;
   wire FE_PHN9_clk_reg_gate_d1;
   wire FE_PHN8_data_out_en_1d;
   wire FE_PDN6_n308;
   wire FE_PDN5_n213;
   wire FE_PDN2_n229;
   wire FE_PDN0_n223;
   wire CTS_6;
   wire CTS_4;
   wire CTS_3;
   wire CTS_2;
   wire n315;
   wire n316;
   wire n317;
   wire n318;
   wire n319;
   wire n320;
   wire n321;
   wire n322;
   wire n323;
   wire n324;
   wire n325;
   wire n326;
   wire n327;
   wire n328;
   wire n329;
   wire n330;
   wire n331;
   wire n332;
   wire n333;
   wire n334;
   wire n335;
   wire n336;
   wire n337;
   wire n338;
   wire n339;
   wire n340;
   wire n341;
   wire n342;
   wire n343;
   wire n344;
   wire n345;
   wire n346;
   wire n347;
   wire n348;
   wire n349;
   wire n356;
   wire n357;
   wire n358;
   wire n359;
   wire n360;
   wire n361;
   wire n362;
   wire n363;
   wire n364;
   wire n365;
   wire n366;
   wire n367;
   wire n368;
   wire n369;
   wire n370;
   wire n371;
   wire n372;
   wire adc_ready_pos;
   wire en_clk_shift_l;
   wire N53;
   wire N54;
   wire N55;
   wire N56;
   wire N57;
   wire N58;
   wire N59;
   wire N65;
   wire N66;
   wire N67;
   wire N68;
   wire N69;
   wire N70;
   wire N71;
   wire N72;
   wire N73;
   wire N74;
   wire N75;
   wire N76;
   wire N77;
   wire clk_reg_gate;
   wire clk_reg_gate_d1;
   wire clk_reg_gate_d2;
   wire clk_reg;
   wire N83;
   wire N90;
   wire N97;
   wire N104;
   wire N107;
   wire clk_data_out_buf_gate;
   wire clk_data_out_buf_gate_trigger;
   wire clk_data_out_buf;
   wire N189;
   wire N190;
   wire N191;
   wire N192;
   wire N193;
   wire N194;
   wire N195;
   wire N196;
   wire N197;
   wire N198;
   wire N199;
   wire N200;
   wire N201;
   wire N202;
   wire N203;
   wire N204;
   wire data_out_en_1d;
   wire N205;
   wire net169;
   wire net174;
   wire net179;
   wire net184;
   wire net189;
   wire n580;
   wire n60;
   wire n350;
   wire n351;
   wire n352;
   wire n353;
   wire n354;
   wire n355;
   wire n1;
   wire n3;
   wire n5;
   wire n7;
   wire n9;
   wire n11;
   wire n13;
   wire n15;
   wire n17;
   wire n19;
   wire n21;
   wire n23;
   wire n25;
   wire n27;
   wire n29;
   wire n31;
   wire n33;
   wire n35;
   wire n37;
   wire n39;
   wire n41;
   wire n43;
   wire n45;
   wire n47;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n530;
   wire n540;
   wire n550;
   wire n560;
   wire n570;
   wire n590;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n650;
   wire n660;
   wire n670;
   wire n680;
   wire n690;
   wire n700;
   wire n710;
   wire n730;
   wire n750;
   wire n770;
   wire n79;
   wire n81;
   wire n830;
   wire n85;
   wire n87;
   wire n89;
   wire n91;
   wire n93;
   wire n95;
   wire n970;
   wire n99;
   wire n101;
   wire n103;
   wire n105;
   wire n1070;
   wire n109;
   wire n111;
   wire n113;
   wire n115;
   wire n117;
   wire n119;
   wire n121;
   wire n123;
   wire n125;
   wire n127;
   wire n128;
   wire n129;
   wire n130;
   wire n131;
   wire n132;
   wire n133;
   wire n134;
   wire n135;
   wire n136;
   wire n137;
   wire n138;
   wire n139;
   wire n140;
   wire n141;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire n149;
   wire n150;
   wire n151;
   wire n152;
   wire n153;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n1890;
   wire n1900;
   wire n1910;
   wire n1920;
   wire n1930;
   wire n1940;
   wire n1950;
   wire n1960;
   wire n1970;
   wire n1980;
   wire n1990;
   wire n2000;
   wire n2010;
   wire n2020;
   wire n2030;
   wire n2040;
   wire n2050;
   wire n206;
   wire n207;
   wire n208;
   wire n209;
   wire n210;
   wire n211;
   wire n212;
   wire n213;
   wire n214;
   wire n215;
   wire n216;
   wire n217;
   wire n218;
   wire n219;
   wire n220;
   wire n221;
   wire n222;
   wire n223;
   wire n224;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n239;
   wire n240;
   wire n241;
   wire n242;
   wire n243;
   wire n244;
   wire n245;
   wire n246;
   wire n247;
   wire n248;
   wire n249;
   wire n250;
   wire n251;
   wire n252;
   wire n253;
   wire n254;
   wire n255;
   wire n256;
   wire n257;
   wire n258;
   wire n259;
   wire n260;
   wire n261;
   wire n262;
   wire n263;
   wire n264;
   wire n265;
   wire n266;
   wire n267;
   wire n268;
   wire n269;
   wire n270;
   wire n271;
   wire n272;
   wire n273;
   wire n274;
   wire n275;
   wire n276;
   wire n277;
   wire n278;
   wire n279;
   wire n280;
   wire n281;
   wire n282;
   wire n283;
   wire n284;
   wire n285;
   wire n286;
   wire n287;
   wire n288;
   wire n289;
   wire n290;
   wire n291;
   wire n292;
   wire n293;
   wire n294;
   wire n295;
   wire n296;
   wire n297;
   wire n298;
   wire n299;
   wire n300;
   wire n301;
   wire n302;
   wire n303;
   wire n304;
   wire n305;
   wire n306;
   wire n307;
   wire n308;
   wire n309;
   wire n310;
   wire n311;
   wire n312;
   wire n313;
   wire n314;
   wire [2:0] adc_ready_z;
   wire [47:0] data_adc_buffer;
   wire [6:0] block_cnt;
   wire [12:0] data_from_pre_buf;
   wire [15:0] data_out_buf;

   BUHDLLX1 FE_PHC15_block_cnt_1 (.A(block_cnt[1]),
	.Q(FE_PHN15_block_cnt_1));
   BUHDLLX1 FE_PHC14_block_cnt_3 (.A(block_cnt[3]),
	.Q(FE_PHN14_block_cnt_3));
   DLY2HDLLX0 FE_PHC11_adc_ready_z_1 (.A(adc_ready_z[1]),
	.Q(FE_PHN11_adc_ready_z_1));
   DLY2HDLLX0 FE_PHC10_adc_ready_z_0 (.A(FE_PHN10_adc_ready_z_0),
	.Q(adc_ready_z[0]));
   DLY1HDLLX1 FE_PHC9_clk_reg_gate_d1 (.A(clk_reg_gate_d1),
	.Q(FE_PHN9_clk_reg_gate_d1));
   DLY1HDLLX1 FE_PHC8_data_out_en_1d (.A(FE_PHN8_data_out_en_1d),
	.Q(data_out_en_1d));
   BUHDLLX2 FE_PDC6_n308 (.A(n308),
	.Q(FE_PDN6_n308));
   BUHDLLX1 FE_PDC5_n213 (.A(n213),
	.Q(FE_PDN5_n213));
   BUHDLLX1 FE_PDC2_n229 (.A(n229),
	.Q(FE_PDN2_n229));
   BUHDLLX1 FE_PDC0_n223 (.A(n223),
	.Q(FE_PDN0_n223));
   INHDLLX4 U213 (.A(n355),
	.Q(CTS_6));
   BUHDLLX12 CTS_ccl_a_buf_00003 (.A(CTS_3),
	.Q(CTS_2));
   BUHDLLX2 CTS_cid_buf_00022 (.A(CTS_4),
	.Q(CTS_3));
   SNPS_CLOCK_GATE_LOW_FSM_BLOCK clk_gate_data_adc_buffer_reg_3_ (.CLK(clk),
	.EN(adc_ready_pos),
	.ENCLK(CTS_4),
	.TE(n313));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_0 clk_gate_Rec_0_reg (.CLK(clk_reg),
	.EN(N83),
	.ENCLK(net169),
	.TE(n313));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_4 clk_gate_Rec_1_reg (.CLK(clk_reg),
	.EN(N90),
	.ENCLK(net174),
	.TE(n313));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_3 clk_gate_Rec_2_reg (.CLK(clk_reg),
	.EN(N97),
	.ENCLK(net179),
	.TE(n313));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_2 clk_gate_Rec_3_reg (.CLK(clk_reg),
	.EN(N104),
	.ENCLK(net184),
	.TE(n313));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_1 clk_gate_D_HP_reg (.CLK(clk_reg),
	.EN(N107),
	.ENCLK(net189),
	.TE(n313));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__11_ (.CN(CTS_2),
	.D(data_from_adc3[11]),
	.Q(data_adc_buffer[47]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__10_ (.CN(CTS_2),
	.D(data_from_adc3[10]),
	.Q(data_adc_buffer[46]),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__9_ (.CN(CTS_2),
	.D(data_from_adc3[9]),
	.Q(data_adc_buffer[45]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__8_ (.CN(CTS_2),
	.D(data_from_adc3[8]),
	.Q(data_adc_buffer[44]),
	.SD(n313),
	.SE(n313),
	.SN(n308));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__7_ (.CN(CTS_2),
	.D(data_from_adc3[7]),
	.Q(data_adc_buffer[43]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__6_ (.CN(CTS_2),
	.D(data_from_adc3[6]),
	.Q(data_adc_buffer[42]),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__5_ (.CN(CTS_2),
	.D(data_from_adc3[5]),
	.Q(data_adc_buffer[41]),
	.SD(n313),
	.SE(n313),
	.SN(rst_n));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__4_ (.CN(CTS_2),
	.D(data_from_adc3[4]),
	.Q(data_adc_buffer[40]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__3_ (.CN(CTS_2),
	.D(data_from_adc3[3]),
	.Q(data_adc_buffer[39]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__2_ (.CN(CTS_2),
	.D(data_from_adc3[2]),
	.Q(data_adc_buffer[38]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__1_ (.CN(CTS_2),
	.D(data_from_adc3[1]),
	.Q(data_adc_buffer[37]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_3__0_ (.CN(CTS_2),
	.D(data_from_adc3[0]),
	.Q(data_adc_buffer[36]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__11_ (.CN(CTS_2),
	.D(data_from_adc2[11]),
	.Q(data_adc_buffer[35]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__10_ (.CN(CTS_2),
	.D(data_from_adc2[10]),
	.Q(data_adc_buffer[34]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__9_ (.CN(CTS_2),
	.D(data_from_adc2[9]),
	.Q(data_adc_buffer[33]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__8_ (.CN(CTS_2),
	.D(data_from_adc2[8]),
	.Q(data_adc_buffer[32]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__7_ (.CN(CTS_2),
	.D(data_from_adc2[7]),
	.Q(data_adc_buffer[31]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__6_ (.CN(CTS_2),
	.D(data_from_adc2[6]),
	.Q(data_adc_buffer[30]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__5_ (.CN(CTS_2),
	.D(data_from_adc2[5]),
	.Q(data_adc_buffer[29]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__4_ (.CN(CTS_2),
	.D(data_from_adc2[4]),
	.Q(data_adc_buffer[28]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__3_ (.CN(CTS_2),
	.D(data_from_adc2[3]),
	.Q(data_adc_buffer[27]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__2_ (.CN(CTS_2),
	.D(data_from_adc2[2]),
	.Q(data_adc_buffer[26]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__1_ (.CN(CTS_2),
	.D(data_from_adc2[1]),
	.Q(data_adc_buffer[25]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_2__0_ (.CN(CTS_2),
	.D(data_from_adc2[0]),
	.Q(data_adc_buffer[24]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSHDLLX0 data_adc_buffer_reg_1__11_ (.CN(CTS_2),
	.D(data_from_adc1[11]),
	.Q(data_adc_buffer[23]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSHDLLX0 data_adc_buffer_reg_1__10_ (.CN(CTS_2),
	.D(data_from_adc1[10]),
	.Q(data_adc_buffer[22]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSHDLLX0 data_adc_buffer_reg_1__9_ (.CN(CTS_2),
	.D(data_from_adc1[9]),
	.Q(data_adc_buffer[21]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSHDLLX0 data_adc_buffer_reg_1__8_ (.CN(CTS_2),
	.D(data_from_adc1[8]),
	.Q(data_adc_buffer[20]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSHDLLX0 data_adc_buffer_reg_1__7_ (.CN(CTS_2),
	.D(data_from_adc1[7]),
	.Q(data_adc_buffer[19]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSHDLLX0 data_adc_buffer_reg_1__6_ (.CN(CTS_2),
	.D(data_from_adc1[6]),
	.Q(data_adc_buffer[18]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSHDLLX0 data_adc_buffer_reg_1__5_ (.CN(CTS_2),
	.D(data_from_adc1[5]),
	.Q(data_adc_buffer[17]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSHDLLX0 data_adc_buffer_reg_1__4_ (.CN(CTS_2),
	.D(data_from_adc1[4]),
	.Q(data_adc_buffer[16]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSHDLLX0 data_adc_buffer_reg_1__3_ (.CN(CTS_2),
	.D(data_from_adc1[3]),
	.Q(data_adc_buffer[15]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSHDLLX0 data_adc_buffer_reg_1__2_ (.CN(CTS_2),
	.D(data_from_adc1[2]),
	.Q(data_adc_buffer[14]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSHDLLX0 data_adc_buffer_reg_1__1_ (.CN(CTS_2),
	.D(data_from_adc1[1]),
	.Q(data_adc_buffer[13]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSHDLLX0 data_adc_buffer_reg_1__0_ (.CN(CTS_2),
	.D(data_from_adc1[0]),
	.Q(data_adc_buffer[12]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__11_ (.CN(CTS_2),
	.D(data_from_adc0[11]),
	.Q(data_adc_buffer[11]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__10_ (.CN(CTS_2),
	.D(data_from_adc0[10]),
	.Q(data_adc_buffer[10]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__9_ (.CN(CTS_2),
	.D(data_from_adc0[9]),
	.Q(data_adc_buffer[9]),
	.SD(n313),
	.SE(n313),
	.SN(n304));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__8_ (.CN(CTS_2),
	.D(data_from_adc0[8]),
	.Q(data_adc_buffer[8]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__7_ (.CN(CTS_2),
	.D(data_from_adc0[7]),
	.Q(data_adc_buffer[7]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__6_ (.CN(CTS_2),
	.D(data_from_adc0[6]),
	.Q(data_adc_buffer[6]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__5_ (.CN(CTS_2),
	.D(data_from_adc0[5]),
	.Q(data_adc_buffer[5]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__4_ (.CN(CTS_2),
	.D(data_from_adc0[4]),
	.Q(data_adc_buffer[4]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__3_ (.CN(CTS_2),
	.D(data_from_adc0[3]),
	.Q(data_adc_buffer[3]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__2_ (.CN(CTS_2),
	.D(data_from_adc0[2]),
	.Q(data_adc_buffer[2]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__1_ (.CN(CTS_2),
	.D(data_from_adc0[1]),
	.Q(data_adc_buffer[1]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFFSQHDLLX0 data_adc_buffer_reg_0__0_ (.CN(CTS_2),
	.D(data_from_adc0[0]),
	.Q(data_adc_buffer[0]),
	.SD(n313),
	.SE(n313),
	.SN(n305));
   SDFRSHDLLX0 block_cnt_reg_0_ (.C(CTS_6),
	.D(N53),
	.Q(block_cnt[0]),
	.SD(n313),
	.SE(n313),
	.SN(n311));
   SDFFRQHDLLX0 en_clk_shift_l_reg (.CN(clk_clone1),
	.D(n354),
	.Q(en_clk_shift_l),
	.RN(rst_n),
	.SD(n313),
	.SE(n313));
   SDFRSQHDLLX0 block_cnt_reg_6_ (.C(CTS_6),
	.D(N59),
	.Q(block_cnt[6]),
	.SD(n313),
	.SE(n313),
	.SN(n308));
   SDFRSQHDLLX0 block_cnt_reg_5_ (.C(CTS_6),
	.D(N58),
	.Q(block_cnt[5]),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSHDLLX0 block_cnt_reg_4_ (.C(CTS_6),
	.D(N57),
	.Q(block_cnt[4]),
	.QN(n302),
	.SD(n313),
	.SE(n313),
	.SN(n311));
   SDFRSHDLLX0 block_cnt_reg_3_ (.C(CTS_6),
	.D(N56),
	.Q(block_cnt[3]),
	.QN(n303),
	.SD(n313),
	.SE(n313),
	.SN(n311));
   SDFRSQHDLLX0 block_cnt_reg_2_ (.C(CTS_6),
	.D(N55),
	.Q(block_cnt[2]),
	.SD(n313),
	.SE(n313),
	.SN(n308));
   SDFRSQHDLLX0 block_cnt_reg_1_ (.C(CTS_6),
	.D(N54),
	.Q(block_cnt[1]),
	.SD(n313),
	.SE(n313),
	.SN(n308));
   SDFFSQHDLLX0 data_from_pre_buf_reg_12_ (.CN(CTS_6),
	.D(data_from_pre[12]),
	.Q(data_from_pre_buf[12]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_11_ (.CN(CTS_6),
	.D(data_from_pre[11]),
	.Q(data_from_pre_buf[11]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_10_ (.CN(CTS_6),
	.D(data_from_pre[10]),
	.Q(data_from_pre_buf[10]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_9_ (.CN(CTS_6),
	.D(data_from_pre[9]),
	.Q(data_from_pre_buf[9]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_8_ (.CN(CTS_6),
	.D(data_from_pre[8]),
	.Q(data_from_pre_buf[8]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_7_ (.CN(CTS_6),
	.D(data_from_pre[7]),
	.Q(data_from_pre_buf[7]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_6_ (.CN(CTS_6),
	.D(data_from_pre[6]),
	.Q(data_from_pre_buf[6]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_5_ (.CN(CTS_6),
	.D(data_from_pre[5]),
	.Q(data_from_pre_buf[5]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_4_ (.CN(CTS_6),
	.D(data_from_pre[4]),
	.Q(data_from_pre_buf[4]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_3_ (.CN(CTS_6),
	.D(data_from_pre[3]),
	.Q(data_from_pre_buf[3]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_2_ (.CN(CTS_6),
	.D(data_from_pre[2]),
	.Q(data_from_pre_buf[2]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_1_ (.CN(CTS_6),
	.D(data_from_pre[1]),
	.Q(data_from_pre_buf[1]),
	.SD(n313),
	.SE(n313),
	.SN(n306));
   SDFFSQHDLLX0 data_from_pre_buf_reg_0_ (.CN(CTS_6),
	.D(data_from_pre[0]),
	.Q(data_from_pre_buf[0]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFFRQHDLLX0 clk_reg_gate_d1_reg (.CN(clk_clone1),
	.D(clk_reg_gate),
	.Q(clk_reg_gate_d1),
	.RN(rst_n),
	.SD(n313),
	.SE(n313));
   SDFRSQHDLLX0 Rec_0_reg_6_ (.C(net169),
	.D(data_in[6]),
	.Q(n320),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX0 Rec_0_reg_5_ (.C(net169),
	.D(data_in[5]),
	.Q(n321),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX0 Rec_0_reg_4_ (.C(net169),
	.D(data_in[4]),
	.Q(n322),
	.SD(n313),
	.SE(n313),
	.SN(FE_PDN6_n308));
   SDFRSQHDLLX0 Rec_0_reg_3_ (.C(net169),
	.D(data_in[3]),
	.Q(n323),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX0 Rec_0_reg_2_ (.C(net169),
	.D(data_in[2]),
	.Q(n324),
	.SD(n313),
	.SE(n313),
	.SN(FE_PDN6_n308));
   SDFRSQHDLLX0 Rec_0_reg_1_ (.C(net169),
	.D(data_in[1]),
	.Q(n325),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX0 Rec_1_reg_6_ (.C(net174),
	.D(data_in[6]),
	.Q(n332),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX0 Rec_1_reg_5_ (.C(net174),
	.D(data_in[5]),
	.Q(n333),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX0 Rec_1_reg_4_ (.C(net174),
	.D(data_in[4]),
	.Q(n334),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX0 Rec_1_reg_3_ (.C(net174),
	.D(data_in[3]),
	.Q(n335),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX0 Rec_1_reg_2_ (.C(net174),
	.D(data_in[2]),
	.Q(n336),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX0 Rec_1_reg_1_ (.C(net174),
	.D(data_in[1]),
	.Q(n337),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX0 Rec_2_reg_6_ (.C(net179),
	.D(data_in[6]),
	.Q(n344),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 Rec_2_reg_5_ (.C(net179),
	.D(data_in[5]),
	.Q(n345),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 Rec_2_reg_4_ (.C(net179),
	.D(data_in[4]),
	.Q(n346),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 Rec_2_reg_3_ (.C(net179),
	.D(data_in[3]),
	.Q(n347),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 Rec_2_reg_2_ (.C(net179),
	.D(data_in[2]),
	.Q(n348),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 Rec_2_reg_1_ (.C(net179),
	.D(data_in[1]),
	.Q(n349),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 Rec_3_reg_6_ (.C(net184),
	.D(data_in[6]),
	.Q(n362),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 Rec_3_reg_5_ (.C(net184),
	.D(data_in[5]),
	.Q(n363),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 Rec_3_reg_4_ (.C(net184),
	.D(data_in[4]),
	.Q(n364),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 Rec_3_reg_3_ (.C(net184),
	.D(data_in[3]),
	.Q(n365),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX0 Rec_3_reg_2_ (.C(net184),
	.D(data_in[2]),
	.Q(n366),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 Rec_3_reg_1_ (.C(net184),
	.D(data_in[1]),
	.Q(n367),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 SAMP_RATE_MUX_reg_1_ (.C(n312),
	.D(n60),
	.Q(SAMP_RATE_MUX[1]),
	.SD(n313),
	.SE(n313),
	.SN(n311));
   SDFRSQHDLLX0 SAMP_RATE_MUX_reg_0_ (.C(n312),
	.D(n580),
	.Q(SAMP_RATE_MUX[0]),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 D_HP_reg_3_ (.C(net189),
	.D(data_in[3]),
	.Q(n369),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX0 D_HP_reg_2_ (.C(net189),
	.D(data_in[2]),
	.Q(n370),
	.SD(n313),
	.SE(n313),
	.SN(n311));
   SDFRSQHDLLX0 D_HP_reg_1_ (.C(net189),
	.D(data_in[1]),
	.Q(n371),
	.SD(n313),
	.SE(n313),
	.SN(n311));
   SDFRSQHDLLX0 D_HP_reg_0_ (.C(net189),
	.D(data_in[0]),
	.Q(n372),
	.SD(n313),
	.SE(n313),
	.SN(n311));
   SDFFRQHDLLX0 clk_data_out_buf_gate_trigger_reg (.CN(clk_clone1),
	.D(clk_data_out_buf_gate),
	.Q(clk_data_out_buf_gate_trigger),
	.RN(rst_n),
	.SD(n313),
	.SE(n313));
   SDFFRQHDLLX0 data_out_en_1d_reg (.CN(clk_clone1),
	.D(N205),
	.Q(FE_PHN8_data_out_en_1d),
	.RN(rst_n),
	.SD(n313),
	.SE(n313));
   AND2HDLLX2 U354 (.A(clk_data_out_buf_gate_trigger),
	.B(clk_clone2),
	.Q(clk_data_out_buf));
   SNPS_CLOCK_GATE_HIGH_FSM_BLOCK_0_1 clk_gate_SAMP_RATE_MUX_reg (.CLK(clk_reg),
	.EN(n314),
	.ENCLK(n312),
	.TE(n313));
   DFFRHDLLX0 data_out_en_2d_reg (.CN(clk_clone1),
	.D(data_out_en_1d),
	.Q(n129),
	.QN(n128),
	.RN(n311));
   DFFRQHDLLX0 clk_reg_gate_d2_reg (.CN(clk_clone1),
	.D(FE_PHN9_clk_reg_gate_d1),
	.Q(clk_reg_gate_d2),
	.RN(n305));
   DFRRQHDLLX0 adc_ready_z_reg_1_ (.C(clk_clone1),
	.D(adc_ready_z[0]),
	.Q(adc_ready_z[1]),
	.RN(n311));
   DFRRQHDLLX0 adc_ready_z_reg_2_ (.C(clk_clone1),
	.D(FE_PHN11_adc_ready_z_1),
	.Q(adc_ready_z[2]),
	.RN(n311));
   SDFRRQHDLLX0 Rec_0_reg_10_ (.C(net169),
	.D(data_in[10]),
	.Q(n316),
	.RN(FE_PDN6_n308),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_0_reg_9_ (.C(net169),
	.D(data_in[9]),
	.Q(n317),
	.RN(n304),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_0_reg_8_ (.C(net169),
	.D(data_in[8]),
	.Q(n318),
	.RN(n306),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_0_reg_7_ (.C(net169),
	.D(data_in[7]),
	.Q(n319),
	.RN(n311),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_0_reg_0_ (.C(net169),
	.D(data_in[0]),
	.Q(n326),
	.RN(n305),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_1_reg_10_ (.C(net174),
	.D(data_in[10]),
	.Q(n328),
	.RN(n304),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_1_reg_9_ (.C(net174),
	.D(data_in[9]),
	.Q(n329),
	.RN(n310),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_1_reg_8_ (.C(net174),
	.D(data_in[8]),
	.Q(n330),
	.RN(n306),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_1_reg_7_ (.C(net174),
	.D(data_in[7]),
	.Q(n331),
	.RN(n309),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_1_reg_0_ (.C(net174),
	.D(data_in[0]),
	.Q(n338),
	.RN(n307),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_2_reg_10_ (.C(net179),
	.D(data_in[10]),
	.Q(n340),
	.RN(n307),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_2_reg_9_ (.C(net179),
	.D(data_in[9]),
	.Q(n341),
	.RN(FE_PDN6_n308),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_2_reg_8_ (.C(net179),
	.D(data_in[8]),
	.Q(n342),
	.RN(n305),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_2_reg_7_ (.C(net179),
	.D(data_in[7]),
	.Q(n343),
	.RN(n311),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_2_reg_0_ (.C(net179),
	.D(data_in[0]),
	.Q(n356),
	.RN(n306),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_3_reg_10_ (.C(net184),
	.D(data_in[10]),
	.Q(n358),
	.RN(n305),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_3_reg_9_ (.C(net184),
	.D(data_in[9]),
	.Q(n359),
	.RN(n304),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_3_reg_8_ (.C(net184),
	.D(data_in[8]),
	.Q(n360),
	.RN(n309),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_3_reg_7_ (.C(net184),
	.D(data_in[7]),
	.Q(n361),
	.RN(rst_n),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_3_reg_0_ (.C(net184),
	.D(data_in[0]),
	.Q(n368),
	.RN(n304),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_0_reg_11_ (.C(n312),
	.D(n353),
	.Q(n315),
	.RN(rst_n),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_1_reg_11_ (.C(n312),
	.D(n352),
	.Q(n327),
	.RN(rst_n),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_2_reg_11_ (.C(n312),
	.D(n351),
	.Q(n339),
	.RN(n307),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 Rec_3_reg_11_ (.C(n312),
	.D(n350),
	.Q(n357),
	.RN(n309),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 adc_ready_z_reg_0_ (.C(clk_clone1),
	.D(adc_ready),
	.Q(FE_PHN10_adc_ready_z_0),
	.RN(n308),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_15_ (.C(clk_data_out_buf),
	.D(N204),
	.Q(data_out_buf[15]),
	.RN(n310),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_14_ (.C(clk_data_out_buf),
	.D(N203),
	.Q(data_out_buf[14]),
	.RN(n311),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_13_ (.C(clk_data_out_buf),
	.D(N202),
	.Q(data_out_buf[13]),
	.RN(n311),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_12_ (.C(clk_data_out_buf),
	.D(N201),
	.Q(data_out_buf[12]),
	.RN(FE_PDN6_n308),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_11_ (.C(clk_data_out_buf),
	.D(N200),
	.Q(data_out_buf[11]),
	.RN(n311),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_10_ (.C(clk_data_out_buf),
	.D(N199),
	.Q(data_out_buf[10]),
	.RN(n311),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_9_ (.C(clk_data_out_buf),
	.D(N198),
	.Q(data_out_buf[9]),
	.RN(n310),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_8_ (.C(clk_data_out_buf),
	.D(N197),
	.Q(data_out_buf[8]),
	.RN(n311),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_7_ (.C(clk_data_out_buf),
	.D(N196),
	.Q(data_out_buf[7]),
	.RN(n306),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_6_ (.C(clk_data_out_buf),
	.D(N195),
	.Q(data_out_buf[6]),
	.RN(n305),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_5_ (.C(clk_data_out_buf),
	.D(N194),
	.Q(data_out_buf[5]),
	.RN(n304),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_4_ (.C(clk_data_out_buf),
	.D(N193),
	.Q(data_out_buf[4]),
	.RN(n311),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_3_ (.C(clk_data_out_buf),
	.D(N192),
	.Q(data_out_buf[3]),
	.RN(n307),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_2_ (.C(clk_data_out_buf),
	.D(N191),
	.Q(data_out_buf[2]),
	.RN(n309),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_1_ (.C(clk_data_out_buf),
	.D(N190),
	.Q(data_out_buf[1]),
	.RN(n310),
	.SD(n313),
	.SE(n313));
   SDFRRQHDLLX0 data_out_buf_reg_0_ (.C(clk_data_out_buf),
	.D(N189),
	.Q(data_out_buf[0]),
	.RN(n311),
	.SD(n313),
	.SE(n313));
   SDFRSQHDLLX4 data_to_post_reg_0_ (.C(CTS_6),
	.D(N65),
	.Q(data_to_post[0]),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX4 data_to_post_reg_1_ (.C(CTS_6),
	.D(N66),
	.Q(data_to_post[1]),
	.SD(n313),
	.SE(n313),
	.SN(FE_PDN6_n308));
   SDFRSQHDLLX4 data_to_post_reg_2_ (.C(CTS_6),
	.D(N67),
	.Q(data_to_post[2]),
	.SD(n313),
	.SE(n313),
	.SN(FE_PDN6_n308));
   SDFRSQHDLLX4 data_to_post_reg_3_ (.C(CTS_6),
	.D(N68),
	.Q(data_to_post[3]),
	.SD(n313),
	.SE(n313),
	.SN(n309));
   SDFRSQHDLLX4 data_to_post_reg_4_ (.C(CTS_6),
	.D(N69),
	.Q(data_to_post[4]),
	.SD(n313),
	.SE(n313),
	.SN(FE_PDN6_n308));
   SDFRSQHDLLX4 data_to_post_reg_5_ (.C(CTS_6),
	.D(N70),
	.Q(data_to_post[5]),
	.SD(n313),
	.SE(n313),
	.SN(FE_PDN6_n308));
   SDFRSQHDLLX4 data_to_post_reg_6_ (.C(CTS_6),
	.D(N71),
	.Q(data_to_post[6]),
	.SD(n313),
	.SE(n313),
	.SN(FE_PDN6_n308));
   SDFRSQHDLLX4 data_to_post_reg_7_ (.C(CTS_6),
	.D(N72),
	.Q(data_to_post[7]),
	.SD(n313),
	.SE(n313),
	.SN(FE_PDN6_n308));
   SDFRSQHDLLX4 data_to_post_reg_8_ (.C(CTS_6),
	.D(N73),
	.Q(data_to_post[8]),
	.SD(n313),
	.SE(n313),
	.SN(n310));
   SDFRSQHDLLX4 data_to_post_reg_9_ (.C(CTS_6),
	.D(N74),
	.Q(data_to_post[9]),
	.SD(n313),
	.SE(n313),
	.SN(FE_PDN6_n308));
   SDFRSQHDLLX4 data_to_post_reg_10_ (.C(CTS_6),
	.D(N75),
	.Q(data_to_post[10]),
	.SD(n313),
	.SE(n313),
	.SN(FE_PDN6_n308));
   SDFRSQHDLLX4 data_to_post_reg_11_ (.C(CTS_6),
	.D(N76),
	.Q(data_to_post[11]),
	.SD(n313),
	.SE(n313),
	.SN(n307));
   SDFRSQHDLLX4 data_to_post_reg_12_ (.C(CTS_6),
	.D(N77),
	.Q(data_to_post[12]),
	.SD(n313),
	.SE(n313),
	.SN(n308));
   NA2HDLLX2 U212 (.A(en_clk_shift_l),
	.B(clk_clone2),
	.Q(n355));
   LOGIC0LVHDLL U3 (.Q(n313));
   NA4HDLLX0 U4 (.A(n209),
	.B(n208),
	.C(n207),
	.D(n206),
	.Q(N200));
   NA4HDLLX0 U5 (.A(n2010),
	.B(n2000),
	.C(n1990),
	.D(n1980),
	.Q(N196));
   ON211HDLLX0 U6 (.A(n261),
	.B(n265),
	.C(n260),
	.D(n259),
	.Q(N67));
   ON211HDLLX0 U7 (.A(n258),
	.B(n294),
	.C(n257),
	.D(n256),
	.Q(N66));
   ON211HDLLX0 U8 (.A(n255),
	.B(n294),
	.C(n254),
	.D(n253),
	.Q(N65));
   NA4HDLLX0 U9 (.A(n1890),
	.B(n188),
	.C(n187),
	.D(n186),
	.Q(N194));
   NA4HDLLX0 U10 (.A(n2050),
	.B(n2040),
	.C(n2030),
	.D(n2020),
	.Q(N195));
   ON211HDLLX0 U11 (.A(n275),
	.B(n294),
	.C(n274),
	.D(n273),
	.Q(N71));
   ON211HDLLX0 U12 (.A(n281),
	.B(n294),
	.C(n280),
	.D(n279),
	.Q(N73));
   ON211HDLLX0 U13 (.A(n266),
	.B(n265),
	.C(n264),
	.D(n263),
	.Q(N68));
   ON211HDLLX0 U14 (.A(n284),
	.B(n294),
	.C(n283),
	.D(n282),
	.Q(N74));
   NA4HDLLX0 U15 (.A(n185),
	.B(n184),
	.C(n183),
	.D(n182),
	.Q(N197));
   ON211HDLLX0 U16 (.A(n269),
	.B(n294),
	.C(n268),
	.D(n267),
	.Q(N69));
   ON211HDLLX0 U17 (.A(n295),
	.B(n294),
	.C(n293),
	.D(n292),
	.Q(N76));
   NA4HDLLX0 U18 (.A(n1970),
	.B(n1960),
	.C(n1950),
	.D(n1940),
	.Q(N193));
   NA4HDLLX0 U19 (.A(n217),
	.B(n216),
	.C(n215),
	.D(n214),
	.Q(N199));
   ON211HDLLX0 U20 (.A(n287),
	.B(n294),
	.C(n286),
	.D(n285),
	.Q(N75));
   NA4HDLLX0 U21 (.A(n1930),
	.B(n1920),
	.C(n1910),
	.D(n1900),
	.Q(N198));
   ON211HDLLX0 U22 (.A(n272),
	.B(n294),
	.C(n271),
	.D(n270),
	.Q(N70));
   ON211HDLLX0 U23 (.A(n278),
	.B(n294),
	.C(n277),
	.D(n276),
	.Q(N72));
   AN22HDLLX0 U24 (.A(n211),
	.B(n324),
	.C(n210),
	.D(n348),
	.Q(n2050));
   AN22HDLLX0 U25 (.A(n211),
	.B(n325),
	.C(n210),
	.D(n349),
	.Q(n1890));
   AN22HDLLX0 U26 (.A(FE_PDN5_n213),
	.B(n338),
	.C(n212),
	.D(n368),
	.Q(n1960));
   AN22HDLLX0 U27 (.A(FE_PDN5_n213),
	.B(n336),
	.C(n212),
	.D(n366),
	.Q(n2040));
   INHDLLX0 U28 (.A(n262),
	.Q(n294));
   AN22HDLLX0 U29 (.A(FE_PDN5_n213),
	.B(n331),
	.C(n212),
	.D(n361),
	.Q(n208));
   AN22HDLLX0 U30 (.A(n211),
	.B(n326),
	.C(n210),
	.D(n356),
	.Q(n1970));
   AN22HDLLX0 U31 (.A(FE_PDN5_n213),
	.B(n333),
	.C(n212),
	.D(n363),
	.Q(n1920));
   AN22HDLLX0 U32 (.A(data_adc_buffer[13]),
	.B(n289),
	.C(data_from_pre_buf[1]),
	.D(n288),
	.Q(n257));
   AN22HDLLX0 U33 (.A(FE_PDN5_n213),
	.B(n332),
	.C(n212),
	.D(n362),
	.Q(n216));
   AN22HDLLX0 U34 (.A(n211),
	.B(n319),
	.C(n210),
	.D(n343),
	.Q(n209));
   AN22HDLLX0 U35 (.A(n211),
	.B(n321),
	.C(n210),
	.D(n345),
	.Q(n1930));
   AN22HDLLX0 U36 (.A(FE_PDN5_n213),
	.B(n337),
	.C(n212),
	.D(n367),
	.Q(n188));
   NA3HDLLX0 U37 (.A(n181),
	.B(n180),
	.C(n179),
	.Q(N189));
   AN22HDLLX0 U38 (.A(n211),
	.B(n322),
	.C(n210),
	.D(n346),
	.Q(n185));
   AN22HDLLX0 U39 (.A(n211),
	.B(n320),
	.C(n210),
	.D(n344),
	.Q(n217));
   AN22HDLLX0 U40 (.A(FE_PDN5_n213),
	.B(n334),
	.C(n212),
	.D(n364),
	.Q(n184));
   AN22HDLLX0 U41 (.A(FE_PDN5_n213),
	.B(n335),
	.C(n212),
	.D(n365),
	.Q(n2000));
   AN22HDLLX0 U42 (.A(data_adc_buffer[12]),
	.B(n289),
	.C(data_from_pre_buf[0]),
	.D(n288),
	.Q(n254));
   ON211HDLLX0 U43 (.A(n232),
	.B(n261),
	.C(n225),
	.D(n224),
	.Q(N191));
   AN22HDLLX0 U44 (.A(n211),
	.B(n323),
	.C(n210),
	.D(n347),
	.Q(n2010));
   NA3HDLLX0 U45 (.A(n172),
	.B(n171),
	.C(n170),
	.Q(N190));
   ON211HDLLX0 U46 (.A(n232),
	.B(n266),
	.C(n231),
	.D(n230),
	.Q(N192));
   INHDLLX0 U47 (.A(FE_PDN0_n223),
	.Q(n232));
   NO3HDLLX1 U48 (.A(block_cnt[4]),
	.B(n303),
	.C(n288),
	.Q(n289));
   NO2HDLLX1 U49 (.A(n167),
	.B(n156),
	.Q(n210));
   NO2HDLLX0 U50 (.A(n154),
	.B(n153),
	.Q(n299));
   NO3HDLLX1 U51 (.A(block_cnt[3]),
	.B(n302),
	.C(n288),
	.Q(n290));
   INHDLLX0 U52 (.A(n265),
	.Q(n291));
   NO3HDLLX1 U53 (.A(addr[1]),
	.B(addr[0]),
	.C(n156),
	.Q(n211));
   NO2HDLLX1 U54 (.A(n168),
	.B(n156),
	.Q(n212));
   NO2HDLLX0 U55 (.A(n156),
	.B(n166),
	.Q(n213));
   NO3HDLLX0 U56 (.A(addr[1]),
	.B(addr[0]),
	.C(n169),
	.Q(n223));
   NO2HDLLX1 U57 (.A(n169),
	.B(n168),
	.Q(n228));
   NA3HDLLX0 U58 (.A(n303),
	.B(n302),
	.C(n252),
	.Q(n265));
   NO2I1HDLLX0 U59 (.AN(data_from_pre_buf[12]),
	.B(n252),
	.Q(N77));
   INHDLLX0 U60 (.A(n227),
	.Q(n156));
   INHDLLX0 U61 (.A(n252),
	.Q(n288));
   NA2HDLLX0 U62 (.A(n220),
	.B(n234),
	.Q(n354));
   NO2HDLLX0 U63 (.A(n167),
	.B(n169),
	.Q(n229));
   NO2HDLLX1 U64 (.A(n169),
	.B(n166),
	.Q(n226));
   ON211HDLLX0 U65 (.A(n251),
	.B(n250),
	.C(n249),
	.D(n248),
	.Q(clk_reg_gate));
   NO2HDLLX0 U66 (.A(n165),
	.B(n178),
	.Q(n221));
   ON21HDLLX0 U67 (.A(n219),
	.B(n236),
	.C(en_clk_shift_l),
	.Q(n220));
   NA2I1HDLLX0 U68 (.AN(n140),
	.B(n173),
	.Q(n155));
   NA3I2HDLLX0 U69 (.AN(block_cnt[1]),
	.BN(block_cnt[6]),
	.C(n218),
	.Q(n236));
   OA211HDLLX0 U70 (.A(FE_PHN15_block_cnt_1),
	.B(block_cnt[0]),
	.C(n233),
	.D(n234),
	.Q(N54));
   INHDLLX0 U71 (.A(n244),
	.Q(n245));
   NO2HDLLX0 U72 (.A(n140),
	.B(n243),
	.Q(n178));
   NO2HDLLX0 U73 (.A(n140),
	.B(n237),
	.Q(n165));
   INHDLLX0 U74 (.A(n300),
	.Q(n301));
   INHDLLX0 U75 (.A(block_cnt[2]),
	.Q(n218));
   NO2HDLLX0 U76 (.A(block_cnt[0]),
	.B(adc_ready_pos),
	.Q(N53));
   NA4HDLLX0 U77 (.A(block_cnt[5]),
	.B(block_cnt[0]),
	.C(n303),
	.D(n302),
	.Q(n219));
   AN31HDLLX0 U78 (.A(n239),
	.B(code[0]),
	.C(n142),
	.D(n144),
	.Q(n249));
   NA2HDLLX0 U79 (.A(n240),
	.B(n239),
	.Q(n222));
   NA4HDLLX0 U80 (.A(n240),
	.B(n173),
	.C(n142),
	.D(n242),
	.Q(n244));
   NA3I2HDLLX0 U81 (.AN(code[5]),
	.BN(n242),
	.C(n240),
	.Q(n140));
   INHDLLX0 U82 (.A(data_out_buf[13]),
	.Q(n51));
   INHDLLX0 U83 (.A(data_out_buf[7]),
	.Q(n62));
   INHDLLX0 U84 (.A(data_out_buf[14]),
	.Q(n49));
   INHDLLX0 U85 (.A(data_out_buf[12]),
	.Q(n530));
   INHDLLX0 U86 (.A(data_out_buf[6]),
	.Q(n63));
   INHDLLX0 U87 (.A(data_out_buf[5]),
	.Q(n64));
   INHDLLX0 U88 (.A(data_out_buf[8]),
	.Q(n61));
   INHDLLX0 U89 (.A(data_out_buf[4]),
	.Q(n650));
   INHDLLX0 U90 (.A(data_out_buf[11]),
	.Q(n550));
   INHDLLX0 U91 (.A(data_out_buf[3]),
	.Q(n660));
   INHDLLX0 U92 (.A(data_out_buf[15]),
	.Q(n127));
   INHDLLX0 U93 (.A(data_out_buf[10]),
	.Q(n570));
   INHDLLX0 U94 (.A(data_out_buf[9]),
	.Q(n590));
   INHDLLX0 U95 (.A(data_out_buf[2]),
	.Q(n670));
   INHDLLX0 U96 (.A(data_out_buf[1]),
	.Q(n680));
   INHDLLX0 U97 (.A(data_out_buf[0]),
	.Q(n700));
   NO2HDLLX0 U98 (.A(n139),
	.B(n138),
	.Q(n240));
   INHDLLX0 U99 (.A(n144),
	.Q(n151));
   NA3HDLLX0 U100 (.A(code[2]),
	.B(code[3]),
	.C(n239),
	.Q(n243));
   NO4I3HDLLX0 U101 (.AN(code[3]),
	.BN(n173),
	.CN(n241),
	.D(code[2]),
	.Q(n144));
   NA4HDLLX0 U102 (.A(n133),
	.B(n132),
	.C(n131),
	.D(n130),
	.Q(n139));
   NA4HDLLX0 U103 (.A(n137),
	.B(n136),
	.C(n135),
	.D(n134),
	.Q(n138));
   INHDLLX0 U104 (.A(n176),
	.Q(n141));
   INHDLLX0 U105 (.A(n234),
	.Q(adc_ready_pos));
   INHDLLX0 U106 (.A(data_adc_buffer[3]),
	.Q(n266));
   INHDLLX0 U107 (.A(data_adc_buffer[2]),
	.Q(n261));
   NA2HDLLX0 U108 (.A(addr[1]),
	.B(addr[0]),
	.Q(n168));
   NA2I1HDLLX0 U109 (.AN(addr[0]),
	.B(addr[1]),
	.Q(n167));
   NA2I1HDLLX0 U110 (.AN(addr[1]),
	.B(addr[0]),
	.Q(n166));
   OR2HDLLX0 U111 (.A(code[2]),
	.B(code[3]),
	.Q(n237));
   NO2I1HDLLX0 U112 (.AN(code[1]),
	.B(code[4]),
	.Q(n239));
   NO2HDLLX0 U113 (.A(code[4]),
	.B(code[1]),
	.Q(n173));
   INHDLLX0 U114 (.A(code[0]),
	.Q(n242));
   NO2I1HDLLX1 U115 (.AN(clk_reg_gate_d1),
	.B(clk_reg_gate_d2),
	.Q(clk_reg));
   INHDLLX0 U116 (.A(n129),
	.Q(n690));
   INHDLLX0 U117 (.A(n129),
	.Q(n560));
   INHDLLX0 U118 (.A(n129),
	.Q(n540));
   INHDLLX0 U119 (.A(n129),
	.Q(n52));
   INHDLLX0 U120 (.A(n129),
	.Q(n50));
   NA2I1HDLLX0 U121 (.AN(adc_ready_z[2]),
	.B(adc_ready_z[1]),
	.Q(n234));
   INHDLLX0 U122 (.A(n338),
	.Q(n1));
   INHDLLX0 U123 (.A(n1),
	.Q(Rec_1[0]));
   INHDLLX0 U124 (.A(n331),
	.Q(n3));
   INHDLLX0 U125 (.A(n3),
	.Q(Rec_1[7]));
   INHDLLX0 U126 (.A(n330),
	.Q(n5));
   INHDLLX0 U127 (.A(n5),
	.Q(Rec_1[8]));
   INHDLLX0 U128 (.A(n329),
	.Q(n7));
   INHDLLX0 U129 (.A(n7),
	.Q(Rec_1[9]));
   INHDLLX0 U130 (.A(n328),
	.Q(n9));
   INHDLLX0 U131 (.A(n9),
	.Q(Rec_1[10]));
   INHDLLX0 U132 (.A(n326),
	.Q(n11));
   INHDLLX0 U133 (.A(n11),
	.Q(Rec_0[0]));
   INHDLLX0 U134 (.A(n319),
	.Q(n13));
   INHDLLX0 U135 (.A(n13),
	.Q(Rec_0[7]));
   INHDLLX0 U136 (.A(n318),
	.Q(n15));
   INHDLLX0 U137 (.A(n15),
	.Q(Rec_0[8]));
   INHDLLX0 U138 (.A(n317),
	.Q(n17));
   INHDLLX0 U139 (.A(n17),
	.Q(Rec_0[9]));
   INHDLLX0 U140 (.A(n316),
	.Q(n19));
   INHDLLX0 U141 (.A(n19),
	.Q(Rec_0[10]));
   INHDLLX0 U142 (.A(n337),
	.Q(n21));
   INHDLLX0 U143 (.A(n21),
	.Q(Rec_1[1]));
   INHDLLX0 U144 (.A(n336),
	.Q(n23));
   INHDLLX0 U145 (.A(n23),
	.Q(Rec_1[2]));
   INHDLLX0 U146 (.A(n335),
	.Q(n25));
   INHDLLX0 U147 (.A(n25),
	.Q(Rec_1[3]));
   INHDLLX0 U148 (.A(n334),
	.Q(n27));
   INHDLLX0 U149 (.A(n27),
	.Q(Rec_1[4]));
   INHDLLX0 U150 (.A(n333),
	.Q(n29));
   INHDLLX0 U151 (.A(n29),
	.Q(Rec_1[5]));
   INHDLLX0 U152 (.A(n332),
	.Q(n31));
   INHDLLX0 U153 (.A(n31),
	.Q(Rec_1[6]));
   INHDLLX0 U154 (.A(n325),
	.Q(n33));
   INHDLLX0 U155 (.A(n33),
	.Q(Rec_0[1]));
   INHDLLX0 U156 (.A(n324),
	.Q(n35));
   INHDLLX0 U157 (.A(n35),
	.Q(Rec_0[2]));
   INHDLLX0 U158 (.A(n323),
	.Q(n37));
   INHDLLX0 U159 (.A(n37),
	.Q(Rec_0[3]));
   INHDLLX0 U160 (.A(n322),
	.Q(n39));
   INHDLLX0 U161 (.A(n39),
	.Q(Rec_0[4]));
   INHDLLX0 U162 (.A(n321),
	.Q(n41));
   INHDLLX0 U163 (.A(n41),
	.Q(Rec_0[5]));
   INHDLLX0 U164 (.A(n320),
	.Q(n43));
   INHDLLX0 U165 (.A(n43),
	.Q(Rec_0[6]));
   INHDLLX0 U166 (.A(n327),
	.Q(n45));
   INHDLLX0 U167 (.A(n45),
	.Q(Rec_1[11]));
   INHDLLX0 U168 (.A(n315),
	.Q(n47));
   INHDLLX0 U169 (.A(n47),
	.Q(Rec_0[11]));
   ITLHDLLX12 U170 (.A(n49),
	.EN(n50),
	.Q(data_out[14]));
   ITLHDLLX12 U171 (.A(n51),
	.EN(n52),
	.Q(data_out[13]));
   ITLHDLLX12 U172 (.A(n530),
	.EN(n540),
	.Q(data_out[12]));
   ITLHDLLX12 U173 (.A(n550),
	.EN(n560),
	.Q(data_out[11]));
   ITLHDLLX12 U174 (.A(n570),
	.EN(n560),
	.Q(data_out[10]));
   ITLHDLLX12 U175 (.A(n590),
	.EN(n540),
	.Q(data_out[9]));
   ITLHDLLX12 U176 (.A(n61),
	.EN(n52),
	.Q(data_out[8]));
   ITLHDLLX12 U177 (.A(n62),
	.EN(n690),
	.Q(data_out[7]));
   ITLHDLLX12 U178 (.A(n63),
	.EN(n128),
	.Q(data_out[6]));
   ITLHDLLX12 U179 (.A(n64),
	.EN(n128),
	.Q(data_out[5]));
   ITLHDLLX12 U180 (.A(n650),
	.EN(n128),
	.Q(data_out[4]));
   ITLHDLLX12 U181 (.A(n660),
	.EN(n128),
	.Q(data_out[3]));
   ITLHDLLX12 U182 (.A(n670),
	.EN(n128),
	.Q(data_out[2]));
   ITLHDLLX12 U183 (.A(n680),
	.EN(n690),
	.Q(data_out[1]));
   ITLHDLLX12 U184 (.A(n700),
	.EN(n128),
	.Q(data_out[0]));
   INHDLLX0 U185 (.A(n344),
	.Q(n710));
   INHDLLX0 U186 (.A(n710),
	.Q(Rec_2[6]));
   INHDLLX0 U187 (.A(n345),
	.Q(n730));
   INHDLLX0 U188 (.A(n730),
	.Q(Rec_2[5]));
   INHDLLX0 U189 (.A(n346),
	.Q(n750));
   INHDLLX0 U190 (.A(n750),
	.Q(Rec_2[4]));
   INHDLLX0 U191 (.A(n347),
	.Q(n770));
   INHDLLX0 U192 (.A(n770),
	.Q(Rec_2[3]));
   INHDLLX0 U193 (.A(n348),
	.Q(n79));
   INHDLLX0 U194 (.A(n79),
	.Q(Rec_2[2]));
   INHDLLX0 U195 (.A(n349),
	.Q(n81));
   INHDLLX0 U196 (.A(n81),
	.Q(Rec_2[1]));
   INHDLLX0 U197 (.A(n362),
	.Q(n830));
   INHDLLX0 U198 (.A(n830),
	.Q(Rec_3[6]));
   INHDLLX0 U199 (.A(n363),
	.Q(n85));
   INHDLLX0 U200 (.A(n85),
	.Q(Rec_3[5]));
   INHDLLX0 U201 (.A(n364),
	.Q(n87));
   INHDLLX0 U202 (.A(n87),
	.Q(Rec_3[4]));
   INHDLLX0 U203 (.A(n365),
	.Q(n89));
   INHDLLX0 U204 (.A(n89),
	.Q(Rec_3[3]));
   INHDLLX0 U205 (.A(n366),
	.Q(n91));
   INHDLLX0 U206 (.A(n91),
	.Q(Rec_3[2]));
   INHDLLX0 U207 (.A(n367),
	.Q(n93));
   INHDLLX0 U208 (.A(n93),
	.Q(Rec_3[1]));
   INHDLLX0 U209 (.A(n369),
	.Q(n95));
   INHDLLX0 U210 (.A(n95),
	.Q(D_HP[3]));
   INHDLLX0 U211 (.A(n370),
	.Q(n970));
   INHDLLX0 U214 (.A(n970),
	.Q(D_HP[2]));
   INHDLLX0 U215 (.A(n371),
	.Q(n99));
   INHDLLX0 U216 (.A(n99),
	.Q(D_HP[1]));
   INHDLLX0 U217 (.A(n372),
	.Q(n101));
   INHDLLX0 U218 (.A(n101),
	.Q(D_HP[0]));
   INHDLLX0 U219 (.A(n340),
	.Q(n103));
   INHDLLX0 U220 (.A(n103),
	.Q(Rec_2[10]));
   INHDLLX0 U221 (.A(n341),
	.Q(n105));
   INHDLLX0 U222 (.A(n105),
	.Q(Rec_2[9]));
   INHDLLX0 U223 (.A(n342),
	.Q(n1070));
   INHDLLX0 U224 (.A(n1070),
	.Q(Rec_2[8]));
   INHDLLX0 U225 (.A(n343),
	.Q(n109));
   INHDLLX0 U226 (.A(n109),
	.Q(Rec_2[7]));
   INHDLLX0 U227 (.A(n356),
	.Q(n111));
   INHDLLX0 U228 (.A(n111),
	.Q(Rec_2[0]));
   INHDLLX0 U229 (.A(n358),
	.Q(n113));
   INHDLLX0 U230 (.A(n113),
	.Q(Rec_3[10]));
   INHDLLX0 U231 (.A(n359),
	.Q(n115));
   INHDLLX0 U232 (.A(n115),
	.Q(Rec_3[9]));
   INHDLLX0 U233 (.A(n360),
	.Q(n117));
   INHDLLX0 U234 (.A(n117),
	.Q(Rec_3[8]));
   INHDLLX0 U235 (.A(n361),
	.Q(n119));
   INHDLLX0 U236 (.A(n119),
	.Q(Rec_3[7]));
   INHDLLX0 U237 (.A(n368),
	.Q(n121));
   INHDLLX0 U238 (.A(n121),
	.Q(Rec_3[0]));
   INHDLLX0 U239 (.A(n339),
	.Q(n123));
   INHDLLX0 U240 (.A(n123),
	.Q(Rec_2[11]));
   INHDLLX0 U241 (.A(n357),
	.Q(n125));
   INHDLLX0 U242 (.A(n125),
	.Q(Rec_3[11]));
   ITLHDLLX12 U243 (.A(n127),
	.EN(n128),
	.Q(data_out[15]));
   NA2HDLLX0 U244 (.A(code[2]),
	.B(code[3]),
	.Q(n174));
   NO2HDLLX0 U245 (.A(n155),
	.B(n141),
	.Q(N107));
   AN211HDLLX0 U246 (.A(n218),
	.B(n233),
	.C(n235),
	.D(adc_ready_pos),
	.Q(N55));
   EN2HDLLX0 U247 (.A(addr[5]),
	.B(reg_map_addr[3]),
	.Q(n133));
   EN2HDLLX0 U248 (.A(addr[2]),
	.B(reg_map_addr[0]),
	.Q(n132));
   EN2HDLLX0 U249 (.A(addr[4]),
	.B(reg_map_addr[2]),
	.Q(n131));
   EN2HDLLX0 U250 (.A(addr[3]),
	.B(reg_map_addr[1]),
	.Q(n130));
   EN2HDLLX0 U251 (.A(reg_map_addr[7]),
	.B(addr[9]),
	.Q(n137));
   EN2HDLLX0 U252 (.A(reg_map_addr[6]),
	.B(addr[8]),
	.Q(n136));
   EN2HDLLX0 U253 (.A(reg_map_addr[5]),
	.B(addr[7]),
	.Q(n135));
   EN2HDLLX0 U254 (.A(reg_map_addr[4]),
	.B(addr[6]),
	.Q(n134));
   NO2I1HDLLX0 U255 (.AN(code[2]),
	.B(code[3]),
	.Q(n176));
   NO2HDLLX0 U256 (.A(code[5]),
	.B(n141),
	.Q(n142));
   NO2HDLLX0 U257 (.A(n168),
	.B(n244),
	.Q(N104));
   INHDLLX0 U258 (.A(n221),
	.Q(clk_data_out_buf_gate));
   BUHDLLX1 U259 (.A(rst_n),
	.Q(n306));
   BUHDLLX1 U260 (.A(rst_n),
	.Q(n309));
   BUHDLLX0 U261 (.A(rst_n),
	.Q(n308));
   BUHDLLX1 U262 (.A(rst_n),
	.Q(n307));
   BUHDLLX1 U263 (.A(rst_n),
	.Q(n310));
   BUHDLLX1 U264 (.A(rst_n),
	.Q(n305));
   BUHDLLX1 U265 (.A(rst_n),
	.Q(n304));
   BUHDLLX1 U266 (.A(rst_n),
	.Q(n311));
   NO2HDLLX0 U267 (.A(code[5]),
	.B(code[0]),
	.Q(n241));
   INHDLLX0 U268 (.A(N104),
	.Q(n143));
   AN32HDLLX0 U269 (.A(n249),
	.B(n143),
	.C(n357),
	.D(data_in[11]),
	.E(N104),
	.Q(n145));
   NA2HDLLX0 U270 (.A(n145),
	.B(n151),
	.Q(n350));
   NO2HDLLX0 U271 (.A(n167),
	.B(n244),
	.Q(N97));
   INHDLLX0 U272 (.A(N97),
	.Q(n146));
   AN32HDLLX0 U273 (.A(n249),
	.B(n146),
	.C(n339),
	.D(data_in[11]),
	.E(N97),
	.Q(n147));
   NA2HDLLX0 U274 (.A(n147),
	.B(n151),
	.Q(n351));
   NO3HDLLX0 U275 (.A(addr[1]),
	.B(addr[0]),
	.C(n244),
	.Q(N83));
   INHDLLX0 U276 (.A(N83),
	.Q(n148));
   AN32HDLLX0 U277 (.A(n249),
	.B(n148),
	.C(n315),
	.D(data_in[11]),
	.E(N83),
	.Q(n149));
   NA2HDLLX0 U278 (.A(n149),
	.B(n151),
	.Q(n353));
   NO2HDLLX0 U279 (.A(n166),
	.B(n244),
	.Q(N90));
   INHDLLX0 U280 (.A(N90),
	.Q(n150));
   AN32HDLLX0 U281 (.A(n249),
	.B(n150),
	.C(n327),
	.D(data_in[11]),
	.E(N90),
	.Q(n152));
   NA2HDLLX0 U282 (.A(n152),
	.B(n151),
	.Q(n352));
   NA2HDLLX0 U283 (.A(block_cnt[1]),
	.B(block_cnt[0]),
	.Q(n233));
   AND3HDLLX0 U284 (.A(block_cnt[0]),
	.B(block_cnt[1]),
	.C(block_cnt[2]),
	.Q(n235));
   INHDLLX0 U285 (.A(block_cnt[5]),
	.Q(n154));
   NA2HDLLX0 U286 (.A(block_cnt[3]),
	.B(n235),
	.Q(n297));
   NO2HDLLX0 U287 (.A(n302),
	.B(n297),
	.Q(n296));
   INHDLLX0 U288 (.A(n296),
	.Q(n153));
   AN211HDLLX0 U289 (.A(n154),
	.B(n153),
	.C(n299),
	.D(adc_ready_pos),
	.Q(N58));
   NO2HDLLX0 U290 (.A(n237),
	.B(n155),
	.Q(n227));
   AN22HDLLX0 U291 (.A(n213),
	.B(n329),
	.C(n212),
	.D(n359),
	.Q(n158));
   AN22HDLLX0 U292 (.A(n211),
	.B(n317),
	.C(n210),
	.D(n341),
	.Q(n157));
   NA2HDLLX0 U293 (.A(n158),
	.B(n157),
	.Q(N202));
   AN22HDLLX0 U294 (.A(n213),
	.B(n330),
	.C(n212),
	.D(n360),
	.Q(n160));
   AN22HDLLX0 U295 (.A(n211),
	.B(n318),
	.C(n210),
	.D(n342),
	.Q(n159));
   NA2HDLLX0 U296 (.A(n160),
	.B(n159),
	.Q(N201));
   AN22HDLLX0 U297 (.A(n213),
	.B(n327),
	.C(n212),
	.D(n357),
	.Q(n162));
   AN22HDLLX0 U298 (.A(n211),
	.B(n315),
	.C(n210),
	.D(n339),
	.Q(n161));
   NA2HDLLX0 U299 (.A(n162),
	.B(n161),
	.Q(N204));
   AN22HDLLX0 U300 (.A(FE_PDN5_n213),
	.B(n328),
	.C(n212),
	.D(n358),
	.Q(n164));
   AN22HDLLX0 U301 (.A(n211),
	.B(n316),
	.C(n210),
	.D(n340),
	.Q(n163));
   NA2HDLLX0 U302 (.A(n164),
	.B(n163),
	.Q(N203));
   AN22HDLLX0 U303 (.A(n178),
	.B(SAMP_RATE_MUX[1]),
	.C(n227),
	.D(n371),
	.Q(n172));
   NA3HDLLX0 U304 (.A(code[4]),
	.B(code[1]),
	.C(n165),
	.Q(n169));
   AN22HDLLX0 U305 (.A(n226),
	.B(data_adc_buffer[13]),
	.C(n223),
	.D(data_adc_buffer[1]),
	.Q(n171));
   AN22HDLLX0 U306 (.A(FE_PDN2_n229),
	.B(data_adc_buffer[25]),
	.C(n228),
	.D(data_adc_buffer[37]),
	.Q(n170));
   AND2HDLLX0 U307 (.A(n173),
	.B(n237),
	.Q(n246));
   NA22HDLLX0 U308 (.A(n246),
	.B(n174),
	.C(n243),
	.Q(n175));
   AN32HDLLX0 U309 (.A(n176),
	.B(code[0]),
	.C(n239),
	.D(n242),
	.E(n175),
	.Q(n177));
   NO2HDLLX0 U310 (.A(code[5]),
	.B(n177),
	.Q(n314));
   AN22HDLLX0 U311 (.A(SAMP_RATE_MUX[0]),
	.B(n178),
	.C(n227),
	.D(n372),
	.Q(n181));
   AN22HDLLX0 U312 (.A(data_adc_buffer[12]),
	.B(n226),
	.C(data_adc_buffer[0]),
	.D(n223),
	.Q(n180));
   AN22HDLLX0 U313 (.A(data_adc_buffer[24]),
	.B(FE_PDN2_n229),
	.C(data_adc_buffer[36]),
	.D(n228),
	.Q(n179));
   AN22HDLLX0 U314 (.A(FE_PDN2_n229),
	.B(data_adc_buffer[32]),
	.C(FE_PDN0_n223),
	.D(data_adc_buffer[8]),
	.Q(n183));
   AN22HDLLX0 U315 (.A(n228),
	.B(data_adc_buffer[44]),
	.C(n226),
	.D(data_adc_buffer[20]),
	.Q(n182));
   AN22HDLLX0 U316 (.A(FE_PDN2_n229),
	.B(data_adc_buffer[29]),
	.C(FE_PDN0_n223),
	.D(data_adc_buffer[5]),
	.Q(n187));
   AN22HDLLX0 U317 (.A(n228),
	.B(data_adc_buffer[41]),
	.C(n226),
	.D(data_adc_buffer[17]),
	.Q(n186));
   AN22HDLLX0 U318 (.A(FE_PDN2_n229),
	.B(data_adc_buffer[33]),
	.C(FE_PDN0_n223),
	.D(data_adc_buffer[9]),
	.Q(n1910));
   AN22HDLLX0 U319 (.A(n228),
	.B(data_adc_buffer[45]),
	.C(n226),
	.D(data_adc_buffer[21]),
	.Q(n1900));
   AN22HDLLX0 U320 (.A(FE_PDN2_n229),
	.B(data_adc_buffer[28]),
	.C(FE_PDN0_n223),
	.D(data_adc_buffer[4]),
	.Q(n1950));
   AN22HDLLX0 U321 (.A(n228),
	.B(data_adc_buffer[40]),
	.C(n226),
	.D(data_adc_buffer[16]),
	.Q(n1940));
   AN22HDLLX0 U322 (.A(FE_PDN2_n229),
	.B(data_adc_buffer[31]),
	.C(FE_PDN0_n223),
	.D(data_adc_buffer[7]),
	.Q(n1990));
   AN22HDLLX0 U323 (.A(n228),
	.B(data_adc_buffer[43]),
	.C(n226),
	.D(data_adc_buffer[19]),
	.Q(n1980));
   AN22HDLLX0 U324 (.A(FE_PDN2_n229),
	.B(data_adc_buffer[30]),
	.C(FE_PDN0_n223),
	.D(data_adc_buffer[6]),
	.Q(n2030));
   AN22HDLLX0 U325 (.A(n228),
	.B(data_adc_buffer[42]),
	.C(n226),
	.D(data_adc_buffer[18]),
	.Q(n2020));
   AN22HDLLX0 U326 (.A(FE_PDN2_n229),
	.B(data_adc_buffer[35]),
	.C(FE_PDN0_n223),
	.D(data_adc_buffer[11]),
	.Q(n207));
   AN22HDLLX0 U327 (.A(n228),
	.B(data_adc_buffer[47]),
	.C(n226),
	.D(data_adc_buffer[23]),
	.Q(n206));
   AN22HDLLX0 U328 (.A(FE_PDN2_n229),
	.B(data_adc_buffer[34]),
	.C(FE_PDN0_n223),
	.D(data_adc_buffer[10]),
	.Q(n215));
   AN22HDLLX0 U329 (.A(n228),
	.B(data_adc_buffer[46]),
	.C(n226),
	.D(data_adc_buffer[22]),
	.Q(n214));
   ON31HDLLX0 U330 (.A(code[5]),
	.B(n237),
	.C(n222),
	.D(n221),
	.Q(N205));
   AN22HDLLX0 U331 (.A(n227),
	.B(n370),
	.C(n226),
	.D(data_adc_buffer[14]),
	.Q(n225));
   AN22HDLLX0 U332 (.A(FE_PDN2_n229),
	.B(data_adc_buffer[26]),
	.C(n228),
	.D(data_adc_buffer[38]),
	.Q(n224));
   AN22HDLLX0 U333 (.A(n227),
	.B(n369),
	.C(n226),
	.D(data_adc_buffer[15]),
	.Q(n231));
   AN22HDLLX0 U334 (.A(FE_PDN2_n229),
	.B(data_adc_buffer[27]),
	.C(n228),
	.D(data_adc_buffer[39]),
	.Q(n230));
   OA211HDLLX0 U335 (.A(FE_PHN14_block_cnt_3),
	.B(n235),
	.C(n297),
	.D(n234),
	.Q(N56));
   NO3HDLLX0 U336 (.A(block_cnt[5]),
	.B(block_cnt[0]),
	.C(n236),
	.Q(n252));
   NO3I1HDLLX0 U337 (.AN(code[4]),
	.B(code[1]),
	.C(n237),
	.Q(n238));
   AN31HDLLX0 U338 (.A(code[2]),
	.B(n240),
	.C(n239),
	.D(n238),
	.Q(n251));
   INHDLLX0 U339 (.A(n241),
	.Q(n250));
   NO2HDLLX0 U340 (.A(code[5]),
	.B(n242),
	.Q(n247));
   NO3HDLLX0 U341 (.A(code[5]),
	.B(code[0]),
	.C(n243),
	.Q(n300));
   AN211HDLLX0 U342 (.A(n247),
	.B(n246),
	.C(n300),
	.D(n245),
	.Q(n248));
   INHDLLX0 U343 (.A(data_adc_buffer[36]),
	.Q(n255));
   NO3HDLLX0 U344 (.A(n303),
	.B(n302),
	.C(n288),
	.Q(n262));
   AN22HDLLX0 U345 (.A(data_adc_buffer[24]),
	.B(n290),
	.C(data_adc_buffer[0]),
	.D(n291),
	.Q(n253));
   INHDLLX0 U346 (.A(data_adc_buffer[37]),
	.Q(n258));
   AN22HDLLX0 U347 (.A(data_adc_buffer[25]),
	.B(n290),
	.C(data_adc_buffer[1]),
	.D(n291),
	.Q(n256));
   AN22HDLLX0 U348 (.A(data_adc_buffer[14]),
	.B(n289),
	.C(data_from_pre_buf[2]),
	.D(n288),
	.Q(n260));
   AN22HDLLX0 U349 (.A(data_adc_buffer[26]),
	.B(n290),
	.C(data_adc_buffer[38]),
	.D(n262),
	.Q(n259));
   AN22HDLLX0 U350 (.A(data_adc_buffer[15]),
	.B(n289),
	.C(data_from_pre_buf[3]),
	.D(n288),
	.Q(n264));
   AN22HDLLX0 U351 (.A(data_adc_buffer[27]),
	.B(n290),
	.C(data_adc_buffer[39]),
	.D(n262),
	.Q(n263));
   INHDLLX0 U352 (.A(data_adc_buffer[40]),
	.Q(n269));
   AN22HDLLX0 U353 (.A(data_adc_buffer[16]),
	.B(n289),
	.C(data_from_pre_buf[4]),
	.D(n288),
	.Q(n268));
   AN22HDLLX0 U355 (.A(data_adc_buffer[4]),
	.B(n291),
	.C(data_adc_buffer[28]),
	.D(n290),
	.Q(n267));
   INHDLLX0 U356 (.A(data_adc_buffer[41]),
	.Q(n272));
   AN22HDLLX0 U357 (.A(data_adc_buffer[17]),
	.B(n289),
	.C(data_from_pre_buf[5]),
	.D(n288),
	.Q(n271));
   AN22HDLLX0 U358 (.A(data_adc_buffer[5]),
	.B(n291),
	.C(data_adc_buffer[29]),
	.D(n290),
	.Q(n270));
   INHDLLX0 U359 (.A(data_adc_buffer[42]),
	.Q(n275));
   AN22HDLLX0 U360 (.A(data_adc_buffer[18]),
	.B(n289),
	.C(data_from_pre_buf[6]),
	.D(n288),
	.Q(n274));
   AN22HDLLX0 U361 (.A(data_adc_buffer[6]),
	.B(n291),
	.C(data_adc_buffer[30]),
	.D(n290),
	.Q(n273));
   INHDLLX0 U362 (.A(data_adc_buffer[43]),
	.Q(n278));
   AN22HDLLX0 U363 (.A(data_adc_buffer[19]),
	.B(n289),
	.C(data_from_pre_buf[7]),
	.D(n288),
	.Q(n277));
   AN22HDLLX0 U364 (.A(data_adc_buffer[7]),
	.B(n291),
	.C(data_adc_buffer[31]),
	.D(n290),
	.Q(n276));
   INHDLLX0 U365 (.A(data_adc_buffer[44]),
	.Q(n281));
   AN22HDLLX0 U366 (.A(data_adc_buffer[20]),
	.B(n289),
	.C(data_from_pre_buf[8]),
	.D(n288),
	.Q(n280));
   AN22HDLLX0 U367 (.A(data_adc_buffer[8]),
	.B(n291),
	.C(data_adc_buffer[32]),
	.D(n290),
	.Q(n279));
   INHDLLX0 U368 (.A(data_adc_buffer[45]),
	.Q(n284));
   AN22HDLLX0 U369 (.A(data_adc_buffer[21]),
	.B(n289),
	.C(data_from_pre_buf[9]),
	.D(n288),
	.Q(n283));
   AN22HDLLX0 U370 (.A(data_adc_buffer[9]),
	.B(n291),
	.C(data_adc_buffer[33]),
	.D(n290),
	.Q(n282));
   INHDLLX0 U371 (.A(data_adc_buffer[46]),
	.Q(n287));
   AN22HDLLX0 U372 (.A(data_adc_buffer[22]),
	.B(n289),
	.C(data_from_pre_buf[10]),
	.D(n288),
	.Q(n286));
   AN22HDLLX0 U373 (.A(data_adc_buffer[10]),
	.B(n291),
	.C(data_adc_buffer[34]),
	.D(n290),
	.Q(n285));
   INHDLLX0 U374 (.A(data_adc_buffer[47]),
	.Q(n295));
   AN22HDLLX0 U375 (.A(data_adc_buffer[23]),
	.B(n289),
	.C(data_from_pre_buf[11]),
	.D(n288),
	.Q(n293));
   AN22HDLLX0 U376 (.A(data_adc_buffer[11]),
	.B(n291),
	.C(data_adc_buffer[35]),
	.D(n290),
	.Q(n292));
   AN211HDLLX0 U377 (.A(n302),
	.B(n297),
	.C(n296),
	.D(adc_ready_pos),
	.Q(N57));
   NO2HDLLX0 U378 (.A(block_cnt[6]),
	.B(n299),
	.Q(n298));
   AN211HDLLX0 U379 (.A(block_cnt[6]),
	.B(n299),
	.C(adc_ready_pos),
	.D(n298),
	.Q(N59));
   OA22HDLLX0 U380 (.A(n301),
	.B(data_in[0]),
	.C(SAMP_RATE_MUX[0]),
	.D(n300),
	.Q(n580));
   OA22HDLLX0 U381 (.A(n301),
	.B(data_in[1]),
	.C(SAMP_RATE_MUX[1]),
	.D(n300),
	.Q(n60));
endmodule

module BLOCK_DIGITAL (
	clk_3p2M, 
	rst_n, 
	data_in, 
	addr, 
	code, 
	reg_map_addr, 
	data_out, 
	Rec_0, 
	Rec_1, 
	Rec_2, 
	Rec_3, 
	D_HP, 
	data_from_pre, 
	data_to_post, 
	COMP, 
	SAMP, 
	SAMP_analog, 
	WP0, 
	WP1, 
	WP2, 
	WP3);
   input clk_3p2M;
   input rst_n;
   input [15:0] data_in;
   input [9:0] addr;
   input [5:0] code;
   input [7:0] reg_map_addr;
   inout [15:0] data_out;
   output [11:0] Rec_0;
   output [11:0] Rec_1;
   output [11:0] Rec_2;
   output [11:0] Rec_3;
   output [3:0] D_HP;
   input [12:0] data_from_pre;
   output [12:0] data_to_post;
   input [3:0] COMP;
   output SAMP;
   output SAMP_analog;
   output [11:0] WP0;
   output [11:0] WP1;
   output [11:0] WP2;
   output [11:0] WP3;

   // Internal wires
   wire FE_PDN4_COMP_3;
   wire FE_PDN3_COMP_0;
   wire FE_PDN1_COMP_1;
   wire CTS_2;
   wire CTS_1;
   wire n59;
   wire rst_syn_n;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire [11:0] data_from_adc0;
   wire [11:0] data_from_adc1;
   wire [11:0] data_from_adc2;
   wire [11:0] data_from_adc3;
   wire [1:0] SAMP_RATE_MUX;

   BUHDLLX1 FE_PDC4_COMP_3 (.A(COMP[3]),
	.Q(FE_PDN4_COMP_3));
   BUHDLLX1 FE_PDC3_COMP_0 (.A(COMP[0]),
	.Q(FE_PDN3_COMP_0));
   BUHDLLX1 FE_PDC1_COMP_1 (.A(COMP[1]),
	.Q(FE_PDN1_COMP_1));
   BUHDLLX3 CTS_ccl_a_buf_00006 (.A(CTS_2),
	.Q(CTS_1));
   BUHDLLX2 CTS_ccl_a_buf_00009 (.A(clk_3p2M),
	.Q(CTS_2));
   RST_N_SYN rst_n_syn (.rst_n(rst_n),
	.rst_syn_n(rst_syn_n),
	.clk_sys(CTS_1));
   FSM_BLOCK fsm_block (.clk(clk_3p2M),
	.rst_n(n58),
	.data_in({ data_in[15],
		data_in[14],
		data_in[13],
		data_in[12],
		n31,
		n25,
		n23,
		n21,
		n19,
		n37,
		n35,
		n33,
		n45,
		n43,
		n53,
		n47 }),
	.addr({ n17,
		n15,
		n13,
		n11,
		n9,
		n7,
		n5,
		n3,
		n55,
		n49 }),
	.code({ n57,
		n29,
		n41,
		n51,
		n27,
		n39 }),
	.data_out(data_out),
	.reg_map_addr(reg_map_addr),
	.SAMP_RATE_MUX(SAMP_RATE_MUX),
	.adc_ready(n59),
	.data_from_adc0(data_from_adc0),
	.data_from_adc1(data_from_adc1),
	.data_from_adc2(data_from_adc2),
	.data_from_adc3(data_from_adc3),
	.data_from_pre(data_from_pre),
	.data_to_post(data_to_post),
	.Rec_0(Rec_0),
	.Rec_1(Rec_1),
	.Rec_2(Rec_2),
	.Rec_3(Rec_3),
	.D_HP(D_HP),
	.clk_clone1(CTS_1),
	.clk_clone2(CTS_2));
   sar_adc_logic_12bit_v4_single_input_v2_x4 sar_adc_logic (.D0(data_from_adc0),
	.D1(data_from_adc1),
	.D2(data_from_adc2),
	.D3(data_from_adc3),
	.DR(n59),
	.SAMP_analog(SAMP_analog),
	.WP0(WP0),
	.WP1(WP1),
	.WP2(WP2),
	.WP3(WP3),
	.COMP({ FE_PDN4_COMP_3,
		COMP[2],
		FE_PDN1_COMP_1,
		FE_PDN3_COMP_0 }),
	.RSTN(n58),
	.SAMP_RATE_MUX(SAMP_RATE_MUX),
	.CLK(CTS_1),
	.CLK_clone1(clk_3p2M));
   BUHDLLX0 U1 (.A(n59),
	.Q(SAMP));
   INHDLLX0 U2 (.A(n56),
	.Q(n57));
   INHDLLX0 U3 (.A(n50),
	.Q(n51));
   INHDLLX0 U4 (.A(n28),
	.Q(n29));
   INHDLLX0 U5 (.A(n26),
	.Q(n27));
   INHDLLX0 U6 (.A(n38),
	.Q(n39));
   INHDLLX0 U7 (.A(n48),
	.Q(n49));
   INHDLLX0 U8 (.A(n40),
	.Q(n41));
   INHDLLX0 U9 (.A(n54),
	.Q(n55));
   INHDLLX0 U10 (.A(addr[2]),
	.Q(n2));
   INHDLLX0 U11 (.A(n2),
	.Q(n3));
   INHDLLX0 U12 (.A(addr[3]),
	.Q(n4));
   INHDLLX0 U13 (.A(n4),
	.Q(n5));
   INHDLLX0 U14 (.A(addr[4]),
	.Q(n6));
   INHDLLX0 U15 (.A(n6),
	.Q(n7));
   INHDLLX0 U16 (.A(addr[5]),
	.Q(n8));
   INHDLLX0 U17 (.A(n8),
	.Q(n9));
   INHDLLX0 U18 (.A(addr[6]),
	.Q(n10));
   INHDLLX0 U19 (.A(n10),
	.Q(n11));
   INHDLLX0 U20 (.A(addr[7]),
	.Q(n12));
   INHDLLX0 U21 (.A(n12),
	.Q(n13));
   INHDLLX0 U22 (.A(addr[8]),
	.Q(n14));
   INHDLLX0 U23 (.A(n14),
	.Q(n15));
   INHDLLX0 U24 (.A(addr[9]),
	.Q(n16));
   INHDLLX0 U25 (.A(n16),
	.Q(n17));
   INHDLLX0 U26 (.A(data_in[7]),
	.Q(n18));
   INHDLLX0 U27 (.A(n18),
	.Q(n19));
   INHDLLX0 U28 (.A(data_in[8]),
	.Q(n20));
   INHDLLX0 U29 (.A(n20),
	.Q(n21));
   INHDLLX0 U30 (.A(data_in[9]),
	.Q(n22));
   INHDLLX0 U31 (.A(n22),
	.Q(n23));
   INHDLLX0 U32 (.A(data_in[10]),
	.Q(n24));
   INHDLLX0 U33 (.A(n24),
	.Q(n25));
   INHDLLX0 U34 (.A(code[1]),
	.Q(n26));
   INHDLLX0 U35 (.A(code[4]),
	.Q(n28));
   INHDLLX0 U36 (.A(data_in[11]),
	.Q(n30));
   INHDLLX0 U37 (.A(n30),
	.Q(n31));
   INHDLLX0 U38 (.A(data_in[4]),
	.Q(n32));
   INHDLLX0 U39 (.A(n32),
	.Q(n33));
   INHDLLX0 U40 (.A(data_in[5]),
	.Q(n34));
   INHDLLX0 U41 (.A(n34),
	.Q(n35));
   INHDLLX0 U42 (.A(data_in[6]),
	.Q(n36));
   INHDLLX0 U43 (.A(n36),
	.Q(n37));
   INHDLLX0 U44 (.A(code[0]),
	.Q(n38));
   INHDLLX0 U45 (.A(code[3]),
	.Q(n40));
   INHDLLX0 U46 (.A(data_in[2]),
	.Q(n42));
   INHDLLX0 U47 (.A(n42),
	.Q(n43));
   INHDLLX0 U48 (.A(data_in[3]),
	.Q(n44));
   INHDLLX0 U49 (.A(n44),
	.Q(n45));
   INHDLLX0 U50 (.A(data_in[0]),
	.Q(n46));
   INHDLLX0 U51 (.A(n46),
	.Q(n47));
   INHDLLX0 U52 (.A(addr[0]),
	.Q(n48));
   INHDLLX0 U53 (.A(code[2]),
	.Q(n50));
   INHDLLX0 U54 (.A(data_in[1]),
	.Q(n52));
   INHDLLX0 U55 (.A(n52),
	.Q(n53));
   INHDLLX0 U56 (.A(addr[1]),
	.Q(n54));
   INHDLLX0 U57 (.A(code[5]),
	.Q(n56));
   BUHDLLX2 U58 (.A(rst_syn_n),
	.Q(n58));
endmodule

