<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Project Status (04/29/2013 - 12:53:25)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>system.xmp</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Mapped</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>system</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
<font color="red"; face="Arial"><b>X </b></font>
<A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\implementation\_xmsgs/*.xmsgs?&DataKey=Error'>3 Errors (0 new)</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>EDK 14.4</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\implementation\_xmsgs/*.xmsgs?&DataKey=Warning'>33 Warnings (0 new)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>XPS Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\platgen.log'>Platgen Log File</A></TD><TD>Mon 29. Apr 12:53:25 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Warning'>3 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Info'>33 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Simgen Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>BitInit Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\system.log'>System Log File</A></TD><TD>Mon 29. Apr 12:53:23 2013</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>XPS Synthesis Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKSynthesisSumary"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report</B></TD><TD><B>Generated</B></TD><TD><B>Flip Flops Used</B></TD><TD><B>LUTs Used</B></TD><TD><B>BRAMS Used</B></TD><TD COLSPAN='2'><B>Errors</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_xst.srp'>system</A></TD><TD>Mon 29. Apr 12:50:08 2013</TD><TD ALIGN=RIGHT>4426</TD><TD ALIGN=RIGHT>5110</TD><TD ALIGN=RIGHT>26</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_mimtlu_0_wrapper_xst.srp'>system_mimtlu_0_wrapper</A></TD><TD>Mon 29. Apr 12:49:38 2013</TD><TD ALIGN=RIGHT>66</TD><TD ALIGN=RIGHT>95</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_clock_generator_0_wrapper_xst.srp'>system_clock_generator_0_wrapper</A></TD><TD>Mon 29. Apr 12:49:29 2013</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_dip_switches_4bits_wrapper_xst.srp'>system_dip_switches_4bits_wrapper</A></TD><TD>Mon 29. Apr 11:17:24 2013</TD><TD ALIGN=RIGHT>39</TD><TD ALIGN=RIGHT>50</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_ethernet_mac_wrapper_xst.srp'>system_ethernet_mac_wrapper</A></TD><TD>Mon 29. Apr 11:17:14 2013</TD><TD ALIGN=RIGHT>636</TD><TD ALIGN=RIGHT>783</TD><TD ALIGN=RIGHT>4</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_leds_4bits_wrapper_xst.srp'>system_leds_4bits_wrapper</A></TD><TD>Mon 29. Apr 11:14:33 2013</TD><TD ALIGN=RIGHT>39</TD><TD ALIGN=RIGHT>50</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_mcb3_lpddr_wrapper_xst.srp'>system_mcb3_lpddr_wrapper</A></TD><TD>Mon 29. Apr 11:14:23 2013</TD><TD ALIGN=RIGHT>338</TD><TD ALIGN=RIGHT>592</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_usb_uart_wrapper_xst.srp'>system_usb_uart_wrapper</A></TD><TD>Mon 29. Apr 11:14:03 2013</TD><TD ALIGN=RIGHT>89</TD><TD ALIGN=RIGHT>122</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_axi4_0_wrapper_xst.srp'>system_axi4_0_wrapper</A></TD><TD>Mon 29. Apr 11:13:54 2013</TD><TD ALIGN=RIGHT>587</TD><TD ALIGN=RIGHT>402</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_axi4lite_0_wrapper_xst.srp'>system_axi4lite_0_wrapper</A></TD><TD>Mon 29. Apr 11:13:41 2013</TD><TD ALIGN=RIGHT>180</TD><TD ALIGN=RIGHT>392</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_axi_timer_0_wrapper_xst.srp'>system_axi_timer_0_wrapper</A></TD><TD>Mon 29. Apr 11:13:25 2013</TD><TD ALIGN=RIGHT>222</TD><TD ALIGN=RIGHT>321</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_debug_module_wrapper_xst.srp'>system_debug_module_wrapper</A></TD><TD>Mon 29. Apr 11:13:07 2013</TD><TD ALIGN=RIGHT>131</TD><TD ALIGN=RIGHT>142</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_microblaze_0_wrapper_xst.srp'>system_microblaze_0_wrapper</A></TD><TD>Mon 29. Apr 11:12:58 2013</TD><TD ALIGN=RIGHT>1942</TD><TD ALIGN=RIGHT>1964</TD><TD ALIGN=RIGHT>18</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_microblaze_0_bram_block_wrapper_xst.srp'>system_microblaze_0_bram_block_wrapper</A></TD><TD>Mon 29. Apr 11:12:11 2013</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>4</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_microblaze_0_d_bram_ctrl_wrapper_xst.srp'>system_microblaze_0_d_bram_ctrl_wrapper</A></TD><TD>Mon 29. Apr 11:12:04 2013</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_microblaze_0_dlmb_wrapper_xst.srp'>system_microblaze_0_dlmb_wrapper</A></TD><TD>Mon 29. Apr 11:11:58 2013</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_microblaze_0_i_bram_ctrl_wrapper_xst.srp'>system_microblaze_0_i_bram_ctrl_wrapper</A></TD><TD>Mon 29. Apr 11:11:52 2013</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_microblaze_0_ilmb_wrapper_xst.srp'>system_microblaze_0_ilmb_wrapper</A></TD><TD>Mon 29. Apr 11:11:45 2013</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_microblaze_0_intc_wrapper_xst.srp'>system_microblaze_0_intc_wrapper</A></TD><TD>Mon 29. Apr 11:11:39 2013</TD><TD ALIGN=RIGHT>82</TD><TD ALIGN=RIGHT>131</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone/synthesis\system_proc_sys_reset_0_wrapper_xst.srp'>system_proc_sys_reset_0_wrapper</A></TD><TD>Mon 29. Apr 11:11:29 2013</TD><TD ALIGN=RIGHT>69</TD><TD ALIGN=RIGHT>54</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary (actual values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
</TABLE>







&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\implementation\system.bld'>Translation Report</A></TD><TD>Current</TD><TD>Mon 29. Apr 12:51:10 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\implementation\_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>31 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\implementation\_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>3 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\implementation\system_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Mon 29. Apr 12:51:34 2013</TD><TD ALIGN=LEFT><font color="red"; face="Arial"><b>X </b></font><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\implementation\_xmsgs/map.xmsgs?&DataKey=Error'>3 Errors (0 new)</A></TD><TD ALIGN=LEFT><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\implementation\_xmsgs/map.xmsgs?&DataKey=Warning'>2 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='M:/Git_projects/FPGA/MIMTLU_StandAlone\implementation\_xmsgs/map.xmsgs?&DataKey=Info'>739 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Place and Route Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 04/29/2013 - 12:53:25</center>
</BODY></HTML>