{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "fb66ba14_eb743cf4",
        "filename": "aom_dsp/arm/highbd_loopfilter_neon.c",
        "patchSetId": 2
      },
      "lineNbr": 33,
      "author": {
        "id": 5020
      },
      "writtenOn": "2022-02-23T18:10:37Z",
      "side": 1,
      "message": "this could be vqshluq_n_s16 [1], which would save a register, but there looks to be some variation between chips (a55 [2], a72 [3], n1 [4]) for latency and port scheduling, unless I\u0027m misreading, so it would just be a best guess.\n\n[1] https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s16\n[2] https://developer.arm.com/documentation/epm128372/2-0/\n[3] https://developer.arm.com/documentation/uan0016/a/\n[4] https://developer.arm.com/documentation/swog309707/latest",
      "range": {
        "startLine": 33,
        "startChar": 9,
        "endLine": 33,
        "endChar": 18
      },
      "revId": "2c1b6b70f0a7d31f9559a80a432b9c351df7d691",
      "serverId": "e5514cf8-2d6e-3e29-adb4-24cd6dde4bf0"
    }
  ]
}