Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[23:24:58.187841] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

Version: 21.15-s080_1, built Fri Sep 23 02:57:55 PDT 2022
Options: -files Desktop/VLSI/Exercises/Ex3/Step1-7/Ex3_Step1-7_v3_run.tcl 
Date:    Thu Jan 18 23:24:58 2024
Host:    cn91.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*1physical cpu*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB) (49293100KB)
PID:     21739
OS:      CentOS Linux release 7.9.2009 (Core)


[23:24:58.284017] Periodic Lic check successful
[23:24:58.284027] Feature usage summary:
[23:24:58.284032] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (14 seconds elapsed).

#@ Processing -files option
@genus 1> source Desktop/VLSI/Exercises/Ex3/Step1-7/Ex3_Step1-7_v3_run.tcl
#@ Begin verbose source ./Desktop/VLSI/Exercises/Ex3/Step1-7/Ex3_Step1-7_v3_run.tcl
@file(Ex3_Step1-7_v3_run.tcl) 2: set_db init_lib_search_path /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing
  Setting attribute of root '/': 'init_lib_search_path' = /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing
@file(Ex3_Step1-7_v3_run.tcl) 5: set_db script_search_path Desktop/VLSI/Script/
  Setting attribute of root '/': 'script_search_path' = Desktop/VLSI/Script/
@file(Ex3_Step1-7_v3_run.tcl) 8: set_db init_hdl_search_path Desktop/VLSI/Verilog/
  Setting attribute of root '/': 'init_hdl_search_path' = Desktop/VLSI/Verilog/
@file(Ex3_Step1-7_v3_run.tcl) 11: set_db library  /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib

Threads Configured:3

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of root '/': 'library' = /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
@file(Ex3_Step1-7_v3_run.tcl) 15: set_db lef_library {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef  /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

  Library has 324 usable logic and 128 usable sequential lib-cells.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-279'.
  Setting attribute of root '/': 'lef_library' = /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef
@file(Ex3_Step1-7_v3_run.tcl) 19: read_qrc /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(Ex3_Step1-7_v3_run.tcl) 23: set_db design_power_effort high
  Setting attribute of root '/': 'design_power_effort' = high
@file(Ex3_Step1-7_v3_run.tcl) 24: set_db opt_leakage_to_dynamic_ratio 1.0
  Setting attribute of root '/': 'opt_leakage_to_dynamic_ratio' = 1.0
@file(Ex3_Step1-7_v3_run.tcl) 27: read_hdl picorv32.v
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file 'Desktop/VLSI/Verilog/picorv32.v' on line 206, column 8.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
@file(Ex3_Step1-7_v3_run.tcl) 30: elaborate "picorv32"
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'picorv32' from file 'Desktop/VLSI/Verilog/picorv32.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'picorv32' with default parameters value.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rs1_q' in module 'picorv32_pcpi_fast_mul' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 2337.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rs2_q' in module 'picorv32_pcpi_fast_mul' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 2337.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rd_q' in module 'picorv32_pcpi_fast_mul' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 2338.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'pcpi_insn_valid_q' in module 'picorv32_pcpi_fast_mul' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 2341.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1277.
        : When multiple case item expressions match the case condition, only the statements associated with the first matching item are considered.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '6' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1277.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1323.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '3' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1323.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1506.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '3' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1506.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1653.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '4' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1653.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1662.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '5' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1662.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1673.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '6' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1673.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1682.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '7' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1682.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 1707.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'next_insn_opcode' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 179.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'new_ascii_instr' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 689.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_insn_addr' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 181.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_ascii_instr' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 758.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_imm' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 759.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_opcode' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 760.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs1' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 761.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs2' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 762.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rd' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 763.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_next' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 764.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_valid_insn' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 767.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_ascii_instr' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 769.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_imm' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 770.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_opcode' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 771.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs1' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 772.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs2' in module 'picorv32' in file 'Desktop/VLSI/Verilog/picorv32.v' on line 773.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-508'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'picorv32'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: picorv32, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: picorv32, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         1.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Ex3_Step1-7_v3_run.tcl) 33: check_design -all > Desktop/VLSI/Exercises/Ex3/Step1-7/v3/Checks/Ex3_Step1-7_v3_Check_Design.txt

@file(Ex3_Step1-7_v3_run.tcl) 36: read_sdc Ex1_Step4_v3.sdc
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:picorv32/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.01)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(Ex3_Step1-7_v3_run.tcl) 39: check_timing_intent > Desktop/VLSI/Exercises/Ex3/Step1-7/v3/Checks/Ex3_Step1-7_v3_Check_Timing_Intent.txt
@file(Ex3_Step1-7_v3_run.tcl) 42: set_db / .use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(Ex3_Step1-7_v3_run.tcl) 45: syn_generic 

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.040s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        40.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_getq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_setq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_retirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_maskirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_waitirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_timer_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'decoded_imm_j_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[10]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-12'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[19]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-24'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 82 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'picorv32' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:25:20 (Jan18) |  434.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Library based partitioning cannot be done as either there is a single library or there are no cells to partition.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
        : The tool tries to classify the given libraries into different Vth classes. If the leakage properties of the given libraries are too similar then the tool considers all libraries to be of the same Vth class.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.064s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        64.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.040s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        40.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Completed infer macro optimization (accepts: 0, rejects: 61, runtime: 0.037s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.050s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 2, runtime: 0.006s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.005s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.004s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed optimize datapath elements (accepts: 7, rejects: 0, runtime: 0.006s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      61 |        37.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         2.00 | 
| hlo_mux_consolidation     |       0 |       0 |         5.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         2.00 | 
| hlo_inequality_transform  |       0 |       0 |        50.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |         5.00 | 
| hlo_common_select_muxopto |       0 |       2 |         6.00 | 
| hlo_identity_transform    |       0 |       0 |         5.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         2.00 | 
| hlo_mux_consolidation     |       0 |       0 |         4.00 | 
| hlo_optimize_datapath     |       7 |       0 |         6.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         2.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         1.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 2
Number of non-ctl's : 15
mux_set_mem_do_rdata_1481_495 mux_set_mem_do_wdata_1481_499 mux_set_mem_do_rinst_1481_503 mux_decoder_pseudo_trigger_1481_506 mux_decoder_pseudo_trigger_1852_5897 mux_set_mem_do_rdata_1877_5903 mux_set_mem_do_wdata_1852_5915 mux_decoder_pseudo_trigger_1867_5899 mux_set_mem_do_rdata_1452_5901 mux_set_mem_do_rinst_1452_5907 mux_set_mem_do_wdata_1452_5913 mux_set_mem_do_rdata_1878_5905 mux_set_mem_do_rinst_1806_5909 mux_set_mem_do_rinst_1812_5911 mux_set_mem_do_wdata_1853_5917 
SOP DEBUG : Module= picorv32, Cluster= ctl_1481_9, ctl= 15, Non-ctl= 15
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_1481_9.
Number of non-ctl's : 64
g3221 g3222 g5162 g5183 g5185 g5186 g5187 g5253 g5260 g5316 g5347 g5348 g5350 g5352 g5353 g5373 g5414 g5492 g5526 g5528 g5530 g5534 g5535 g5538 g5720 g5738 g5740 g5749 g5751 g5761 g5763 g5767 g5769 g5771 g5775 g5779 g5803 g5804 g5806 g5809 g5811 g5817 mux_cpu_state_1481_9 mux_decoder_pseudo_trigger_1481_9 mux_decoder_trigger_1481_9 mux_latched_branch_1481_9 mux_latched_is_lb_1481_9 mux_latched_is_lh_1481_9 mux_latched_is_lu_1481_9 mux_latched_rd_1481_9 mux_latched_stalu_1481_9 mux_latched_store_1481_9 mux_mem_do_rinst_1481_9 mux_mem_wordsize_1481_9 mux_pcpi_valid_1481_9 mux_reg_op2_1481_9 mux_reg_sh_1481_9 mux_set_mem_do_rdata_1481_9 mux_set_mem_do_rinst_1481_9 mux_set_mem_do_wdata_1481_9 mux_trap_1481_9 mux_cpu_state_1593_5891 mux_pcpi_valid_1593_5893 mux_pcpi_valid_1600_5895 
SOP DEBUG : Module= picorv32, Cluster= ctl_cpu_state_1481_9, ctl= 4, Non-ctl= 64
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_cpu_state_1481_9.
Number of non-ctl's : 18
g474 g3227 g3228 g3229 g3230 g3231 g3232 g3237 g3238 g3239 g3252 mux_decoded_rd_921_13 mux_decoded_rs2_921_13 mux_instr_jal_921_13 mux_instr_lui_921_13 mux_is_alu_reg_imm_921_13 mux_is_alu_reg_reg_921_13 mux_is_beq_bne_blt_bge_bltu_bgeu_921_13 
SOP DEBUG : Module= picorv32, Cluster= ctl_mem_rdata_latched_921_13, ctl= 1, Non-ctl= 18
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_mem_rdata_latched_921_13.
Number of non-ctl's : 5
mux_cmbsop_instr_div_2440_10 mux_instr_div_2439_431 mux_instr_divu_2439_433 mux_instr_rem_2439_435 mux_instr_remu_2439_437 
SOP DEBUG : Module= picorv32_pcpi_div, Cluster= ctl_2440_10, ctl= 5, Non-ctl= 5
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_2440_10.
Number of non-ctl's : 5
mux_cmbsop_instr_mul_2350_10 mux_instr_mul_2349_123 mux_instr_mulh_2349_125 mux_instr_mulhsu_2349_127 mux_instr_mulhu_2349_129 
SOP DEBUG : Module= picorv32_pcpi_fast_mul, Cluster= ctl_2350_10, ctl= 5, Non-ctl= 5
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_2350_10.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'picorv32':
          live_trim(3) sop(5) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'picorv32'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:4 Speculation: 0
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpu_state_1731_8 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpuregs_wrdata_1310_4 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpuregs_write_1310_4 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_current_pc_1493_5 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_mem_do_rinst_1731_8 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_pcpi_int_rd_332_3 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_pcpi_int_wr_332_3 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1832_6 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1840_6 in module CDN_DP_region_0_0_c1.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '10' reached for message 'RTLOPT-54'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7266 g7267 g7268 g7269 g7270 g7271 g7272 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c1, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c1, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c2 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7266 g7267 g7268 g7269 g7270 g7271 g7272 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c2, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c2, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c3 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7266 g7267 g7268 g7269 g7270 g7271 g7272 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c3, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c3, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c4 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7266 g7267 g7268 g7269 g7270 g7271 g7272 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c4, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c4, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c5 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7266 g7267 g7268 g7269 g7270 g7271 g7272 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c5, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c5, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 9
F_mux_reg_op1_1481_9 g7266 g7267 g7268 g7269 g7270 g7271 g7272 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c6, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 9
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c6, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_mem_rdata_latched_921_13_create.
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in picorv32: area: 111801994605 ,dp = 58 mux = 173 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in picorv32: area: 102096570870 ,dp = 21 mux = 208 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in picorv32: area: 102096570870 ,dp = 21 mux = 208 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in picorv32: area: 102112595235 ,dp = 21 mux = 203 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in picorv32: area: 102112595235 ,dp = 21 mux = 203 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c5 in picorv32: area: 102112595235 ,dp = 21 mux = 203 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c6 in picorv32: area: 102096570870 ,dp = 22 mux = 208 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_0_0_c6 in picorv32: area: 102096570870 ,dp = 22 mux = 208 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 102096570870.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     111801994605       102096570870       102096570870       102112595235       102112595235       102112595235       102096570870  
##>            WNS         +4536.10           +4536.10           +4536.10           +4536.10           +4536.10           +4536.10           +4536.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  2                  2                  2                  2                  2                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  3                  3                  3                  3                  3                  3  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           111801994605 (      )    107378718.50 (        )             0 (        )              
##> datapath_rewrite_one_def       START           111801994605 ( +0.00)    107378718.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           111801994605 ( +0.00)    107378718.50 (   +0.00)             0 (       0)              
##>                                  END           110883264345 ( -0.82)    107378718.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           110883264345 ( +0.00)    107378718.50 (   +0.00)             0 (       0)              
##>                                  END           110883264345 ( +0.00)    107378718.50 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           110883264345 ( +0.00)    107378718.50 (   +0.00)             0 (       0)              (na,csaa) and_en_v2 --> en_mux
##>                                  END           110931337440 ( +0.04)    107378718.50 (   +0.00)             0 (       0)           0  
##>                                  END           110883264345 ( -0.82)    107378718.50 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START           110883264345 ( +0.00)    107378718.50 (   +0.00)             0 (       0)              
##>                                  END           106081296300 ( -4.33)    107378718.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           106081296300 ( +0.00)    214748364.70 (+107369646.20)             0 (       0)              
##>                                  END           105461687520 ( -0.58)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           105461687520 ( -5.67)    214748364.70 (+107369646.20)             0 (       0)           0  
##>canonicalize_by_names           START           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START           105461687520 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105408272970 ( -0.05)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START           105408272970 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           105408272970 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           105408272970 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105408272970 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           105408272970 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105408272970 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           105408272970 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) add_c_ohmux_version1_1 --> add_c_ohmux_version2
##>                                  END           105066419850 ( -0.32)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           105066419850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105066419850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           105066419850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105066419850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           105066419850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) and_en_v2 --> en_mux
##>                                  END           105413614425 ( +0.33)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           105066419850 ( -0.32)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START           105066419850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105066419850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           105066419850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           105066419850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           105066419850 ( -0.32)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START           104356006335 ( -0.68)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           102096570870 ( -2.17)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START           102096570870 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           102096570870 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           102096570870 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           102096570870 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           102096570870 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           102096570870 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           102096570870 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           102096570870 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START           102096570870 ( +0.00)     4536.10 (-214743828.60)             0 (       0)              
##>                                  END           102096570870 ( +0.00)     4536.10 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
MaxCSA: Successfully built Maximal CSA Expression Expr1
MaxCSA: Successfully built Maximal CSA Expression Expr2
MaxCSA: Successfully built Maximal CSA Expression Expr3
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c1 in picorv32_pcpi_div':
	  (sub_2494_26, minus_2470_59)
	  (minus_2490_26, minus_2488_26)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c2 in picorv32_pcpi_div':
	  (sub_2494_26, minus_2470_59)
	  (minus_2490_26, minus_2488_26)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c3 in picorv32_pcpi_div':
	  (sub_2494_26, minus_2470_59)
	  (minus_2490_26, minus_2488_26)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c4 in picorv32_pcpi_div':
	  (sub_2494_26, minus_2470_59)
	  (minus_2490_26, minus_2488_26)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c5 in picorv32_pcpi_div':
	  (sub_2494_26, minus_2470_59)
	  (minus_2490_26, minus_2488_26)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c6 in picorv32_pcpi_div':
	  (minus_2488_26, minus_2490_26)
	  (minus_2470_59, sub_2494_26)

CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in picorv32_pcpi_div: area: 19693944585 ,dp = 8 mux = 8 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c3 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c7 in picorv32_pcpi_div: area: 23534450730 ,dp = 6 mux = 8 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_1_0_c6 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 18112873905.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      19693944585        18112873905        18112873905        18112873905        18112873905        18112873905        18112873905        23534450730  
##>            WNS         +4531.40           +4531.40           +4531.40           +4531.40           +4531.40           +4531.40           +4531.40           +4531.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  2                  2                  2                  2                  2                  2                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  1                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            19693944585 (      )    107378713.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START            19693944585 ( +0.00)    107378713.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            19693944585 ( +0.00)    107378713.80 (   +0.00)             0 (       0)              
##>                                  END            19693944585 ( +0.00)    107378713.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            19693944585 ( +0.00)    107378713.80 (   +0.00)             0 (       0)              
##>                                  END            19693944585 ( +0.00)    107378713.80 (   +0.00)             0 (       0)           0  
##>                                  END            19693944585 ( +0.00)    107378713.80 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            19693944585 ( +0.00)    107378713.80 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( -6.13)    107378713.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            18486775755 ( +0.00)    214748364.70 (+107369650.90)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18486775755 ( -6.13)    214748364.70 (+107369650.90)             0 (       0)           0  
##>canonicalize_by_names           START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            18486775755 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18112873905 ( -2.02)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18112873905 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            18112873905 ( +0.00)     4531.40 (-214743833.30)             0 (       0)              
##>                                  END            18112873905 ( +0.00)     4531.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr4
CDN_DP_region_0_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_2_c0 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_2_c1 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c2 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c3 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c4 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c5 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c6 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c7 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_2_c7 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 68044795245.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      68044795245        68044795245        68044795245        68044795245        68044795245        68044795245        68044795245        68044795245  
##>            WNS         +6149.50           +6149.50           +6149.50           +6149.50           +6149.50           +6149.50           +6149.50           +6149.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  5  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_2_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START            68044795245 (      )     6149.50 (        )             0 (        )              
##> rewrite                        START           300232502640 (+341.23)     5998.00 ( -151.50)             0 (       0)              (a,ar) Expr4_from --> Expr4_to
##>                                  END           188825775705 (-37.11)     6028.50 (  +30.50)             0 (       0)           2  
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           4  
##>createMaxCarrySave              START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>create_score                    START            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)     6149.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_2_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr5
CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in picorv32: area: 181609470 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_1_c7 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 165585105.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        181609470          165585105          165585105          165585105          165585105          165585105          165585105          165585105  
##>            WNS         +6157.00           +6157.00           +6157.00           +6157.00           +6157.00           +6157.00           +6157.00           +6157.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              181609470 (      )     6157.00 (        )             0 (        )              
##> rewrite                        START              309804390 (+70.59)     6157.00 (   +0.00)             0 (       0)              (a,ar) Expr5_from --> Expr5_to
##>                                  END              421974945 (+36.21)     6157.00 (   +0.00)             0 (       0)           0  
##>                                  END              181609470 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              181609470 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              181609470 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              181609470 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              181609470 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 (+11.76)     6157.00 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 (+11.76)     6157.00 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              176268015 (-13.16)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( -6.06)     6157.00 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              165585105 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              165585105 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>create_score                    START              165585105 ( +0.00)     6157.00 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( +0.00)     6157.00 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_1_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'picorv32'.
Number of big hc bmuxes after = 2
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: picorv32, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.045s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |        45.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: picorv32, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.555s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       555.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                  Message Text                    |
--------------------------------------------------------------------------------
| CDFG-250  |Info    |    1 |Processing multi-dimensional arrays.              |
| CDFG-372  |Info    |  314 |Bitwidth mismatch in assignment.                  |
|           |        |      |Review and make sure the mismatch is              |
|           |        |      | unintentional. Genus can possibly issue bitwidth |
|           |        |      | mismatch warning for explicit assignments        |
|           |        |      | present in RTL as-well-as for implicit           |
|           |        |      | assignments inferred by the tool. For example,   |
|           |        |      | in case of enum declaration without value, the   |
|           |        |      | tool will implicitly assign value to the enum    |
|           |        |      | variables. It also issues the warning for any    |
|           |        |      | bitwidth mismatch that appears in this implicit  |
|           |        |      | assignment.                                      |
| CDFG-373  |Info    |   14 |Sign mismatch in assignment.                      |
| CDFG-472  |Warning |    7 |Unreachable statements for case item.             |
| CDFG-480  |Warning |    8 |Ignored redundant case item.                      |
|           |        |      |When multiple case item expressions match the     |
|           |        |      | case condition, only the statements associated   |
|           |        |      | with the first matching item are considered.     |
| CDFG-500  |Info    |    1 |Unused module input port.                         |
|           |        |      |(In port definition within the module, the input  |
|           |        |      | port is not used in any assignment statements or |
|           |        |      | conditional expressions for decision statements. |
| CDFG-508  |Warning |   45 |Removing unused register.                         |
|           |        |      |Genus removes the flip-flop or latch inferred for |
|           |        |      | an unused signal or variable. To preserve the    |
|           |        |      | flip-flop or latch, set the                      |
|           |        |      | hdl_preserve_unused_registers attribute to true  |
|           |        |      | or use a pragma in the RTL.                      |
| CDFG-738  |Info    |  160 |Common subexpression eliminated.                  |
| CDFG-739  |Info    |  160 |Common subexpression kept.                        |
| CDFG-769  |Info    |    4 |Identified sum-of-products logic to be optimized  |
|           |        |      | during syn_generic.                              |
| CDFG-771  |Info    |    2 |Replaced logic with a constant value.             |
| CDFG-818  |Warning |    1 |Using default parameter value for module          |
|           |        |      | elaboration.                                     |
| CWD-19    |Info    |  302 |An implementation was inferred.                   |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                        |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                   |
| DPOPT-3   |Info    |    4 |Implementing datapath configurations.             |
| DPOPT-4   |Info    |    4 |Done implementing datapath configurations.        |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                     |
| DPOPT-10  |Info    |    7 |Optimized a mux chain.                            |
| ELAB-1    |Info    |    1 |Elaborating Design.                               |
| ELAB-2    |Info    |    2 |Elaborating Subdesign.                            |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                          |
| GB-6      |Info    |    2 |A datapath component has been ungrouped.          |
| GLO-12    |Info    |   46 |Replacing a flip-flop with a logic constant 0.    |
|           |        |      |To prevent this optimization, set the             |
|           |        |      | 'optimize_constant_0_flops' root attribute to    |
|           |        |      | 'false' or 'optimize_constant_0_seq' instance    |
|           |        |      | attribute to 'false'. You can also see the       |
|           |        |      | complete list of deleted sequential with command |
|           |        |      | 'report sequential -deleted'                     |
|           |        |      | (on Reason 'constant0').                         |
| GLO-24    |Info    |   36 |Replacing a dont care flip-flop with a logic      |
|           |        |      | constant 0.                                      |
|           |        |      |The value used to replace the flop can be set by  |
|           |        |      | the root attribute 'optimize_seq_x_to'.          |
| GLO-34    |Info    |    5 |Deleting instances not driving any primary        |
|           |        |      | outputs.                                         |
|           |        |      |Optimizations such as constant propagation or     |
|           |        |      | redundancy removal could change the connections  |
|           |        |      | so a hierarchical instance does not drive any    |
|           |        |      | primary outputs anymore. To see the list of      |
|           |        |      | deleted hierarchical instances, set the          |
|           |        |      | 'information_level' attribute to 2 or above. If  |
|           |        |      | the message is truncated set the message         |
|           |        |      | attribute 'truncate' to false to see the         |
|           |        |      | complete list. To prevent this optimization, set |
|           |        |      | the 'delete_unloaded_insts' root/subdesign       |
|           |        |      | attribute to 'false' or 'preserve' instance      |
|           |        |      | attribute to 'true'.                             |
| GLO-42    |Info    |    1 |Equivalent sequential instances have been merged. |
|           |        |      |To prevent merging of sequential instances, set   |
|           |        |      | the 'optimize_merge_flops' and                   |
|           |        |      | 'optimize_merge_latches' root attributes to      |
|           |        |      | 'false' or the 'optimize_merge_seq' instance     |
|           |        |      | attribute to 'false'.                            |
| GLO-46    |Info    |    1 |Combinational hierarchical instances are merged.  |
| GLO-51    |Info    |    1 |Hierarchical instance automatically ungrouped.    |
|           |        |      |Hierarchical instances can be automatically       |
|           |        |      | ungrouped to allow for better area or timing     |
|           |        |      | optimization. To prevent this ungroup, set the   |
|           |        |      | root-level attribute 'auto_ungroup' to 'none'.   |
|           |        |      | You can also prevent individual ungroup with     |
|           |        |      | setting the attribute 'ungroup_ok' of instances  |
|           |        |      | or modules to 'false'.                           |
| LBR-9     |Warning |   20 |Library cell has no output pins defined.          |
|           |        |      |Add the missing output pin(s)                     |
|           |        |      | , then reload the library. Else the library cell |
|           |        |      | will be marked as timing model i.e. unusable.    |
|           |        |      | Timing_model means that the cell does not have   |
|           |        |      | any defined function. If there is no output pin, |
|           |        |      | Genus will mark library cell as unusable i.e.    |
|           |        |      | the attribute 'usable' will be marked to 'false' |
|           |        |      | on the libcell. Therefore, the cell is not used  |
|           |        |      | for mapping and it will not be picked up from    |
|           |        |      | the library for synthesis. If you query the      |
|           |        |      | attribute 'unusable_reason' on the libcell;      |
|           |        |      | result will be: 'Library cell has no output      |
|           |        |      | pins.'Note: The message LBR-9 is only for the    |
|           |        |      | logical pins and not for the power_ground pins.  |
|           |        |      | Genus will depend upon the output function       |
|           |        |      | defined in the pin group (output pin)            |
|           |        |      | of the cell, to use it for mapping. The pg_pin   |
|           |        |      | will not have any function defined.              |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute. |
|           |        |      |If the remainder of this library cell's semantic  |
|           |        |      | checks are successful, it will be considered as  |
|           |        |      | a timing-model                                   |
|           |        |      | (because one of its outputs does not have a vali |
|           |        |      | d function.                                      |
| LBR-155   |Info    | 1056 |Mismatch in unateness between 'timing_sense'      |
|           |        |      | attribute and the function.                      |
|           |        |      |The 'timing_sense' attribute will be respected.   |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message   |
|           |        |      | to 10 if information_level is less than 9.       |
| LBR-162   |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense     |
|           |        |      | arcs have been processed.                        |
|           |        |      |Setting the 'timing_sense' to non_unate.          |
| LBR-412   |Info    |    1 |Created nominal operating condition.              |
|           |        |      |The nominal operating condition is represented,   |
|           |        |      | either by the nominal PVT values specified in    |
|           |        |      | the library source                               |
|           |        |      | (via nom_process,nom_voltage and nom_temperature |
|           |        |      | respectively)                                    |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).    |
| LBR-518   |Info    |    1 |Missing a function attribute in the output pin    |
|           |        |      | definition.                                      |
| PHYS-129  |Info    |  119 |Via with no resistance will have a value of '0.0' |
|           |        |      | assigned for resistance value.                   |
|           |        |      |If this is the expected behavior, this message    |
|           |        |      | can be ignored.                                  |
| PHYS-279  |Warning |   94 |Physical cell not defined in library.             |
|           |        |      |Ensure that the proper library files are          |
|           |        |      | available and have been imported.                |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.      |
| POPT-507  |Info    |    2 |Leakage power optimization was enabled, but       |
|           |        |      | single Vth class seems to be used as leakage     |
|           |        |      | properties of the given libraries look too       |
|           |        |      | similar.                                         |
|           |        |      |The tool tries to classify the given libraries    |
|           |        |      | into different Vth classes. If the leakage       |
|           |        |      | properties of the given libraries are too        |
|           |        |      | similar then the tool considers all libraries to |
|           |        |      | be of the same Vth class.                        |
| RTLOPT-30 |Info    |   12 |Accepted resource sharing opportunity.            |
| RTLOPT-40 |Info    |    6 |Transformed datapath macro.                       |
| RTLOPT-54 |Warning |  156 |Use of 'parallel_case' pragma may hinder datapath |
|           |        |      | resource sharing.                                |
| SDC-201   |Warning |    1 |Unsupported SDC command option.                   |
|           |        |      |The current version does not support this SDC     |
|           |        |      | command option.  However, future versions may be |
|           |        |      | enhanced to support this option.                 |
| SYNTH-1   |Info    |    1 |Synthesizing.                                     |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.         |
| VLOGPT-37 |Warning |    1 |Ignoring unsynthesizable construct.               |
|           |        |      |For example, the following constructs will be     |
|           |        |      | ignored:
    - initial block
    - final block
  |
|           |        |      | - program block
    - property block
    -       |
|           |        |      | sequence block
    - covergroup
    - checker    |
|           |        |      | block
    - gate drive strength
    - system     |
|           |        |      | task enable
    - reg declaration with initial   |
|           |        |      | value
    - specify block.                       |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Warning : Total power has skewed contributions from leakage and dynamic power. [POPT-502]
        : With 'opt_leakage_to_dynamic_ratio' set to 1, the total power of 'NAND2XL' is being computed as:
	  Total Power = (Leakage Power * 1) + (Dynamic Power * (1 - 1))
	  Leakage Power:     0.0132850000 nW
	  Dynamic Power:   226.2442120000 nW
	  Total Power:       0.0132850000 nW
	  Leakage Power is contributing 100% to the Total Power.
        : Dynamic power is typically calculated/specified for some 'active period'. For combination of leakage and dynamic power opt_leakage_to_dynamic_ratio must specify the percentage of overall time for which the design is not in the 'active period' but in 'idle mode', i.e. no dynamic power but only leakage power is consumed. For a reasonable optimization across dynamic and leakage power, leakage contribution is expected to be above 5% and below 95%. A contribution of less than 5% will result in limited leakage optimization and contribution of more than 95% will result in limited dynamic optimization. Adjust 'opt_leakage_to_dynamic_ratio' so that leakage contribution comes to an intermediate value if you intend both optimizations to occur.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][31]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][30]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][29]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][28]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][27]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][26]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][25]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][24]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][23]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][22]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][21]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][20]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][19]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][18]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][17]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][16]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][15]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cpuregs_reg[0][12]'. The constant is '0'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-45'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpuregs_reg[0][19]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 34 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 sequential instances.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| GB-6     |Info    |    4 |A datapath component has been ungrouped.           |
| GLO-12   |Info    |   34 |Replacing a flip-flop with a logic constant 0.     |
|          |        |      |To prevent this optimization, set the              |
|          |        |      | 'optimize_constant_0_flops' root attribute to     |
|          |        |      | 'false' or 'optimize_constant_0_seq' instance     |
|          |        |      | attribute to 'false'. You can also see the        |
|          |        |      | complete list of deleted sequential with command  |
|          |        |      | 'report sequential -deleted'                      |
|          |        |      | (on Reason 'constant0').                          |
| GLO-34   |Info    |    2 |Deleting instances not driving any primary         |
|          |        |      | outputs.                                          |
|          |        |      |Optimizations such as constant propagation or      |
|          |        |      | redundancy removal could change the connections   |
|          |        |      | so a hierarchical instance does not drive any     |
|          |        |      | primary outputs anymore. To see the list of       |
|          |        |      | deleted hierarchical instances, set the           |
|          |        |      | 'information_level' attribute to 2 or above. If   |
|          |        |      | the message is truncated set the message          |
|          |        |      | attribute 'truncate' to false to see the complete |
|          |        |      | list. To prevent this optimization, set the       |
|          |        |      | 'delete_unloaded_insts' root/subdesign attribute  |
|          |        |      | to 'false' or 'preserve' instance attribute to    |
|          |        |      | 'true'.                                           |
| GLO-42   |Info    |   11 |Equivalent sequential instances have been merged.  |
|          |        |      |To prevent merging of sequential instances, set    |
|          |        |      | the 'optimize_merge_flops' and                    |
|          |        |      | 'optimize_merge_latches' root attributes to       |
|          |        |      | 'false' or the 'optimize_merge_seq' instance      |
|          |        |      | attribute to 'false'.                             |
| GLO-45   |Info    |   34 |Replacing the synchronous part of an always        |
|          |        |      | feeding back flip-flop with a logic constant.     |
|          |        |      |To prevent this optimization, set                  |
|          |        |      | 'optimize_constant_feedback_seqs' root attribute  |
|          |        |      | to 'false'. The instance attribute                |
|          |        |      | 'optimize_constant_feedback_seq' controls this    |
|          |        |      | optimization.                                     |
| GLO-51   |Info    |    2 |Hierarchical instance automatically ungrouped.     |
|          |        |      |Hierarchical instances can be automatically        |
|          |        |      | ungrouped to allow for better area or timing      |
|          |        |      | optimization. To prevent this ungroup, set the    |
|          |        |      | root-level attribute 'auto_ungroup' to 'none'.    |
|          |        |      | You can also prevent individual ungroup with      |
|          |        |      | setting the attribute 'ungroup_ok' of instances   |
|          |        |      | or modules to 'false'.                            |
| POPT-502 |Warning |    1 |Total power has skewed contributions from leakage  |
|          |        |      | and dynamic power.                                |
|          |        |      |Dynamic power is typically calculated/specified    |
|          |        |      | for some 'active period'. For combination of      |
|          |        |      | leakage and dynamic power                         |
|          |        |      | opt_leakage_to_dynamic_ratio must specify the     |
|          |        |      | percentage of overall time for which the design   |
|          |        |      | is not in the 'active period' but in 'idle mode', |
|          |        |      | i.e. no dynamic power but only leakage power is   |
|          |        |      | consumed. For a reasonable optimization across    |
|          |        |      | dynamic and leakage power, leakage contribution   |
|          |        |      | is expected to be above 5% and below 95%. A       |
|          |        |      | contribution of less than 5% will result in       |
|          |        |      | limited leakage optimization and contribution of  |
|          |        |      | more than 95% will result in limited dynamic      |
|          |        |      | optimization. Adjust                              |
|          |        |      | 'opt_leakage_to_dynamic_ratio' so that leakage    |
|          |        |      | contribution comes to an intermediate value if    |
|          |        |      | you intend both optimizations to occur.           |
| POPT-507 |Info    |    1 |Leakage power optimization was enabled, but single |
|          |        |      | Vth class seems to be used as leakage properties  |
|          |        |      | of the given libraries look too similar.          |
|          |        |      |The tool tries to classify the given libraries     |
|          |        |      | into different Vth classes. If the leakage        |
|          |        |      | properties of the given libraries are too similar |
|          |        |      | then the tool considers all libraries to be of    |
|          |        |      | the same Vth class.                               |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   295 ps
Target path end-point (Pin: genblk1.pcpi_mul_rd_reg[63]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1961        100.0
Excluded from State Retention    1961        100.0
    - Will not convert           1961        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1961        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 170, CPU_Time 171.958506
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:25:20 (Jan18) |  434.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:02:51(00:02:50) | 100.0(100.0) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:25:20 (Jan18) |  434.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:02:51(00:02:50) | 100.0(100.0) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     18215     75086       434
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     26639     84214       953
##>G:Misc                             170
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      171
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'picorv32' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(Ex3_Step1-7_v3_run.tcl) 48: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Warning : Total power has skewed contributions from leakage and dynamic power. [POPT-502]
        : With 'opt_leakage_to_dynamic_ratio' set to 1, the total power of 'NAND2XL' is being computed as:
	  Total Power = (Leakage Power * 1) + (Dynamic Power * (1 - 1))
	  Leakage Power:     0.0132850000 nW
	  Dynamic Power:   226.2442120000 nW
	  Total Power:       0.0132850000 nW
	  Leakage Power is contributing 100% to the Total Power.
Info    : Mapping. [SYNTH-4]
        : Mapping 'picorv32' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:25:20 (Jan18) |  434.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:02:51(00:02:50) |  98.9( 98.8) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:07) |  00:00:02(00:00:02) |   1.1(  1.2) |   23:28:12 (Jan18) |  953.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Library based partitioning cannot be done as either there is a single library or there are no cells to partition.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:25:20 (Jan18) |  434.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:02:51(00:02:50) |  98.3( 98.3) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:07) |  00:00:02(00:00:02) |   1.1(  1.2) |   23:28:12 (Jan18) |  953.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:13(00:03:08) |  00:00:01(00:00:01) |   0.6(  0.6) |   23:28:13 (Jan18) |  953.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Warning : Total power has skewed contributions from leakage and dynamic power. [POPT-502]
        : With 'opt_leakage_to_dynamic_ratio' set to 1, the total power of 'NAND2XL' is being computed as:
	  Total Power = (Leakage Power * 1) + (Dynamic Power * (1 - 1))
	  Leakage Power:     0.0132850000 nW
	  Dynamic Power:   226.2442120000 nW
	  Total Power:       0.0132850000 nW
	  Leakage Power is contributing 100% to the Total Power.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 8.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '22737' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
                  Library loading done successfully on server 'localhost_1_0'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '22978' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '22980' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '22982' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '22984' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '22986' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '22988' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '22990' on this host.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
        Distributing super-thread jobs: mult_signed add_unsigned_1100_5_1153 increment_unsigned_284_1808 increment_unsigned_284_1808_975 add_unsigned_1100_5 leq_unsigned_rtlopto_model_2151 add_unsigned_963 sub_unsigned_974_1157 sub_unsigned_974
          Sending 'mult_signed' to server 'localhost_1_0'...
            Sent 'mult_signed' to server 'localhost_1_0'.
          Sending 'add_unsigned_1100_5_1153' to server 'localhost_1_2'...
            Sent 'add_unsigned_1100_5_1153' to server 'localhost_1_2'.
          Sending 'increment_unsigned_284_1808' to server 'localhost_1_6'...
            Sent 'increment_unsigned_284_1808' to server 'localhost_1_6'.
          Sending 'increment_unsigned_284_1808_975' to server 'localhost_1_5'...
            Sent 'increment_unsigned_284_1808_975' to server 'localhost_1_5'.
          Sending 'add_unsigned_1100_5' to server 'localhost_1_1'...
            Sent 'add_unsigned_1100_5' to server 'localhost_1_1'.
          Sending 'leq_unsigned_rtlopto_model_2151' to server 'localhost_1_7'...
            Sent 'leq_unsigned_rtlopto_model_2151' to server 'localhost_1_7'.
          Sending 'add_unsigned_963' to server 'localhost_1_4'...
            Sent 'add_unsigned_963' to server 'localhost_1_4'.
          Sending 'sub_unsigned_974_1157' to server 'localhost_1_3'...
            Sent 'sub_unsigned_974_1157' to server 'localhost_1_3'.
          Received 'increment_unsigned_284_1808_975' from server 'localhost_1_5'. (993 ms elapsed)
          Sending 'sub_unsigned_974' to server 'localhost_1_5'...
            Sent 'sub_unsigned_974' to server 'localhost_1_5'.
          Received 'sub_unsigned_974' from server 'localhost_1_5'. (207 ms elapsed)
          Received 'sub_unsigned_974_1157' from server 'localhost_1_3'. (1170 ms elapsed)
          Received 'add_unsigned_963' from server 'localhost_1_4'. (1231 ms elapsed)
          Received 'increment_unsigned_284_1808' from server 'localhost_1_6'. (1557 ms elapsed)
          Received 'add_unsigned_1100_5' from server 'localhost_1_1'. (1523 ms elapsed)
          Received 'leq_unsigned_rtlopto_model_2151' from server 'localhost_1_7'. (1702 ms elapsed)
          Received 'add_unsigned_1100_5_1153' from server 'localhost_1_2'. (1850 ms elapsed)
          Received 'mult_signed' from server 'localhost_1_0'. (4610 ms elapsed)
        Distributing super-thread jobs: cb_part_3374 cb_part_3376
          Sending 'cb_part_3374' to server 'localhost_1_0'...
            Sent 'cb_part_3374' to server 'localhost_1_0'.
          Sending 'cb_part_3376' to server 'localhost_1_2'...
            Sent 'cb_part_3376' to server 'localhost_1_2'.
          Received 'cb_part_3376' from server 'localhost_1_2'. (421 ms elapsed)
          Received 'cb_part_3374' from server 'localhost_1_0'. (713 ms elapsed)
        Distributing super-thread jobs: addsub_unsigned_114 sub_unsigned_982_1 add_unsigned_1100_5_1154 increment_unsigned_99_1807
          Sending 'addsub_unsigned_114' to server 'localhost_1_0'...
            Sent 'addsub_unsigned_114' to server 'localhost_1_0'.
          Sending 'sub_unsigned_982_1' to server 'localhost_1_2'...
            Sent 'sub_unsigned_982_1' to server 'localhost_1_2'.
          Sending 'add_unsigned_1100_5_1154' to server 'localhost_1_6'...
            Sent 'add_unsigned_1100_5_1154' to server 'localhost_1_6'.
          Sending 'increment_unsigned_99_1807' to server 'localhost_1_5'...
            Sent 'increment_unsigned_99_1807' to server 'localhost_1_5'.
          Received 'sub_unsigned_982_1' from server 'localhost_1_2'. (300 ms elapsed)
          Received 'add_unsigned_1100_5_1154' from server 'localhost_1_6'. (322 ms elapsed)
          Received 'addsub_unsigned_114' from server 'localhost_1_0'. (361 ms elapsed)
          Received 'increment_unsigned_99_1807' from server 'localhost_1_5'. (553 ms elapsed)
        Distributing super-thread jobs: cb_seq_3372 cb_seq
          Sending 'cb_seq_3372' to server 'localhost_1_0'...
            Sent 'cb_seq_3372' to server 'localhost_1_0'.
          Sending 'cb_seq' to server 'localhost_1_2'...
            Sent 'cb_seq' to server 'localhost_1_2'.
          Received 'cb_seq' from server 'localhost_1_2'. (1350 ms elapsed)
          Received 'cb_seq_3372' from server 'localhost_1_0'. (24210 ms elapsed)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   295 ps
Target path end-point (Pin: genblk1.pcpi_mul_rd_reg[63]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
        Distributing super-thread jobs: cb_seq_3372 cb_seq
          Sending 'cb_seq_3372' to server 'localhost_1_0'...
            Sent 'cb_seq_3372' to server 'localhost_1_0'.
          Sending 'cb_seq' to server 'localhost_1_2'...
            Sent 'cb_seq' to server 'localhost_1_2'.
          Received 'cb_seq' from server 'localhost_1_2'. (2003 ms elapsed)
          Received 'cb_seq_3372' from server 'localhost_1_0'. (22785 ms elapsed)
        Distributing super-thread jobs: addsub_unsigned_114 sub_unsigned_982_1 add_unsigned_1100_5_1154 increment_unsigned_99_1807
          Sending 'addsub_unsigned_114' to server 'localhost_1_0'...
            Sent 'addsub_unsigned_114' to server 'localhost_1_0'.
          Sending 'sub_unsigned_982_1' to server 'localhost_1_2'...
            Sent 'sub_unsigned_982_1' to server 'localhost_1_2'.
          Sending 'add_unsigned_1100_5_1154' to server 'localhost_1_6'...
            Sent 'add_unsigned_1100_5_1154' to server 'localhost_1_6'.
          Sending 'increment_unsigned_99_1807' to server 'localhost_1_5'...
            Sent 'increment_unsigned_99_1807' to server 'localhost_1_5'.
          Received 'sub_unsigned_982_1' from server 'localhost_1_2'. (1074 ms elapsed)
          Received 'increment_unsigned_99_1807' from server 'localhost_1_5'. (1310 ms elapsed)
          Received 'addsub_unsigned_114' from server 'localhost_1_0'. (1413 ms elapsed)
          Received 'add_unsigned_1100_5_1154' from server 'localhost_1_6'. (1514 ms elapsed)
        Distributing super-thread jobs: cb_part_3374 cb_part_3376
          Sending 'cb_part_3374' to server 'localhost_1_0'...
            Sent 'cb_part_3374' to server 'localhost_1_0'.
          Sending 'cb_part_3376' to server 'localhost_1_2'...
            Sent 'cb_part_3376' to server 'localhost_1_2'.
          Received 'cb_part_3376' from server 'localhost_1_2'. (616 ms elapsed)
          Received 'cb_part_3374' from server 'localhost_1_0'. (1058 ms elapsed)
        Distributing super-thread jobs: mult_signed add_unsigned_1100_5_1153 increment_unsigned_284_1808_975 increment_unsigned_284_1808 add_unsigned_1100_5 leq_unsigned_rtlopto_model_2151 add_unsigned_963 sub_unsigned_974_1157 sub_unsigned_974
          Sending 'mult_signed' to server 'localhost_1_0'...
            Sent 'mult_signed' to server 'localhost_1_0'.
          Sending 'add_unsigned_1100_5_1153' to server 'localhost_1_2'...
            Sent 'add_unsigned_1100_5_1153' to server 'localhost_1_2'.
          Sending 'increment_unsigned_284_1808_975' to server 'localhost_1_6'...
            Sent 'increment_unsigned_284_1808_975' to server 'localhost_1_6'.
          Sending 'increment_unsigned_284_1808' to server 'localhost_1_5'...
            Sent 'increment_unsigned_284_1808' to server 'localhost_1_5'.
          Sending 'add_unsigned_1100_5' to server 'localhost_1_1'...
            Sent 'add_unsigned_1100_5' to server 'localhost_1_1'.
          Sending 'leq_unsigned_rtlopto_model_2151' to server 'localhost_1_7'...
            Sent 'leq_unsigned_rtlopto_model_2151' to server 'localhost_1_7'.
          Sending 'add_unsigned_963' to server 'localhost_1_4'...
            Sent 'add_unsigned_963' to server 'localhost_1_4'.
          Sending 'sub_unsigned_974_1157' to server 'localhost_1_3'...
            Sent 'sub_unsigned_974_1157' to server 'localhost_1_3'.
          Received 'add_unsigned_1100_5_1153' from server 'localhost_1_2'. (1597 ms elapsed)
          Sending 'sub_unsigned_974' to server 'localhost_1_2'...
            Sent 'sub_unsigned_974' to server 'localhost_1_2'.
          Received 'add_unsigned_1100_5' from server 'localhost_1_1'. (1736 ms elapsed)
          Received 'leq_unsigned_rtlopto_model_2151' from server 'localhost_1_7'. (2820 ms elapsed)
          Received 'increment_unsigned_284_1808_975' from server 'localhost_1_6'. (2923 ms elapsed)
          Received 'sub_unsigned_974_1157' from server 'localhost_1_3'. (2899 ms elapsed)
          Received 'increment_unsigned_284_1808' from server 'localhost_1_5'. (3016 ms elapsed)
          Received 'sub_unsigned_974' from server 'localhost_1_2'. (1905 ms elapsed)
          Received 'add_unsigned_963' from server 'localhost_1_4'. (3697 ms elapsed)
          Received 'mult_signed' from server 'localhost_1_0'. (28126 ms elapsed)
        Distributing super-thread jobs: cb_part_3375
          Sending 'cb_part_3375' to server 'localhost_1_0'...
            Sent 'cb_part_3375' to server 'localhost_1_0'.
          Received 'cb_part_3375' from server 'localhost_1_0'. (202 ms elapsed)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                50858        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               295     1025             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   196 ps
Target path end-point (Pin: genblk1.pcpi_mul_rd_reg[63]/D (DFFQXL/D))

              Distributing super-thread jobs: cb_seq_3372
                Sending 'cb_seq_3372' to server 'localhost_1_0'...
                  Sent 'cb_seq_3372' to server 'localhost_1_0'.
                Received 'cb_seq_3372' from server 'localhost_1_0'. (13454 ms elapsed)
              Distributing super-thread jobs: cb_part_3374
                Sending 'cb_part_3374' to server 'localhost_1_0'...
                  Sent 'cb_part_3374' to server 'localhost_1_0'.
                Received 'cb_part_3374' from server 'localhost_1_0'. (1018 ms elapsed)
              Distributing super-thread jobs: cb_seq
                Sending 'cb_seq' to server 'localhost_1_0'...
                  Sent 'cb_seq' to server 'localhost_1_0'.
                Received 'cb_seq' from server 'localhost_1_0'. (826 ms elapsed)
              Distributing super-thread jobs: mult_signed
                Sending 'mult_signed' to server 'localhost_1_0'...
                  Sent 'mult_signed' to server 'localhost_1_0'.
                Received 'mult_signed' from server 'localhost_1_0'. (5964 ms elapsed)
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| LBR-155  |Info    |  264 |Mismatch in unateness between 'timing_sense'       |
|          |        |      | attribute and the function.                       |
|          |        |      |The 'timing_sense' attribute will be respected.    |
| PA-7     |Info    |   30 |Resetting power analysis results.                  |
|          |        |      |All computed switching activities are removed.     |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| POPT-502 |Warning |    2 |Total power has skewed contributions from leakage  |
|          |        |      | and dynamic power.                                |
|          |        |      |Dynamic power is typically calculated/specified    |
|          |        |      | for some 'active period'. For combination of      |
|          |        |      | leakage and dynamic power                         |
|          |        |      | opt_leakage_to_dynamic_ratio must specify the     |
|          |        |      | percentage of overall time for which the design   |
|          |        |      | is not in the 'active period' but in 'idle mode', |
|          |        |      | i.e. no dynamic power but only leakage power is   |
|          |        |      | consumed. For a reasonable optimization across    |
|          |        |      | dynamic and leakage power, leakage contribution   |
|          |        |      | is expected to be above 5% and below 95%. A       |
|          |        |      | contribution of less than 5% will result in       |
|          |        |      | limited leakage optimization and contribution of  |
|          |        |      | more than 95% will result in limited dynamic      |
|          |        |      | optimization. Adjust                              |
|          |        |      | 'opt_leakage_to_dynamic_ratio' so that leakage    |
|          |        |      | contribution comes to an intermediate value if    |
|          |        |      | you intend both optimizations to occur.           |
| POPT-507 |Info    |    2 |Leakage power optimization was enabled, but single |
|          |        |      | Vth class seems to be used as leakage properties  |
|          |        |      | of the given libraries look too similar.          |
|          |        |      |The tool tries to classify the given libraries     |
|          |        |      | into different Vth classes. If the leakage        |
|          |        |      | properties of the given libraries are too similar |
|          |        |      | then the tool considers all libraries to be of    |
|          |        |      | the same Vth class.                               |
| ST-110   |Info    |    8 |Connection established with super-threading        |
|          |        |      | server.                                           |
|          |        |      |The tool is entering super-threading mode and has  |
|          |        |      | established a connection with a CPU server        |
|          |        |      | process.  This is enabled by the root attributes  |
|          |        |      | 'super_thread_servers' or 'auto_super_thread'.    |
| ST-120   |Info    |    1 |Attempting to launch a super-threading server.     |
|          |        |      |The tool is entering super-threading mode and is   |
|          |        |      | launching a CPU server process.  This is enabled  |
|          |        |      | by the root attribute 'super_thread_servers' or   |
|          |        |      | 'auto_super_thread'.                              |
| ST-128   |Info    |    2 |Super thread servers are launched successfully.    |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                 |
| SYNTH-4  |Info    |    1 |Mapping.                                           |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               48288        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               196      565             10000 


+-----------+-----------------+-----+----------------------+---------------------------+
|   Host    |     Machine     | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------+-----+----------------------+---------------------------+
| localhost | cn91.it.auth.gr |  8  |        1642.9        |          1645.2           |
+-----------+-----------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_2 |       96.4 [1]       |          [1] [2]          |
| localhost_1_0 |      784.4 [3]       |         787.2 [3]         |
| localhost_1_3 |       83.8 [1]       |          [1] [2]          |
| localhost_1_4 |       84.4 [1]       |          [1] [2]          |
| localhost_1_7 |       84.7 [1]       |          [1] [2]          |
| localhost_1_5 |       84.9 [1]       |          [1] [2]          |
| localhost_1_6 |       86.3 [1]       |          [1] [2]          |
| localhost_1_1 |       84.8 [1]       |          [1] [2]          |
+---------------+----------------------+---------------------------+
[1] Memory is included in parent localhost_1_0.
[2] Peak physical memory is not available for forked background servers.
[3] Memory of child processes is included.


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1961        100.0
Excluded from State Retention    1961        100.0
    - Will not convert           1961        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1961        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 147, CPU_Time 135.04087199999998
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:25:20 (Jan18) |  434.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:02:51(00:02:50) |  55.5( 53.1) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:07) |  00:00:02(00:00:02) |   0.6(  0.6) |   23:28:12 (Jan18) |  953.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:13(00:03:08) |  00:00:01(00:00:01) |   0.3(  0.3) |   23:28:13 (Jan18) |  953.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:35) |  00:02:15(00:02:27) |  43.6( 45.9) |   23:30:40 (Jan18) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/picorv32/fv_map.fv.json' for netlist 'fv/picorv32/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/picorv32/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/picorv32/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 4, CPU_Time 3.9195480000000202
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:25:20 (Jan18) |  434.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:02:51(00:02:50) |  54.8( 52.5) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:07) |  00:00:02(00:00:02) |   0.6(  0.6) |   23:28:12 (Jan18) |  953.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:13(00:03:08) |  00:00:01(00:00:01) |   0.3(  0.3) |   23:28:13 (Jan18) |  953.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:35) |  00:02:15(00:02:27) |  43.0( 45.4) |   23:30:40 (Jan18) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:32(00:05:39) |  00:00:03(00:00:04) |   1.2(  1.2) |   23:30:44 (Jan18) |   1.28 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.9152090000000044
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:25:20 (Jan18) |  434.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:02:51(00:02:50) |  54.6( 52.5) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:07) |  00:00:02(00:00:02) |   0.6(  0.6) |   23:28:12 (Jan18) |  953.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:13(00:03:08) |  00:00:01(00:00:01) |   0.3(  0.3) |   23:28:13 (Jan18) |  953.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:35) |  00:02:15(00:02:27) |  42.9( 45.4) |   23:30:40 (Jan18) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:32(00:05:39) |  00:00:03(00:00:04) |   1.2(  1.2) |   23:30:44 (Jan18) |   1.28 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:33(00:05:39) |  00:00:00(00:00:00) |   0.3(  0.0) |   23:30:44 (Jan18) |   1.28 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:picorv32 ... 

Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:25:20 (Jan18) |  434.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:02:51(00:02:50) |  54.6( 52.3) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:07) |  00:00:02(00:00:02) |   0.6(  0.6) |   23:28:12 (Jan18) |  953.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:13(00:03:08) |  00:00:01(00:00:01) |   0.3(  0.3) |   23:28:13 (Jan18) |  953.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:35) |  00:02:15(00:02:27) |  42.9( 45.2) |   23:30:40 (Jan18) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:32(00:05:39) |  00:00:03(00:00:04) |   1.2(  1.2) |   23:30:44 (Jan18) |   1.28 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:33(00:05:39) |  00:00:00(00:00:00) |   0.3(  0.0) |   23:30:44 (Jan18) |   1.28 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:33(00:05:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:30:45 (Jan18) |   1.28 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 48284        0         0      1085        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                48284        0         0      1085        0        524 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_tns                  48284        0         0      1085        0        524 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 1.9169149999999604
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:25:20 (Jan18) |  434.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:02:51(00:02:50) |  54.3( 52.1) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:07) |  00:00:02(00:00:02) |   0.6(  0.6) |   23:28:12 (Jan18) |  953.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:13(00:03:08) |  00:00:01(00:00:01) |   0.3(  0.3) |   23:28:13 (Jan18) |  953.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:35) |  00:02:15(00:02:27) |  42.6( 45.1) |   23:30:40 (Jan18) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:32(00:05:39) |  00:00:03(00:00:04) |   1.2(  1.2) |   23:30:44 (Jan18) |   1.28 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:33(00:05:39) |  00:00:00(00:00:00) |   0.3(  0.0) |   23:30:44 (Jan18) |   1.28 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:33(00:05:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:30:45 (Jan18) |   1.28 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:35(00:05:41) |  00:00:01(00:00:01) |   0.6(  0.3) |   23:30:46 (Jan18) |   1.28 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:25:20 (Jan18) |  434.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:02:51(00:02:50) |  54.3( 52.1) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:10(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:28:10 (Jan18) |  953.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:12(00:03:07) |  00:00:02(00:00:02) |   0.6(  0.6) |   23:28:12 (Jan18) |  953.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:13(00:03:08) |  00:00:01(00:00:01) |   0.3(  0.3) |   23:28:13 (Jan18) |  953.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:35) |  00:02:15(00:02:27) |  42.6( 45.1) |   23:30:40 (Jan18) |   1.28 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:32(00:05:39) |  00:00:03(00:00:04) |   1.2(  1.2) |   23:30:44 (Jan18) |   1.28 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:33(00:05:39) |  00:00:00(00:00:00) |   0.3(  0.0) |   23:30:44 (Jan18) |   1.28 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:33(00:05:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:30:45 (Jan18) |   1.28 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:35(00:05:41) |  00:00:01(00:00:01) |   0.6(  0.3) |   23:30:46 (Jan18) |   1.28 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:35(00:05:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:30:46 (Jan18) |   1.28 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     26639     84214       953
##>M:Pre Cleanup                        0         -         -     26639     84214       953
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      4         -         -     10077     34244      1278
##>M:Const Prop                         0       565         0     10077     34244      1278
##>M:Cleanup                            1       565         0     10076     34242      1277
##>M:MBCI                               0         -         -     10076     34242      1277
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             149
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      154
##>========================================================================================

+-----------+-----------------+-----+----------------------+---------------------------+
|   Host    |     Machine     | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------+-----+----------------------+---------------------------+
| localhost | cn91.it.auth.gr |  1  |        1277.5        |          1645.2           |
+-----------+-----------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        396.4         |           787.2           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'picorv32'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(Ex3_Step1-7_v3_run.tcl) 51: syn_opt
Library based partitioning cannot be done as either there is a single library or there are no cells to partition.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'picorv32' using 'high' effort.
Info: adm_seq_power_effort_experimental for incremental opto
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_iopt                 48284        0         0      1085        0        524 
-------------------------------------------------------------------------------
 const_prop                48284        0         0      1085        0        524 
 simp_cc_inputs            48272        0         0      1079        0        524 
-------------------------------------------------------------------------------
 hi_fo_buf                 48272        0         0      1079        0        524 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                48272        0         0      1079        0        524 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  48272        0         0      1079        0        524 
 incr_max_trans            48287        0         0         1        0        525 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         2  (        0 /        0 )  0.00
        plc_star         2  (        0 /        0 )  0.00
        drc_bufs         4  (        1 /        2 )  0.03
        drc_fopt         1  (        0 /        0 )  0.00
        drc_bufb         1  (        0 /        0 )  0.00
      simple_buf         1  (        0 /        0 )  0.00
             dup         1  (        0 /        0 )  0.00
       crit_dnsz         1  (        0 /        0 )  0.00
       crit_upsz         1  (        0 /        0 )  0.00
       crit_slew         1  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  48287        0         0         1        0        525 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 48287        0         0         1        0        525 
 undup                     48285        0         0         1        0        525 
 rem_buf                   48148        0         0         1        0        522 
 rem_inv                   48132        0         0         1        0        521 
 merge_bi                  48127        0         0         1        0        521 
 rem_inv_qb                48113        0         0         1        0        520 
 seq_res_area              48043        0         0         1        0        518 
 io_phase                  48008        0         0         1        0        518 
 gate_comp                 47967        0         0         1        0        517 
 glob_area                 47770        0         0         1        0        518 
 area_down                 47747        0         0         1        0        517 
 rem_inv_qb                47743        0         0         1        0        517 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        1 /        1 )  0.03
         rem_buf       142  (       56 /       57 )  0.36
         rem_inv        51  (        7 /        8 )  0.17
        merge_bi        16  (        4 /        4 )  0.10
      rem_inv_qb        98  (        2 /        2 )  0.22
    seq_res_area        32  (        3 /        3 )  21.75
        io_phase        59  (       32 /       32 )  0.28
       gate_comp       352  (       41 /       41 )  1.96
       gcomp_mog        19  (        0 /        0 )  0.37
       glob_area        64  (       28 /       64 )  1.89
       area_down       738  (       38 /       40 )  6.54
      size_n_buf        80  (        0 /        0 )  0.63
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf        86  (        0 /        1 )  0.19
         rem_inv        42  (        0 /        1 )  0.10
        merge_bi        10  (        0 /        0 )  0.05
      rem_inv_qb        85  (        1 /        1 )  0.17

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                47743        0         0         1        0        517 
 glob_power                47919        0         0         1        0        514 
 power_down                47943        0         0         1        0        513 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf        86  (        0 /        1 )  0.20
       p_rem_inv        41  (        0 /        1 )  0.09
      p_merge_bi        10  (        0 /        0 )  0.05
        io_phase        27  (        0 /        0 )  0.07
       gate_comp       311  (        0 /        0 )  1.71
       gcomp_mog        19  (        0 /        0 )  0.37
      glob_power        77  (       54 /       77 )  2.83
      power_down       709  (       24 /       26 )  5.45
      size_n_buf         2  (        0 /        0 )  0.04

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                47943        0         0         1        0        513 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  47943        0         0         1        0        513 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
        drc_bufs         2  (        0 /        1 )  0.00
        drc_fopt         1  (        0 /        0 )  0.00
        drc_bufb         1  (        0 /        0 )  0.00
      simple_buf         1  (        0 /        0 )  0.00
             dup         1  (        0 /        0 )  0.00
       crit_dnsz         1  (        0 /        0 )  0.00
       crit_upsz         1  (        0 /        0 )  0.00
       crit_slew         1  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  47943        0         0         1        0        513 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 47943        0         0         1        0        513 
 rem_inv_qb                47941        0         0         1        0        513 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf        86  (        0 /        1 )  0.19
         rem_inv        41  (        0 /        1 )  0.09
        merge_bi        10  (        0 /        0 )  0.05
      rem_inv_qb        84  (        1 /        1 )  0.16
        io_phase        27  (        0 /        0 )  0.08
       gate_comp       311  (        0 /        0 )  1.71
       gcomp_mog        19  (        0 /        0 )  0.37
       glob_area        50  (        0 /       50 )  2.03
       area_down       776  (        0 /        1 )  6.52
      size_n_buf         0  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                47941        0         0         1        0        513 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf        86  (        0 /        1 )  0.19
       p_rem_inv        40  (        0 /        1 )  0.09
      p_merge_bi        10  (        0 /        0 )  0.05
        io_phase        27  (        0 /        0 )  0.07
       gate_comp       311  (        0 /        0 )  1.70
       gcomp_mog        19  (        0 /        0 )  0.38
      glob_power        50  (        0 /       50 )  3.10
      power_down       702  (        0 /        2 )  5.12
      size_n_buf         0  (        0 /        0 )  0.02

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                47941        0         0         1        0        513 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  47941        0         0         1        0        513 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
        drc_bufs         2  (        0 /        1 )  0.00
        drc_fopt         1  (        0 /        0 )  0.00
        drc_bufb         1  (        0 /        0 )  0.00
      simple_buf         1  (        0 /        0 )  0.00
             dup         1  (        0 /        0 )  0.00
       crit_dnsz         1  (        0 /        0 )  0.00
       crit_upsz         1  (        0 /        0 )  0.00
       crit_slew         1  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| CFM-1    |Info    |    1 |Wrote dofile.                                      |
| CFM-5    |Info    |    1 |Wrote formal verification information.             |
| CPI-506  |Warning |    1 |Command 'commit_power_intent' cannot proceed as    |
|          |        |      | there is no power intent loaded.                  |
| GLO-51   |Info    |   12 |Hierarchical instance automatically ungrouped.     |
|          |        |      |Hierarchical instances can be automatically        |
|          |        |      | ungrouped to allow for better area or timing      |
|          |        |      | optimization. To prevent this ungroup, set the    |
|          |        |      | root-level attribute 'auto_ungroup' to 'none'.    |
|          |        |      | You can also prevent individual ungroup with      |
|          |        |      | setting the attribute 'ungroup_ok' of instances   |
|          |        |      | or modules to 'false'.                            |
| LBR-155  |Info    |  264 |Mismatch in unateness between 'timing_sense'       |
|          |        |      | attribute and the function.                       |
|          |        |      |The 'timing_sense' attribute will be respected.    |
| PA-7     |Info    |    4 |Resetting power analysis results.                  |
|          |        |      |All computed switching activities are removed.     |
| POPT-507 |Info    |    2 |Leakage power optimization was enabled, but single |
|          |        |      | Vth class seems to be used as leakage properties  |
|          |        |      | of the given libraries look too similar.          |
|          |        |      |The tool tries to classify the given libraries     |
|          |        |      | into different Vth classes. If the leakage        |
|          |        |      | properties of the given libraries are too similar |
|          |        |      | then the tool considers all libraries to be of    |
|          |        |      | the same Vth class.                               |
| ST-112   |Info    |    7 |A super-threading server has been shut down        |
|          |        |      | normally.                                         |
|          |        |      |A super-threaded optimization is complete and a    |
|          |        |      | CPU server was successfully shut down.            |
| SYNTH-5  |Info    |    1 |Done mapping.                                      |
| SYNTH-7  |Info    |    1 |Incrementally optimizing.                          |
--------------------------------------------------------------------------------
 9916 positive slack instances before path adjust. 
Clock:  [0 s]! 

 9847 positive slack instances after path adjust of -100.0 ps. 
 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  47941      -99       -99         1        0
            Worst cost_group: clk, WNS: -99.1
            Path: genblk1.pcpi_mul_rs1_reg[0]/CK -->
                    genblk1.pcpi_mul_rd_reg[63]/D
 incr_tns                  47949        0         0        38        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         8  (        5 /        8 )  0.04
   plc_laf_lo_st         3  (        0 /        0 )  0.00
       plc_lo_st         3  (        0 /        0 )  0.00
            fopt         3  (        0 /        0 )  0.00
       crit_dnsz         3  (        1 /        1 )  0.00
             dup         2  (        0 /        0 )  0.00
        setup_dn         2  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         2  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

Clock:  [0 s]! 

 9916 positive slack instances after TNS Optimization. 
Runtime spent in Timer Init is 0hr: 0min: 0secs 
10763 driver-metric pairs supplied

 
Global Optimization Status
==========================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_global_opt           47949        0         0        38        0
no gcells found!
 Using 4 threads for global opt 
 incr_crr_area             47931        0         0       220        0
 incr_crr_area             47931        0         0       220        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
             crr       189  (        8 /        8(       9) )  7.29
 Total cpu time(and elapsed time)  for tricks : 8.16 (7.29) secs 

Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0 
           Init Opto         0 
          Trick Opto         2 
        Timer Update         0 
        Misc Runtime         0 
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 3secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 0secs 
Runtime spent in Timer Init is 0hr: 0min: 0secs 
 
Global Area Reclaim Optimization Status
=======================================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_area_reclaim         47931        0         0       220        0
 Using 4 threads for global opt 
 gate_comp                 47930        0         0       184        0        513 
 Total cpu time(and elapsed time)  for tricks : 4.44 (1.37) secs 

 area_down                 47921        0         0       184        0        512 
 Total cpu time(and elapsed time)  for tricks : 4.57 (2.02) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        50  (        1 /       50 )  1.37
       area_down        42  (        6 /       42 )  2.02
Commit Time(s): 0
 Using 4 threads for global opt 
 gate_comp                 47921        0         0       184        0        512 
 Total cpu time(and elapsed time)  for tricks : 4.38 (1.34) secs 

 power_down                47926        0         0       182        0        512 
 Total cpu time(and elapsed time)  for tricks : 2.39 (1.91) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        49  (        0 /       49 )  1.34
      power_down        44  (        6 /       44 )  1.91
Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0 
           Init Opto         0 
          Trick Opto         7 
        Timer Update         0 
        Misc Runtime         0 
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 7secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 0secs 
 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_area                 47926        0         0       182        0        512 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        io_phase        27  (        0 /        0 )  0.09
       area_down       773  (        0 /        1 )  6.46

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                47926        0         0       182        0        512 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf         0  (        0 /        0 )  0.00
       p_rem_inv         0  (        0 /        0 )  0.00
        io_phase        27  (        0 /        0 )  0.07


# Optimization Runtime Summary: 
                       Step    Elapsed Time(s)         Runtime(s)   WNS(ps)           TNS(ps)           CELL AREA         NET AREA          Leakage Power     Dynamic Power  
##***************************************************************************************************************************************************************
##                     INIT         0 (0.0  %)         0 (0.0  %)   0.0               0                 34016             13924             527            NA             
##                 TPS_OPTO         1 (5.0  %)         1 (2.7  %)   0.0               0                 34023             13924             513            NA             
##            CRR_AREA_OPTO         3 (15.0 %)         9 (24.3 %)   0.0               0                 34007             13923             527            NA             
##             MT_AREA_OPTO         7 (35.0 %)        17 (45.9 %)   0.0               0                 34004             13922             526            NA             
##        AREA_RECLAIM_OPTO         7 (35.0 %)         7 (18.9 %)   0.0               0                 34004             13922             512            NA             
##***************************************************************************************************************************************************************
                                   20                   37 
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'picorv32'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(Ex3_Step1-7_v3_run.tcl) 54: report_area > Desktop/VLSI/Exercises/Ex3/Step1-7/v3/Reports/Ex3_Step1-7_v3_Area.txt
@file(Ex3_Step1-7_v3_run.tcl) 57: report_gates > Desktop/VLSI/Exercises/Ex3/Step1-7/v3/Reports/Ex3_Step1-7_v3_Gates.txt
@file(Ex3_Step1-7_v3_run.tcl) 60: report_timing > Desktop/VLSI/Exercises/Ex3/Step1-7/v3/Reports/Ex3_Step1-7_v3_Timing.txt
@file(Ex3_Step1-7_v3_run.tcl) 63: report_power > Desktop/VLSI/Exercises/Ex3/Step1-7/v3/Reports/Ex3_Step1-7_v3_Power.txt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Output file: Desktop/VLSI/Exercises/Ex3/Step1-7/v3/Reports/Ex3_Step1-7_v3_Power.txt
@file(Ex3_Step1-7_v3_run.tcl) 66: report_qor > Desktop/VLSI/Exercises/Ex3/Step1-7/v3/Reports/Ex3_Step1-7_v3_Qor.txt
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
@file(Ex3_Step1-7_v3_run.tcl) 70: write_hdl > Desktop/VLSI/Exercises/Ex3/Step1-7/v3/Exported/Ex3_Step1-7_v3_design.v
@file(Ex3_Step1-7_v3_run.tcl) 71: write_sdc > Desktop/VLSI/Exercises/Ex3/Step1-7/v3/Exported/Ex3_Step1-7_v3_constraints.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(Ex3_Step1-7_v3_run.tcl) 72: write_script > Desktop/VLSI/Exercises/Ex3/Step1-7/v3/Exported/Ex3_Step1-7_v3_constraints.g
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

@file(Ex3_Step1-7_v3_run.tcl) 79: write_design -innovus picorv32
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node. See the Innovus setDesignMode -process <> command for more information about what this setting does.
Exporting design data for 'picorv32' to genus_invs_des/genus...
%# Begin write_design (01/18 23:32:23, mem=1731.06M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File genus_invs_des/genus.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file genus_invs_des/genus.default_emulate_constraint_mode.sdc has been written
Info: file genus_invs_des/genus.default_emulate_constraint_mode.sdc has been written

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source genus_invs_des/genus.invs_setup.tcl in an Innovus session.
** To load the database source genus_invs_des/genus.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'picorv32' (command execution time mm:ss cpu = 00:03, real = 00:06).
.
%# End write_design (01/18 23:32:29, total cpu=10:00:03, real=10:00:06, peak res=1645.20M, current mem=1731.06M)
@file(Ex3_Step1-7_v3_run.tcl) 82: exit

Lic Summary:
[23:32:29.113179] Cdslmd servers: tracker05
[23:32:29.113193] Feature usage summary:
[23:32:29.113194] Genus_Synthesis

Normal exit.