#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 29 19:19:31 2021
# Process ID: 8276
# Current directory: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10448 C:\Users\rrine\VivadoProjects\ECE369AryDavidRusty\Competition\labs9-15\labs9-15.xpr
# Log file: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/vivado.log
# Journal file: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/aryna/ECE369AryDavidRusty/Competition/labs9-15' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 798.625 ; gain = 102.793
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TopTopLevel
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
ERROR: [Synth 8-1031] WriteAddress is not declared [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:42]
ERROR: [Synth 8-1031] WriteAddress is not declared [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:78]
INFO: [Synth 8-2350] module DataMemory ignored due to previous errors [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
Failed to read verilog 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v'
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TopTopLevel
WARNING: [Synth 8-992] JumpInstructionID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
WARNING: [Synth 8-992] JrID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-992] JumpID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
WARNING: [Synth 8-992] PCStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDFlush is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] RegWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemReadEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] InstructionEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
WARNING: [Synth 8-992] ForwardC is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:268]
WARNING: [Synth 8-992] ForwardD is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:268]
WARNING: [Synth 8-992] RegWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] MemWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] MemReadMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] RegDstMuxMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:357]
WARNING: [Synth 8-992] ALUResultMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:358]
WARNING: [Synth 8-992] ReadDataMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:437]
WARNING: [Synth 8-992] RegDstMuxWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:439]
WARNING: [Synth 8-992] ALUResult64WB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:440]
WARNING: [Synth 8-992] HiLoControlWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:441]
WARNING: [Synth 8-992] HiLoOrNormalWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:442]
WARNING: [Synth 8-992] MemReadWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:442]
WARNING: [Synth 8-992] MemWriteWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:442]
WARNING: [Synth 8-6901] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [Synth 8-6901] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [Synth 8-6901] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [Synth 8-6901] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [Synth 8-6901] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [Synth 8-6901] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1366.469 ; gain = 29.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopTopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v:7]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:3]
	Parameter DivVal bound to: 100 - type: integer 
INFO: [Synth 8-4471] merging register 'ClkInt_reg' into 'ClkOut_reg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:19]
WARNING: [Synth 8-6014] Unused sequential element ClkInt_reg was removed.  [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv' (1#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:3]
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:361]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:437]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3to1' (2#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShifterID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShifterID' (3#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (5#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:56]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (6#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegIF_ID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegIF_ID' (7#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (8#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (9#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'HiLoReg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoReg' (10#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchDetection' (11#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (12#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ZeroExtention' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroExtention' (13#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (14#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (15#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:401]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (16#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (17#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegID_EX' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegID_EX' (18#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (19#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (20#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (21#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit3to1' (22#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegEX_MEM' (23#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'JrMuxOut' does not match port width (32) of module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:390]
INFO: [Synth 8-6157] synthesizing module 'StoreMasker' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StoreMasker' (24#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:413]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (25#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
ERROR: [Synth 8-448] named port connection 'Address' does not exist for instance 'Data' of module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:414]
ERROR: [Synth 8-448] named port connection 'ReadData' does not exist for instance 'Data' of module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:420]
WARNING: [Synth 8-7023] instance 'Data' of module 'DataMemory' has 10 connections declared, but only 5 given [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:413]
INFO: [Synth 8-6157] synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'TopTopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1413.578 ; gain = 76.660
---------------------------------------------------------------------------------
RTL Elaboration failed
63 Infos, 34 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TopTopLevel
WARNING: [Synth 8-992] JumpInstructionID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
WARNING: [Synth 8-992] JrID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-992] JumpID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
WARNING: [Synth 8-992] PCStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDFlush is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] RegWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemReadEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] InstructionEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
WARNING: [Synth 8-992] ForwardC is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:268]
WARNING: [Synth 8-992] ForwardD is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:268]
WARNING: [Synth 8-992] RegWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] MemWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] MemReadMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] RegDstMuxMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:357]
WARNING: [Synth 8-992] ALUResultMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:358]
WARNING: [Synth 8-992] ReadDataMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:437]
WARNING: [Synth 8-992] RegDstMuxWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:439]
WARNING: [Synth 8-992] ALUResult64WB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:440]
WARNING: [Synth 8-992] HiLoControlWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:441]
WARNING: [Synth 8-992] HiLoOrNormalWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:442]
WARNING: [Synth 8-992] MemReadWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:442]
WARNING: [Synth 8-992] MemWriteWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:442]
WARNING: [Synth 8-6901] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [Synth 8-6901] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [Synth 8-6901] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [Synth 8-6901] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [Synth 8-6901] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [Synth 8-6901] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1434.312 ; gain = 20.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopTopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v:7]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:3]
	Parameter DivVal bound to: 100 - type: integer 
INFO: [Synth 8-4471] merging register 'ClkInt_reg' into 'ClkOut_reg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:19]
WARNING: [Synth 8-6014] Unused sequential element ClkInt_reg was removed.  [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv' (1#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:3]
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:361]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:437]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3to1' (2#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShifterID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShifterID' (3#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (5#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:56]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (6#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegIF_ID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegIF_ID' (7#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (8#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (9#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'HiLoReg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoReg' (10#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchDetection' (11#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (12#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ZeroExtention' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroExtention' (13#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (14#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (15#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:401]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (16#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (17#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegID_EX' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegID_EX' (18#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (19#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (20#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (21#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit3to1' (22#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegEX_MEM' (23#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'JrMuxOut' does not match port width (32) of module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:390]
INFO: [Synth 8-6157] synthesizing module 'StoreMasker' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StoreMasker' (24#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:413]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (25#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
ERROR: [Synth 8-448] named port connection 'Address' does not exist for instance 'Data' of module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:414]
ERROR: [Synth 8-448] named port connection 'ReadData' does not exist for instance 'Data' of module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:420]
WARNING: [Synth 8-7023] instance 'Data' of module 'DataMemory' has 10 connections declared, but only 5 given [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:413]
INFO: [Synth 8-6157] synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'TopTopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1434.312 ; gain = 20.113
---------------------------------------------------------------------------------
RTL Elaboration failed
63 Infos, 34 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TopTopLevel
WARNING: [Synth 8-992] JumpInstructionID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
WARNING: [Synth 8-992] JrID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-992] JumpID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
WARNING: [Synth 8-992] PCStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDFlush is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] RegWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemReadEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] InstructionEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
WARNING: [Synth 8-992] ForwardC is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:268]
WARNING: [Synth 8-992] ForwardD is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:268]
WARNING: [Synth 8-992] RegWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] MemWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] MemReadMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] RegDstMuxMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:357]
WARNING: [Synth 8-992] ALUResultMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:358]
WARNING: [Synth 8-992] ReadDataMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:452]
WARNING: [Synth 8-992] RegDstMuxWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:454]
WARNING: [Synth 8-992] ALUResult64WB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:455]
WARNING: [Synth 8-992] HiLoControlWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:456]
WARNING: [Synth 8-992] HiLoOrNormalWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:457]
WARNING: [Synth 8-992] MemReadWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:457]
WARNING: [Synth 8-992] MemWriteWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:457]
WARNING: [Synth 8-6901] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [Synth 8-6901] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [Synth 8-6901] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [Synth 8-6901] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [Synth 8-6901] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [Synth 8-6901] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1468.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopTopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v:7]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:3]
	Parameter DivVal bound to: 100 - type: integer 
INFO: [Synth 8-4471] merging register 'ClkInt_reg' into 'ClkOut_reg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:19]
WARNING: [Synth 8-6014] Unused sequential element ClkInt_reg was removed.  [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv' (1#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:3]
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:361]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:452]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3to1' (2#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShifterID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShifterID' (3#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (5#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:56]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (6#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegIF_ID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegIF_ID' (7#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (8#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (9#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'HiLoReg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoReg' (10#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchDetection' (11#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (12#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ZeroExtention' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroExtention' (13#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (14#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (15#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:401]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (16#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (17#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegID_EX' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegID_EX' (18#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (19#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (20#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (21#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit3to1' (22#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegEX_MEM' (23#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'JrMuxOut' does not match port width (32) of module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:390]
INFO: [Synth 8-6157] synthesizing module 'StoreMasker' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StoreMasker' (24#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (25#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WordMask' (26#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux1Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux1Bit2To1' (27#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'RegMEM_WB' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegMEM_WB' (28#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PCAdd'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLo'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RegFile'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_ID'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Shift_jr'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MemToRegMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:489]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:292]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:284]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLoOrNormalMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EX_MEM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:362]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'storeTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:406]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataB0'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:425]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'loadTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:437]
WARNING: [Synth 8-3848] Net JrMuxOutEX in module/entity TopLevel does not have driver. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:154]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (29#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-6157] synthesizing module 'Two4DigitDisplay' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:15]
	Parameter NUM_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SevenSegment.v:10]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (30#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:116]
WARNING: [Synth 8-567] referenced signal 'firstdigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'seconddigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'thirddigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'forthdigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'firstdigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'seconddigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'thirddigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'forthdigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
INFO: [Synth 8-6155] done synthesizing module 'Two4DigitDisplay' (31#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:15]
INFO: [Synth 8-6155] done synthesizing module 'TopTopLevel' (32#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v:7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Rst
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteMEM
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteWB
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[31]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[30]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[29]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[28]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[27]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[26]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[25]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[24]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[23]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[22]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[21]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[20]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[19]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[18]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[17]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[16]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[15]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[14]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[13]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[12]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[11]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[10]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[9]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[8]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[7]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[6]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[5]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1468.145 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1468.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1468.145 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1468.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
Finished Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1594.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1653.711 ; gain = 185.566
97 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1653.711 ; gain = 185.566
refresh_design
WARNING: [Synth 8-992] JumpInstructionID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
WARNING: [Synth 8-992] JrID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-992] JumpID is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:164]
WARNING: [Synth 8-992] PCStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDStall is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] IFIDFlush is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:186]
WARNING: [Synth 8-992] RegWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemWriteEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] MemReadEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:214]
WARNING: [Synth 8-992] InstructionEX is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:218]
WARNING: [Synth 8-992] ForwardC is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:268]
WARNING: [Synth 8-992] ForwardD is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:268]
WARNING: [Synth 8-992] RegWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] MemWriteMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] MemReadMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:355]
WARNING: [Synth 8-992] RegDstMuxMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:357]
WARNING: [Synth 8-992] ALUResultMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:358]
WARNING: [Synth 8-992] ReadDataMEM is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:524]
WARNING: [Synth 8-992] RegDstMuxWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:526]
WARNING: [Synth 8-992] ALUResult64WB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:527]
WARNING: [Synth 8-992] HiLoControlWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:528]
WARNING: [Synth 8-992] HiLoOrNormalWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:529]
WARNING: [Synth 8-992] MemReadWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:529]
WARNING: [Synth 8-992] MemWriteWB is already implicitly declared earlier [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:529]
WARNING: [Synth 8-6901] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [Synth 8-6901] identifier 'PCResult' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
WARNING: [Synth 8-6901] identifier 'Hi_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:20]
WARNING: [Synth 8-6901] identifier 'Lo_Debug' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:21]
WARNING: [Synth 8-6901] identifier 'DataV0' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:22]
WARNING: [Synth 8-6901] identifier 'DataV1' is used before its declaration [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1653.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopTopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v:7]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:3]
	Parameter DivVal bound to: 100 - type: integer 
INFO: [Synth 8-4471] merging register 'ClkInt_reg' into 'ClkOut_reg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:19]
WARNING: [Synth 8-6014] Unused sequential element ClkInt_reg was removed.  [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv' (1#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ClkDiv.v:3]
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:361]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:524]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3to1' (2#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShifterID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShifterID' (3#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (5#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:56]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (6#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegIF_ID' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegIF_ID' (7#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (8#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (9#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'HiLoReg' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HiLoReg' (10#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchDetection' (11#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (12#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'ZeroExtention' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroExtention' (13#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (14#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (15#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:401]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (16#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (17#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/HazardDetection.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegID_EX' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegID_EX' (18#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (19#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (20#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (21#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit3to1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit3to1' (22#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegEX_MEM' (23#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'JrMuxOut' does not match port width (32) of module 'RegEX_MEM' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:390]
INFO: [Synth 8-6157] synthesizing module 'StoreMasker' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StoreMasker' (24#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (25#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'WordMask' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WordMask' (26#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux1Bit2To1' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux1Bit2To1' (27#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'RegMEM_WB' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegMEM_WB' (28#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PCAdd'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLo'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RegFile'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IF_ID'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Shift_jr'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MemToRegMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:561]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:292]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxEX'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:284]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HiLoOrNormalMux'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RTForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RSForwardMuxDEC'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EX_MEM'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:362]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'storeTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:406]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DataB0'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:458]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'loadTreater'. This will prevent further optimization [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:509]
WARNING: [Synth 8-3848] Net JrMuxOutEX in module/entity TopLevel does not have driver. [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:154]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (29#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:6]
INFO: [Synth 8-6157] synthesizing module 'Two4DigitDisplay' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:15]
	Parameter NUM_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SevenSegment.v:10]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (30#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:116]
WARNING: [Synth 8-567] referenced signal 'firstdigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'seconddigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'thirddigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'forthdigitA' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'firstdigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'seconddigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'thirddigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'forthdigitB' should be on the sensitivity list [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:115]
INFO: [Synth 8-6155] done synthesizing module 'Two4DigitDisplay' (31#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/Two4DigitDisplay.v:15]
INFO: [Synth 8-6155] done synthesizing module 'TopTopLevel' (32#1) [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v:7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address1[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address2[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port WriteAddress[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Rst
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteMEM
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegWriteWB
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxMEM[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[2]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[1]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port RegDstMuxWB[0]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[31]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[30]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[29]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[28]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[27]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[26]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[25]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[24]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[23]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[22]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[21]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[20]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[19]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[18]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[17]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[16]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[15]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[14]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[13]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[12]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[11]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[10]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[9]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[8]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[7]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[6]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[5]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[4]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[3]
WARNING: [Synth 8-3331] design ForwardingUnit has unconnected port InstructionID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1661.441 ; gain = 7.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1685.324 ; gain = 31.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1685.324 ; gain = 31.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1685.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
Finished Parsing XDC File [C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.srcs/constrs_1/new/Two4DigitDisplay.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1763.453 ; gain = 109.742
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Nov 29 21:07:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Nov 29 21:09:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/Competition/labs9-15/labs9-15.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1763.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2746 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2381.766 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2381.766 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2381.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1536 instances were transformed.
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E(x4)): 1280 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E(x2)): 256 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2486.199 ; gain = 722.746
report_utilization -name utilization_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 21:16:49 2021...
