# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 11
attribute \top 1
attribute \src "dut.sv:2.1-18.10"
module \simple_always_ff
  attribute \src "dut.sv:3.18-3.21"
  wire input 1 \clk
  attribute \src "dut.sv:7.24-7.36"
  wire width 8 output 5 \extra_result
  attribute \src "dut.sv:6.24-6.33"
  wire width 8 input 4 \extra_sum
  attribute \src "dut.sv:5.18-5.22"
  wire input 3 \mode
  attribute \src "dut.sv:4.18-4.23"
  wire input 2 \rst_n
  attribute \always_ff 1
  attribute \src "dut.sv:10.5-16.8"
  cell $adffe $auto$ff.cc:266:slice$10
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D \extra_sum
    connect \EN \mode
    connect \Q \extra_result
  end
end
