<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="pynq_dsp_hls" language="c" vlnv="kamiyaowl:hls:pynq_dsp_hls:0.3" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="M_AXI_PHYSMEMPTR_V" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_EXTMEMPTR_V" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_AXILITES" mode="slave" range="0x1000" dataWidth="1" portType="addressable" base="0x00000000"/>
      <arg name="basePhysAddr" addressQualifier="0" id="0" port="S_AXI_AXILITES" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="monitorSrcL" addressQualifier="0" id="1" port="S_AXI_AXILITES" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="monitorSrcR" addressQualifier="0" id="2" port="S_AXI_AXILITES" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="monitorDstL" addressQualifier="0" id="3" port="S_AXI_AXILITES" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="monitorDstR" addressQualifier="0" id="4" port="S_AXI_AXILITES" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="counter" addressQualifier="0" id="5" port="S_AXI_AXILITES" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int*"/>
      <arg name="counter" addressQualifier="0" id="6" port="S_AXI_AXILITES" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int*"/>
      <arg name="numOfStage" addressQualifier="0" id="7" port="S_AXI_AXILITES" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="unsigned int*"/>
      <arg name="configSizePerStage" addressQualifier="0" id="8" port="S_AXI_AXILITES" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="unsigned int*"/>
      <arg name="configReg" addressQualifier="0" id="9" port="S_AXI_AXILITES" size="0x4" offset="0x400" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
