// Seed: 3893017585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wand id_2
);
  assign id_4 = 1 - id_1 ? 1 : 1 ? ~id_4 : id_1 ? 1 : 1 * id_2 + 1;
  supply1 id_5 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  supply0 id_10 = 1;
  always repeat (1'b0) id_10 = id_2 + 1;
  module_0(
      id_10, id_6, id_5, id_9, id_5, id_6
  );
endmodule
