#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SW */
SW__0__DM__MASK EQU 0xE00000
SW__0__DM__SHIFT EQU 21
SW__0__DR EQU CYREG_PRT0_DR
SW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW__0__HSIOM_MASK EQU 0xF0000000
SW__0__HSIOM_SHIFT EQU 28
SW__0__INTCFG EQU CYREG_PRT0_INTCFG
SW__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW__0__MASK EQU 0x80
SW__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW__0__PC EQU CYREG_PRT0_PC
SW__0__PC2 EQU CYREG_PRT0_PC2
SW__0__PORT EQU 0
SW__0__PS EQU CYREG_PRT0_PS
SW__0__SHIFT EQU 7
SW__DR EQU CYREG_PRT0_DR
SW__INTCFG EQU CYREG_PRT0_INTCFG
SW__INTSTAT EQU CYREG_PRT0_INTSTAT
SW__MASK EQU 0x80
SW__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW__PC EQU CYREG_PRT0_PC
SW__PC2 EQU CYREG_PRT0_PC2
SW__PORT EQU 0
SW__PS EQU CYREG_PRT0_PS
SW__SHIFT EQU 7

/* I2C_SCB */
I2C_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* I2C_SCB_IRQ */
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x800
I2C_SCB_IRQ__INTC_NUMBER EQU 11
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_SCBCLK */
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* I2C_scl */
I2C_scl__0__DM__MASK EQU 0x07
I2C_scl__0__DM__SHIFT EQU 0
I2C_scl__0__DR EQU CYREG_PRT3_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__0__PC EQU CYREG_PRT3_PC
I2C_scl__0__PC2 EQU CYREG_PRT3_PC2
I2C_scl__0__PORT EQU 3
I2C_scl__0__PS EQU CYREG_PRT3_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_PRT3_DR
I2C_scl__INTCFG EQU CYREG_PRT3_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_scl__MASK EQU 0x01
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__PC EQU CYREG_PRT3_PC
I2C_scl__PC2 EQU CYREG_PRT3_PC2
I2C_scl__PORT EQU 3
I2C_scl__PS EQU CYREG_PRT3_PS
I2C_scl__SHIFT EQU 0

/* I2C_sda */
I2C_sda__0__DM__MASK EQU 0x38
I2C_sda__0__DM__SHIFT EQU 3
I2C_sda__0__DR EQU CYREG_PRT3_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__0__PC EQU CYREG_PRT3_PC
I2C_sda__0__PC2 EQU CYREG_PRT3_PC2
I2C_sda__0__PORT EQU 3
I2C_sda__0__PS EQU CYREG_PRT3_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_PRT3_DR
I2C_sda__INTCFG EQU CYREG_PRT3_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_sda__MASK EQU 0x02
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__PC EQU CYREG_PRT3_PC
I2C_sda__PC2 EQU CYREG_PRT3_PC2
I2C_sda__PORT EQU 3
I2C_sda__PS EQU CYREG_PRT3_PS
I2C_sda__SHIFT EQU 1

/* LED */
LED__0__DM__MASK EQU 0x1C0000
LED__0__DM__SHIFT EQU 18
LED__0__DR EQU CYREG_PRT1_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_PRT1_PC
LED__0__PC2 EQU CYREG_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_PRT1_DR
LED__INTCFG EQU CYREG_PRT1_INTCFG
LED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_PRT1_PC
LED__PC2 EQU CYREG_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 6

/* MISO */
MISO__0__DM__MASK EQU 0x38000
MISO__0__DM__SHIFT EQU 15
MISO__0__DR EQU CYREG_PRT0_DR
MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MISO__0__HSIOM_MASK EQU 0x00F00000
MISO__0__HSIOM_SHIFT EQU 20
MISO__0__INTCFG EQU CYREG_PRT0_INTCFG
MISO__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MISO__0__MASK EQU 0x20
MISO__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO__0__PC EQU CYREG_PRT0_PC
MISO__0__PC2 EQU CYREG_PRT0_PC2
MISO__0__PORT EQU 0
MISO__0__PS EQU CYREG_PRT0_PS
MISO__0__SHIFT EQU 5
MISO__DR EQU CYREG_PRT0_DR
MISO__INTCFG EQU CYREG_PRT0_INTCFG
MISO__INTSTAT EQU CYREG_PRT0_INTSTAT
MISO__MASK EQU 0x20
MISO__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO__PC EQU CYREG_PRT0_PC
MISO__PC2 EQU CYREG_PRT0_PC2
MISO__PORT EQU 0
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 5

/* MOSI */
MOSI__0__DM__MASK EQU 0x7000
MOSI__0__DM__SHIFT EQU 12
MOSI__0__DR EQU CYREG_PRT0_DR
MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MOSI__0__HSIOM_MASK EQU 0x000F0000
MOSI__0__HSIOM_SHIFT EQU 16
MOSI__0__INTCFG EQU CYREG_PRT0_INTCFG
MOSI__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MOSI__0__MASK EQU 0x10
MOSI__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
MOSI__0__OUT_SEL_SHIFT EQU 8
MOSI__0__OUT_SEL_VAL EQU 1
MOSI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI__0__PC EQU CYREG_PRT0_PC
MOSI__0__PC2 EQU CYREG_PRT0_PC2
MOSI__0__PORT EQU 0
MOSI__0__PS EQU CYREG_PRT0_PS
MOSI__0__SHIFT EQU 4
MOSI__DR EQU CYREG_PRT0_DR
MOSI__INTCFG EQU CYREG_PRT0_INTCFG
MOSI__INTSTAT EQU CYREG_PRT0_INTSTAT
MOSI__MASK EQU 0x10
MOSI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI__PC EQU CYREG_PRT0_PC
MOSI__PC2 EQU CYREG_PRT0_PC2
MOSI__PORT EQU 0
MOSI__PS EQU CYREG_PRT0_PS
MOSI__SHIFT EQU 4

/* SCLK */
SCLK__0__DM__MASK EQU 0x1C0000
SCLK__0__DM__SHIFT EQU 18
SCLK__0__DR EQU CYREG_PRT0_DR
SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCLK__0__HSIOM_MASK EQU 0x0F000000
SCLK__0__HSIOM_SHIFT EQU 24
SCLK__0__INTCFG EQU CYREG_PRT0_INTCFG
SCLK__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SCLK__0__MASK EQU 0x40
SCLK__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SCLK__0__OUT_SEL_SHIFT EQU 12
SCLK__0__OUT_SEL_VAL EQU 2
SCLK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK__0__PC EQU CYREG_PRT0_PC
SCLK__0__PC2 EQU CYREG_PRT0_PC2
SCLK__0__PORT EQU 0
SCLK__0__PS EQU CYREG_PRT0_PS
SCLK__0__SHIFT EQU 6
SCLK__DR EQU CYREG_PRT0_DR
SCLK__INTCFG EQU CYREG_PRT0_INTCFG
SCLK__INTSTAT EQU CYREG_PRT0_INTSTAT
SCLK__MASK EQU 0x40
SCLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK__PC EQU CYREG_PRT0_PC
SCLK__PC2 EQU CYREG_PRT0_PC2
SCLK__PORT EQU 0
SCLK__PS EQU CYREG_PRT0_PS
SCLK__SHIFT EQU 6

/* SPIM_BSPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_02
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_02
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_02
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
SPIM_BSPIM_RxStsReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
SPIM_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPIM_BSPIM_RxStsReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_00
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_00
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_01
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_01

/* SPIM_IntClock */
SPIM_IntClock__DIVIDER_MASK EQU 0x0000FFFF
SPIM_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
SPIM_IntClock__ENABLE_MASK EQU 0x80000000
SPIM_IntClock__MASK EQU 0x80000000
SPIM_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* UART_rx */
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0

/* UART_SCB */
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B01
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* UART_tx */
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

/* PPM_IN */
PPM_IN__0__DM__MASK EQU 0x7000
PPM_IN__0__DM__SHIFT EQU 12
PPM_IN__0__DR EQU CYREG_PRT1_DR
PPM_IN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PPM_IN__0__HSIOM_MASK EQU 0x000F0000
PPM_IN__0__HSIOM_SHIFT EQU 16
PPM_IN__0__INTCFG EQU CYREG_PRT1_INTCFG
PPM_IN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PPM_IN__0__MASK EQU 0x10
PPM_IN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PPM_IN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PPM_IN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PPM_IN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PPM_IN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PPM_IN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PPM_IN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PPM_IN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PPM_IN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PPM_IN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PPM_IN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PPM_IN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PPM_IN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PPM_IN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PPM_IN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PPM_IN__0__PC EQU CYREG_PRT1_PC
PPM_IN__0__PC2 EQU CYREG_PRT1_PC2
PPM_IN__0__PORT EQU 1
PPM_IN__0__PS EQU CYREG_PRT1_PS
PPM_IN__0__SHIFT EQU 4
PPM_IN__DR EQU CYREG_PRT1_DR
PPM_IN__INTCFG EQU CYREG_PRT1_INTCFG
PPM_IN__INTSTAT EQU CYREG_PRT1_INTSTAT
PPM_IN__MASK EQU 0x10
PPM_IN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PPM_IN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PPM_IN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PPM_IN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PPM_IN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PPM_IN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PPM_IN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PPM_IN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PPM_IN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PPM_IN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PPM_IN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PPM_IN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PPM_IN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PPM_IN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PPM_IN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PPM_IN__PC EQU CYREG_PRT1_PC
PPM_IN__PC2 EQU CYREG_PRT1_PC2
PPM_IN__PORT EQU 1
PPM_IN__PS EQU CYREG_PRT1_PS
PPM_IN__SHIFT EQU 4

/* WIZ_SS */
WIZ_SS__0__DM__MASK EQU 0xE00
WIZ_SS__0__DM__SHIFT EQU 9
WIZ_SS__0__DR EQU CYREG_PRT0_DR
WIZ_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_SS__0__HSIOM_MASK EQU 0x0000F000
WIZ_SS__0__HSIOM_SHIFT EQU 12
WIZ_SS__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_SS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_SS__0__MASK EQU 0x08
WIZ_SS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_SS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_SS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_SS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_SS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_SS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_SS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_SS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_SS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_SS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_SS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_SS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_SS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_SS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_SS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_SS__0__PC EQU CYREG_PRT0_PC
WIZ_SS__0__PC2 EQU CYREG_PRT0_PC2
WIZ_SS__0__PORT EQU 0
WIZ_SS__0__PS EQU CYREG_PRT0_PS
WIZ_SS__0__SHIFT EQU 3
WIZ_SS__DR EQU CYREG_PRT0_DR
WIZ_SS__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_SS__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_SS__MASK EQU 0x08
WIZ_SS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_SS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_SS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_SS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_SS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_SS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_SS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_SS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_SS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_SS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_SS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_SS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_SS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_SS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_SS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_SS__PC EQU CYREG_PRT0_PC
WIZ_SS__PC2 EQU CYREG_PRT0_PC2
WIZ_SS__PORT EQU 0
WIZ_SS__PS EQU CYREG_PRT0_PS
WIZ_SS__SHIFT EQU 3

/* ISR_ICP */
ISR_ICP__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_ICP__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_ICP__INTC_MASK EQU 0x10000
ISR_ICP__INTC_NUMBER EQU 16
ISR_ICP__INTC_PRIOR_MASK EQU 0xC0
ISR_ICP__INTC_PRIOR_NUM EQU 3
ISR_ICP__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR_ICP__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_ICP__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* SERVO_1 */
SERVO_1__0__DM__MASK EQU 0x07
SERVO_1__0__DM__SHIFT EQU 0
SERVO_1__0__DR EQU CYREG_PRT1_DR
SERVO_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SERVO_1__0__HSIOM_MASK EQU 0x0000000F
SERVO_1__0__HSIOM_SHIFT EQU 0
SERVO_1__0__INTCFG EQU CYREG_PRT1_INTCFG
SERVO_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
SERVO_1__0__MASK EQU 0x01
SERVO_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SERVO_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SERVO_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SERVO_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SERVO_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SERVO_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SERVO_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SERVO_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SERVO_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SERVO_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SERVO_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SERVO_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SERVO_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SERVO_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SERVO_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SERVO_1__0__PC EQU CYREG_PRT1_PC
SERVO_1__0__PC2 EQU CYREG_PRT1_PC2
SERVO_1__0__PORT EQU 1
SERVO_1__0__PS EQU CYREG_PRT1_PS
SERVO_1__0__SHIFT EQU 0
SERVO_1__DR EQU CYREG_PRT1_DR
SERVO_1__INTCFG EQU CYREG_PRT1_INTCFG
SERVO_1__INTSTAT EQU CYREG_PRT1_INTSTAT
SERVO_1__MASK EQU 0x01
SERVO_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SERVO_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SERVO_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SERVO_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SERVO_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SERVO_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SERVO_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SERVO_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SERVO_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SERVO_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SERVO_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SERVO_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SERVO_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SERVO_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SERVO_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SERVO_1__PC EQU CYREG_PRT1_PC
SERVO_1__PC2 EQU CYREG_PRT1_PC2
SERVO_1__PORT EQU 1
SERVO_1__PS EQU CYREG_PRT1_PS
SERVO_1__SHIFT EQU 0

/* SERVO_2 */
SERVO_2__0__DM__MASK EQU 0x38
SERVO_2__0__DM__SHIFT EQU 3
SERVO_2__0__DR EQU CYREG_PRT1_DR
SERVO_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SERVO_2__0__HSIOM_MASK EQU 0x000000F0
SERVO_2__0__HSIOM_SHIFT EQU 4
SERVO_2__0__INTCFG EQU CYREG_PRT1_INTCFG
SERVO_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
SERVO_2__0__MASK EQU 0x02
SERVO_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SERVO_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SERVO_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SERVO_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SERVO_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SERVO_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SERVO_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SERVO_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SERVO_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SERVO_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SERVO_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SERVO_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SERVO_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SERVO_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SERVO_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SERVO_2__0__PC EQU CYREG_PRT1_PC
SERVO_2__0__PC2 EQU CYREG_PRT1_PC2
SERVO_2__0__PORT EQU 1
SERVO_2__0__PS EQU CYREG_PRT1_PS
SERVO_2__0__SHIFT EQU 1
SERVO_2__DR EQU CYREG_PRT1_DR
SERVO_2__INTCFG EQU CYREG_PRT1_INTCFG
SERVO_2__INTSTAT EQU CYREG_PRT1_INTSTAT
SERVO_2__MASK EQU 0x02
SERVO_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SERVO_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SERVO_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SERVO_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SERVO_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SERVO_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SERVO_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SERVO_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SERVO_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SERVO_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SERVO_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SERVO_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SERVO_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SERVO_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SERVO_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SERVO_2__PC EQU CYREG_PRT1_PC
SERVO_2__PC2 EQU CYREG_PRT1_PC2
SERVO_2__PORT EQU 1
SERVO_2__PS EQU CYREG_PRT1_PS
SERVO_2__SHIFT EQU 1

/* SERVO_3 */
SERVO_3__0__DM__MASK EQU 0x1C0
SERVO_3__0__DM__SHIFT EQU 6
SERVO_3__0__DR EQU CYREG_PRT1_DR
SERVO_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SERVO_3__0__HSIOM_MASK EQU 0x00000F00
SERVO_3__0__HSIOM_SHIFT EQU 8
SERVO_3__0__INTCFG EQU CYREG_PRT1_INTCFG
SERVO_3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
SERVO_3__0__MASK EQU 0x04
SERVO_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SERVO_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SERVO_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SERVO_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SERVO_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SERVO_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SERVO_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SERVO_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SERVO_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SERVO_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SERVO_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SERVO_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SERVO_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SERVO_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SERVO_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SERVO_3__0__PC EQU CYREG_PRT1_PC
SERVO_3__0__PC2 EQU CYREG_PRT1_PC2
SERVO_3__0__PORT EQU 1
SERVO_3__0__PS EQU CYREG_PRT1_PS
SERVO_3__0__SHIFT EQU 2
SERVO_3__DR EQU CYREG_PRT1_DR
SERVO_3__INTCFG EQU CYREG_PRT1_INTCFG
SERVO_3__INTSTAT EQU CYREG_PRT1_INTSTAT
SERVO_3__MASK EQU 0x04
SERVO_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SERVO_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SERVO_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SERVO_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SERVO_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SERVO_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SERVO_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SERVO_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SERVO_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SERVO_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SERVO_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SERVO_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SERVO_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SERVO_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SERVO_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SERVO_3__PC EQU CYREG_PRT1_PC
SERVO_3__PC2 EQU CYREG_PRT1_PC2
SERVO_3__PORT EQU 1
SERVO_3__PS EQU CYREG_PRT1_PS
SERVO_3__SHIFT EQU 2

/* SERVO_4 */
SERVO_4__0__DM__MASK EQU 0xE00
SERVO_4__0__DM__SHIFT EQU 9
SERVO_4__0__DR EQU CYREG_PRT1_DR
SERVO_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SERVO_4__0__HSIOM_MASK EQU 0x0000F000
SERVO_4__0__HSIOM_SHIFT EQU 12
SERVO_4__0__INTCFG EQU CYREG_PRT1_INTCFG
SERVO_4__0__INTSTAT EQU CYREG_PRT1_INTSTAT
SERVO_4__0__MASK EQU 0x08
SERVO_4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SERVO_4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SERVO_4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SERVO_4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SERVO_4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SERVO_4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SERVO_4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SERVO_4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SERVO_4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SERVO_4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SERVO_4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SERVO_4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SERVO_4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SERVO_4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SERVO_4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SERVO_4__0__PC EQU CYREG_PRT1_PC
SERVO_4__0__PC2 EQU CYREG_PRT1_PC2
SERVO_4__0__PORT EQU 1
SERVO_4__0__PS EQU CYREG_PRT1_PS
SERVO_4__0__SHIFT EQU 3
SERVO_4__DR EQU CYREG_PRT1_DR
SERVO_4__INTCFG EQU CYREG_PRT1_INTCFG
SERVO_4__INTSTAT EQU CYREG_PRT1_INTSTAT
SERVO_4__MASK EQU 0x08
SERVO_4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SERVO_4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SERVO_4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SERVO_4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SERVO_4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SERVO_4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SERVO_4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SERVO_4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SERVO_4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SERVO_4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SERVO_4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SERVO_4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SERVO_4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SERVO_4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SERVO_4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SERVO_4__PC EQU CYREG_PRT1_PC
SERVO_4__PC2 EQU CYREG_PRT1_PC2
SERVO_4__PORT EQU 1
SERVO_4__PS EQU CYREG_PRT1_PS
SERVO_4__SHIFT EQU 3

/* Timer_1_cy_m0s8_tcpwm_1 */
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* WIZ_INT */
WIZ_INT__0__DM__MASK EQU 0x07
WIZ_INT__0__DM__SHIFT EQU 0
WIZ_INT__0__DR EQU CYREG_PRT0_DR
WIZ_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_INT__0__HSIOM_MASK EQU 0x0000000F
WIZ_INT__0__HSIOM_SHIFT EQU 0
WIZ_INT__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_INT__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_INT__0__MASK EQU 0x01
WIZ_INT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_INT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_INT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_INT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_INT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_INT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_INT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_INT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_INT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_INT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_INT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_INT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_INT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_INT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_INT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_INT__0__PC EQU CYREG_PRT0_PC
WIZ_INT__0__PC2 EQU CYREG_PRT0_PC2
WIZ_INT__0__PORT EQU 0
WIZ_INT__0__PS EQU CYREG_PRT0_PS
WIZ_INT__0__SHIFT EQU 0
WIZ_INT__DR EQU CYREG_PRT0_DR
WIZ_INT__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_INT__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_INT__MASK EQU 0x01
WIZ_INT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_INT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_INT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_INT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_INT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_INT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_INT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_INT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_INT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_INT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_INT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_INT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_INT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_INT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_INT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_INT__PC EQU CYREG_PRT0_PC
WIZ_INT__PC2 EQU CYREG_PRT0_PC2
WIZ_INT__PORT EQU 0
WIZ_INT__PS EQU CYREG_PRT0_PS
WIZ_INT__SHIFT EQU 0

/* WIZ_RDY */
WIZ_RDY__0__DM__MASK EQU 0x38
WIZ_RDY__0__DM__SHIFT EQU 3
WIZ_RDY__0__DR EQU CYREG_PRT0_DR
WIZ_RDY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_RDY__0__HSIOM_MASK EQU 0x000000F0
WIZ_RDY__0__HSIOM_SHIFT EQU 4
WIZ_RDY__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RDY__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RDY__0__MASK EQU 0x02
WIZ_RDY__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RDY__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RDY__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RDY__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RDY__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RDY__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RDY__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RDY__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RDY__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RDY__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RDY__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RDY__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RDY__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RDY__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RDY__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RDY__0__PC EQU CYREG_PRT0_PC
WIZ_RDY__0__PC2 EQU CYREG_PRT0_PC2
WIZ_RDY__0__PORT EQU 0
WIZ_RDY__0__PS EQU CYREG_PRT0_PS
WIZ_RDY__0__SHIFT EQU 1
WIZ_RDY__DR EQU CYREG_PRT0_DR
WIZ_RDY__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RDY__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RDY__MASK EQU 0x02
WIZ_RDY__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RDY__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RDY__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RDY__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RDY__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RDY__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RDY__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RDY__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RDY__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RDY__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RDY__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RDY__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RDY__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RDY__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RDY__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RDY__PC EQU CYREG_PRT0_PC
WIZ_RDY__PC2 EQU CYREG_PRT0_PC2
WIZ_RDY__PORT EQU 0
WIZ_RDY__PS EQU CYREG_PRT0_PS
WIZ_RDY__SHIFT EQU 1

/* WIZ_RST */
WIZ_RST__0__DM__MASK EQU 0x1C0
WIZ_RST__0__DM__SHIFT EQU 6
WIZ_RST__0__DR EQU CYREG_PRT0_DR
WIZ_RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_RST__0__HSIOM_MASK EQU 0x00000F00
WIZ_RST__0__HSIOM_SHIFT EQU 8
WIZ_RST__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RST__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RST__0__MASK EQU 0x04
WIZ_RST__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RST__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RST__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RST__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RST__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RST__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RST__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RST__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RST__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RST__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RST__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RST__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RST__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RST__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RST__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RST__0__PC EQU CYREG_PRT0_PC
WIZ_RST__0__PC2 EQU CYREG_PRT0_PC2
WIZ_RST__0__PORT EQU 0
WIZ_RST__0__PS EQU CYREG_PRT0_PS
WIZ_RST__0__SHIFT EQU 2
WIZ_RST__DR EQU CYREG_PRT0_DR
WIZ_RST__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RST__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RST__MASK EQU 0x04
WIZ_RST__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RST__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RST__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RST__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RST__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RST__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RST__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RST__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RST__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RST__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RST__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RST__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RST__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RST__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RST__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RST__PC EQU CYREG_PRT0_PC
WIZ_RST__PC2 EQU CYREG_PRT0_PC2
WIZ_RST__PORT EQU 0
WIZ_RST__PS EQU CYREG_PRT0_PS
WIZ_RST__SHIFT EQU 2

/* BAT_AMPS */
BAT_AMPS__0__DM__MASK EQU 0x38
BAT_AMPS__0__DM__SHIFT EQU 3
BAT_AMPS__0__DR EQU CYREG_PRT2_DR
BAT_AMPS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BAT_AMPS__0__HSIOM_MASK EQU 0x000000F0
BAT_AMPS__0__HSIOM_SHIFT EQU 4
BAT_AMPS__0__INTCFG EQU CYREG_PRT2_INTCFG
BAT_AMPS__0__INTSTAT EQU CYREG_PRT2_INTSTAT
BAT_AMPS__0__MASK EQU 0x02
BAT_AMPS__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BAT_AMPS__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BAT_AMPS__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BAT_AMPS__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BAT_AMPS__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BAT_AMPS__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BAT_AMPS__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BAT_AMPS__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BAT_AMPS__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BAT_AMPS__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BAT_AMPS__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BAT_AMPS__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BAT_AMPS__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BAT_AMPS__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BAT_AMPS__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BAT_AMPS__0__PC EQU CYREG_PRT2_PC
BAT_AMPS__0__PC2 EQU CYREG_PRT2_PC2
BAT_AMPS__0__PORT EQU 2
BAT_AMPS__0__PS EQU CYREG_PRT2_PS
BAT_AMPS__0__SHIFT EQU 1
BAT_AMPS__DR EQU CYREG_PRT2_DR
BAT_AMPS__INTCFG EQU CYREG_PRT2_INTCFG
BAT_AMPS__INTSTAT EQU CYREG_PRT2_INTSTAT
BAT_AMPS__MASK EQU 0x02
BAT_AMPS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BAT_AMPS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BAT_AMPS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BAT_AMPS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BAT_AMPS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BAT_AMPS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BAT_AMPS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BAT_AMPS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BAT_AMPS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BAT_AMPS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BAT_AMPS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BAT_AMPS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BAT_AMPS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BAT_AMPS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BAT_AMPS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BAT_AMPS__PC EQU CYREG_PRT2_PC
BAT_AMPS__PC2 EQU CYREG_PRT2_PC2
BAT_AMPS__PORT EQU 2
BAT_AMPS__PS EQU CYREG_PRT2_PS
BAT_AMPS__SHIFT EQU 1

/* BAT_VOLT */
BAT_VOLT__0__DM__MASK EQU 0x07
BAT_VOLT__0__DM__SHIFT EQU 0
BAT_VOLT__0__DR EQU CYREG_PRT2_DR
BAT_VOLT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BAT_VOLT__0__HSIOM_MASK EQU 0x0000000F
BAT_VOLT__0__HSIOM_SHIFT EQU 0
BAT_VOLT__0__INTCFG EQU CYREG_PRT2_INTCFG
BAT_VOLT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
BAT_VOLT__0__MASK EQU 0x01
BAT_VOLT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BAT_VOLT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BAT_VOLT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BAT_VOLT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BAT_VOLT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BAT_VOLT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BAT_VOLT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BAT_VOLT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BAT_VOLT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BAT_VOLT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BAT_VOLT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BAT_VOLT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BAT_VOLT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BAT_VOLT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BAT_VOLT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BAT_VOLT__0__PC EQU CYREG_PRT2_PC
BAT_VOLT__0__PC2 EQU CYREG_PRT2_PC2
BAT_VOLT__0__PORT EQU 2
BAT_VOLT__0__PS EQU CYREG_PRT2_PS
BAT_VOLT__0__SHIFT EQU 0
BAT_VOLT__DR EQU CYREG_PRT2_DR
BAT_VOLT__INTCFG EQU CYREG_PRT2_INTCFG
BAT_VOLT__INTSTAT EQU CYREG_PRT2_INTSTAT
BAT_VOLT__MASK EQU 0x01
BAT_VOLT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BAT_VOLT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BAT_VOLT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BAT_VOLT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BAT_VOLT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BAT_VOLT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BAT_VOLT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BAT_VOLT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BAT_VOLT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BAT_VOLT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BAT_VOLT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BAT_VOLT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BAT_VOLT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BAT_VOLT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BAT_VOLT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BAT_VOLT__PC EQU CYREG_PRT2_PC
BAT_VOLT__PC2 EQU CYREG_PRT2_PC2
BAT_VOLT__PORT EQU 2
BAT_VOLT__PS EQU CYREG_PRT2_PS
BAT_VOLT__SHIFT EQU 0

/* Clock_2MHz */
Clock_2MHz__DIVIDER_MASK EQU 0x0000FFFF
Clock_2MHz__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_2MHz__ENABLE_MASK EQU 0x80000000
Clock_2MHz__MASK EQU 0x80000000
Clock_2MHz__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ADC_SAR_Seq_1_cy_psoc4_sar */
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_1_intClock */
ADC_SAR_Seq_1_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_1_intClock__ENABLE EQU CYREG_CLK_DIVIDER_C00
ADC_SAR_Seq_1_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
