  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/sidejob/ethernet_NN/NN/hls_component/hls_component 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Coeff.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Coeff.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=CNN_top' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu19eg-ffvc1760-2-i' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.59 seconds; current allocated memory: 269.840 MB.
INFO: [HLS 200-10] Analyzing design file 'Components.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'din' (Components.cpp:8:20)
WARNING: [HLS 207-5292] unused parameter 'dout' (Components.cpp:8:30)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.291 seconds; current allocated memory: 276.598 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,166 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 748 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 379 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 371 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 371 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 371 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 371 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 379 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 379 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 661 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,847 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,212 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,222 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,289 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'void l_softmax_layer<100u, 2u>(int (*) [2u], int (*) [2u])' (Components.cpp:171:21)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void l_softmax_layer<100u, 2u>(int (*) [2u], int (*) [2u])' (Components.cpp:173:16)
INFO: [HLS 214-178] Inlining function 'void conv2d<9u, 128u, 3u, true>(int (*) [128u], int (*) [128u], int*)' into 'void conv2d_layer<100u, 2u, 9u, 128u, 3u, true>(int (*) [9u][128u], int (*) [3u][128u], int (*) [2u][((9u) - (3u)) + (1)])' (Components.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'void conv2d<9u, 128u, 4u, true>(int (*) [128u], int (*) [128u], int*)' into 'void conv2d_layer<100u, 2u, 9u, 128u, 4u, true>(int (*) [9u][128u], int (*) [4u][128u], int (*) [2u][((9u) - (4u)) + (1)])' (Components.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'void conv2d<9u, 128u, 5u, true>(int (*) [128u], int (*) [128u], int*)' into 'void conv2d_layer<100u, 2u, 9u, 128u, 5u, true>(int (*) [9u][128u], int (*) [5u][128u], int (*) [2u][((9u) - (5u)) + (1)])' (Components.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'void fully_connect<36u, 2u, int, int, int>(int*, int const (*) [2u], int*)' into 'void fully_connect_layer2<100u, 36u, 2u, int, int, int>(int (*) [36u], int const (*) [2u], int (*) [2u])' (Components.cpp:93:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'void l_softmax_layer<100u, 2u>(int (*) [2u], int (*) [2u])' (Components.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'void feature_separate_layer<100u, 9u, 2u>(int (*) [9u][2u], int (*) [9u], int (*) [9u])' into 'void CNN<100u, 9u, 2u, 2u, 2u, 128u>(int (*) [9u][2u], int (*) [3][128u], int (*) [4][128u], int (*) [5][128u], int (*) [2u])' (Components.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'void conv2d_layer<100u, 2u, 9u, 128u, 3u, true>(int (*) [9u][128u], int (*) [3u][128u], int (*) [2u][((9u) - (3u)) + (1)])' into 'void CNN<100u, 9u, 2u, 2u, 2u, 128u>(int (*) [9u][2u], int (*) [3][128u], int (*) [4][128u], int (*) [5][128u], int (*) [2u])' (Components.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'void conv2d_layer<100u, 2u, 9u, 128u, 4u, true>(int (*) [9u][128u], int (*) [4u][128u], int (*) [2u][((9u) - (4u)) + (1)])' into 'void CNN<100u, 9u, 2u, 2u, 2u, 128u>(int (*) [9u][2u], int (*) [3][128u], int (*) [4][128u], int (*) [5][128u], int (*) [2u])' (Components.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'void conv2d_layer<100u, 2u, 9u, 128u, 5u, true>(int (*) [9u][128u], int (*) [5u][128u], int (*) [2u][((9u) - (5u)) + (1)])' into 'void CNN<100u, 9u, 2u, 2u, 2u, 128u>(int (*) [9u][2u], int (*) [3][128u], int (*) [4][128u], int (*) [5][128u], int (*) [2u])' (Components.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'void reshape_concate_layer<100u, 2u, 9u, 3u, 4u, 5u>(int (*) [2u][((9u) - (3u)) + (1)], int (*) [2u][((9u) - (4u)) + (1)], int (*) [2u][((9u) - (5u)) + (1)], int (*) [(2u) * ((((((9u) * (3)) - (3u)) - (4u)) - (5u)) + (3))])' into 'void CNN<100u, 9u, 2u, 2u, 2u, 128u>(int (*) [9u][2u], int (*) [3][128u], int (*) [4][128u], int (*) [5][128u], int (*) [2u])' (Components.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'void fully_connect_layer2<100u, 36u, 2u, int, int, int>(int (*) [36u], int const (*) [2u], int (*) [2u])' into 'void CNN<100u, 9u, 2u, 2u, 2u, 128u>(int (*) [9u][2u], int (*) [3][128u], int (*) [4][128u], int (*) [5][128u], int (*) [2u])' (Components.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'void l_softmax_layer<100u, 2u>(int (*) [2u], int (*) [2u])' into 'void CNN<100u, 9u, 2u, 2u, 2u, 128u>(int (*) [9u][2u], int (*) [3][128u], int (*) [4][128u], int (*) [5][128u], int (*) [2u])' (Components.cpp:183:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZL8fc2_coef' (Components.cpp:73:29)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_107_3> at Components.cpp:107:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_113_4> at Components.cpp:113:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_144_2> at Components.cpp:144:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_68_1> at Components.cpp:68:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_167_1> at Components.cpp:167:23 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_169_2' is marked as complete unroll implied by the pipeline pragma (Components.cpp:169:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_174_3' is marked as complete unroll implied by the pipeline pragma (Components.cpp:174:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_2' is marked as complete unroll implied by the pipeline pragma (Components.cpp:70:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_145_3' is marked as complete unroll implied by the pipeline pragma (Components.cpp:145:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_149_4' is marked as complete unroll implied by the pipeline pragma (Components.cpp:149:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_153_5' is marked as complete unroll implied by the pipeline pragma (Components.cpp:153:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_5' is marked as complete unroll implied by the pipeline pragma (Components.cpp:115:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (Components.cpp:169:27) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' completely with a factor of 2 (Components.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_3' (Components.cpp:174:27) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' completely with a factor of 2 (Components.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_2' (Components.cpp:70:26) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' completely with a factor of 36 (Components.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_3' (Components.cpp:145:31) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' completely with a factor of 7 (Components.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_4' (Components.cpp:149:31) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' completely with a factor of 6 (Components.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_5' (Components.cpp:153:31) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' completely with a factor of 5 (Components.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_5' (Components.cpp:115:27) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' completely with a factor of 5 (Components.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_5' (Components.cpp:115:27) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' completely with a factor of 4 (Components.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_5' (Components.cpp:115:27) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' completely with a factor of 3 (Components.cpp:183:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_106_2'. (Components.cpp:106:27)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sum.i.i' due to pipeline pragma (Components.cpp:104:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sum.i.i5' due to pipeline pragma (Components.cpp:104:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sum.i.i63' due to pipeline pragma (Components.cpp:104:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv3' due to pipeline pragma (Components.cpp:201:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv4' due to pipeline pragma (Components.cpp:202:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv5' due to pipeline pragma (Components.cpp:203:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=2' for array 'feature_in2' due to pipeline pragma (Components.cpp:209:9)
INFO: [HLS 214-248] Applying array_partition to 'sum.i.i63': Complete partitioning on dimension 1. (Components.cpp:104:9)
INFO: [HLS 214-248] Applying array_partition to 'sum.i.i5': Complete partitioning on dimension 1. (Components.cpp:104:9)
INFO: [HLS 214-248] Applying array_partition to 'sum.i.i': Complete partitioning on dimension 1. (Components.cpp:104:9)
INFO: [HLS 214-248] Applying array_partition to 'conv3': Complete partitioning on dimension 3. (Components.cpp:201:9)
INFO: [HLS 214-248] Applying array_partition to 'conv4': Complete partitioning on dimension 3. (Components.cpp:202:9)
INFO: [HLS 214-248] Applying array_partition to 'conv5': Complete partitioning on dimension 3. (Components.cpp:203:9)
INFO: [HLS 214-248] Applying array_partition to 'feature_in2': Cyclic partitioning with factor 7 on dimension 2. (Components.cpp:209:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 28.027 seconds; current allocated memory: 278.332 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 278.332 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 286.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 294.961 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' (Components.cpp:9:27)...46 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 319.957 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_143_1'(Components.cpp:143:23) and 'VITIS_LOOP_144_2'(Components.cpp:144:27) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_95_1'(Components.cpp:95:22) and 'VITIS_LOOP_68_1'(Components.cpp:68:22) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (Components.cpp:143:23) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_1' (Components.cpp:95:22) in function 'CNN<100u, 9u, 2u, 2u, 2u, 128u>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.601 seconds; current allocated memory: 459.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN_top' ...
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_2' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_VITIS_LOOP_107_3' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_3'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_VITIS_LOOP_113_4' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_4'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Outline_VITIS_LOOP_128_1' to 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_1'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_6' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_6'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_VITIS_LOOP_107_33' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_33'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_VITIS_LOOP_113_44' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_44'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Outline_VITIS_LOOP_128_12' to 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_12'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_10' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_10'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_VITIS_LOOP_107_36' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_36'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_VITIS_LOOP_113_47' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_47'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Outline_VITIS_LOOP_128_15' to 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_15'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_68_1' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_68_1'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>_Pipeline_VITIS_LOOP_167_1' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'CNN<100u, 9u, 2u, 2u, 2u, 128u>' to 'CNN_100u_9u_2u_2u_2u_128u_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 462.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 463.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 463.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 463.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 464.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 464.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 464.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 464.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 465.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 465.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 465.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 465.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 465.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 465.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 466.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 466.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 466.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 467.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 467.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 467.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.105 seconds; current allocated memory: 467.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 467.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 467.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 468.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_144_2'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2' (loop 'VITIS_LOOP_143_1_VITIS_LOOP_144_2'): Unable to schedule 'store' operation 0 bit ('feature_in2_6_addr_6_write_ln154', Components.cpp:154->Components.cpp:210) of variable 'conv5_3_load', Components.cpp:154->Components.cpp:210 on array 'feature_in2_6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'feature_in2_6'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_143_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.541 seconds; current allocated memory: 469.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 469.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1_VITIS_LOOP_68_1'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_68_1' (loop 'VITIS_LOOP_95_1_VITIS_LOOP_68_1'): Unable to schedule 'load' operation 31 bit ('feature_in2_load_1', Components.cpp:71->Components.cpp:96->Components.cpp:213) on array 'feature_in2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'feature_in2'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_68_1' (loop 'VITIS_LOOP_95_1_VITIS_LOOP_68_1'): Unable to schedule 'load' operation 31 bit ('feature_in2_load_3', Components.cpp:71->Components.cpp:96->Components.cpp:213) on array 'feature_in2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'feature_in2'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_95_1_VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 473.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 473.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 474.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 474.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_100u_9u_2u_2u_2u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 474.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 474.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 475.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 475.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 476.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_3' pipeline 'VITIS_LOOP_107_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_3'.
INFO: [RTMG 210-279] Implementing memory 'CNN_top_CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_3_fc_dout_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 491.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_4' pipeline 'VITIS_LOOP_113_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 491.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_1'.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_1_sum_9_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.236 seconds; current allocated memory: 491.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 491.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_33' pipeline 'VITIS_LOOP_107_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 491.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_44' pipeline 'VITIS_LOOP_113_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 491.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_12'.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_12_sum_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 491.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 491.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_36' pipeline 'VITIS_LOOP_107_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_107_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.103 seconds; current allocated memory: 497.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_47' pipeline 'VITIS_LOOP_113_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_113_47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 497.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_15'.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_CNN_100u_9u_2u_2u_2u_128u_Outline_VITIS_LOOP_128_15_sum_4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 497.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_143_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 497.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_68_1_fc2_coef_ROM_AUTO_1R' to 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_68_1_fc2_coef_Rbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_95_1_VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_31ns_32_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_68_1'.
INFO: [HLS 200-2168] Implementing memory 'CNN_top_CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_68_1_fc2_coef_Rbkb' using auto ROMs with 13 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.419 seconds; current allocated memory: 502.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_167_1' is 5773 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.149 seconds; current allocated memory: 509.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_100u_9u_2u_2u_2u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_100u_9u_2u_2u_2u_128u_s'.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_CNN_100u_9u_2u_2u_2u_128u_s_conv3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_CNN_100u_9u_2u_2u_2u_128u_s_feature_in2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_top_CNN_100u_9u_2u_2u_2u_128u_s_fc2_dout_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 513.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_top/din' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_top/kernel3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_top/kernel4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_top/kernel5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_top/dout' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_address0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_we0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_d0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_address1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_we1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_top/din_d1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN_top/din_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.672 seconds; current allocated memory: 515.254 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 518.277 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.419 seconds; current allocated memory: 526.828 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN_top.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN_top.
INFO: [HLS 200-789] **** Estimated Fmax: 146.97 MHz
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 4 seconds. Total elapsed time: 70.411 seconds; peak allocated memory: 527.988 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 14s
