-- VHDL for IBM SMS ALD page 16.11.05.1
-- Title: A CH INPUT TRANS FOR ADDER-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/28/2020 4:39:51 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_11_05_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PB_A_CH_1_BIT:	 in STD_LOGIC;
		PB_COMP_ADD_A:	 in STD_LOGIC;
		PB_A_CH_NOT_4_BIT:	 in STD_LOGIC;
		PB_A_CH_NOT_8_BIT:	 in STD_LOGIC;
		PB_A_CH_2_BIT:	 in STD_LOGIC;
		PB_TRUE_ADD_A:	 in STD_LOGIC;
		PB_A_CH_4_BIT:	 in STD_LOGIC;
		MB_ADD_AQ6:	 out STD_LOGIC);
end ALD_16_11_05_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC;

architecture behavioral of ALD_16_11_05_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC is 

	signal OUT_4B_B: STD_LOGIC;
	signal OUT_4D_B: STD_LOGIC;
	signal OUT_4F_A: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;

begin

	OUT_4B_B <= NOT(PB_A_CH_1_BIT AND PB_A_CH_2_BIT AND PB_A_CH_NOT_4_BIT AND PB_COMP_ADD_A );
	OUT_4D_B <= NOT(PB_COMP_ADD_A AND PB_A_CH_NOT_4_BIT AND PB_A_CH_2_BIT AND PB_A_CH_NOT_8_BIT );
	OUT_4F_A <= NOT(PB_A_CH_2_BIT AND PB_TRUE_ADD_A AND PB_A_CH_4_BIT );
	OUT_DOT_1B <= OUT_4B_B AND OUT_4D_B AND OUT_4F_A;

	MB_ADD_AQ6 <= OUT_DOT_1B;


end;
