# vsim -c top "+OP=MUL" 
# Start time: 15:04:08 on Jun 10,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: verification/add_sub_top_tb.sv(61): (vopt-2241) Connection width does not match width of port 'output_prod'. The port definition is at: design/fp_mul.sv(4).
# ** Warning: verification/add_sub_top_tb.sv(6): (vopt-2605) empty port name in port list.
# //  Questa Sim-64
# //  Version 2019.2_1 linux_x86_64 May 13 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.fp_pkg(fast)
# Loading work.fdiv_newton_sv_unit(fast)
# Loading work.error_check_sv_unit(fast)
# Loading work.rounding_sv_unit(fast)
# Loading work.normalize_sv_unit(fast)
# Loading work.align_significands_sv_unit(fast)
# Loading work.complement_sv_unit(fast)
# Loading work.concat_1_sv_unit(fast)
# Loading work.swap_sv_unit(fast)
# Loading work.compare_exponents_sv_unit(fast)
# Loading work.denorm_zero_sv_unit(fast)
# Loading work.add_sub_top_sv_unit(fast)
# Loading work.add_sub_top_tb_sv_unit(fast)
# Loading work.top(fast)
# Running Test with MUL operation(s).
# Break key hit
# Simulation stop requested.
# End time: 15:04:40 on Jun 10,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2
