#OPTIONS:"|-layerid|0|-orig_srs|/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synwork/OneBitADCTestLattice_First_Implementation_comp.srs|-top|ADC_top|-prodtype|synplify_pro|-dspmac|-fixsmult|-infer_seqShift|-nram|-sdff_counter|-divnmod|-nostructver|-lattice|-I|/home/user/SDR-HLS/Testing/1bitADCLattice|-I|/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/|-I|/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib|-v2001|-devicelib|/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v|-devicelib|/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-fv2001|-lib|work|-fv2001|-lib|work|-fv2001"
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/c_ver":1691686800
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v":1691686808
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v":1691686809
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v":1691686317
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v":1691686317
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh":1691686317
#CUR:"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/adc_top.v":1716582387
#CUR:"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v":1716712003
#CUR:"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v":1716711892
0			"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/adc_top.v" verilog
1			"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v" verilog
2			"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v" verilog
#Dependency Lists(Uses List)
0 2
1 -1
2 1
#Dependency Lists(Users Of)
0 -1
1 2
2 0
#Design Unit to File Association
module work box_ave 1
module work sigmadelta_adc 2
module work ADC_top 0
