{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461183526882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461183526891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 16:18:46 2016 " "Processing started: Wed Apr 20 16:18:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461183526891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183526891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off etch_a_sketch -c etch_a_sketch " "Command: quartus_map --read_settings_files=on --write_settings_files=off etch_a_sketch -c etch_a_sketch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183526891 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1461183527608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "verilog/hexdigit.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/hexdigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "verilog/vga_adapter/vga_pll.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "verilog/vga_adapter/vga_controller.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "verilog/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "verilog/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/position_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/position_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 position_counter " "Found entity 1: position_counter" {  } { { "verilog/position_counter.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/position_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "verilog/timer.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "verilog/datapath.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/dff_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/dff_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_reset " "Found entity 1: dff_reset" {  } { { "verilog/dff_reset.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/dff_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog/controller.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "verilog/processor.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "verilog/processor_tb.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/processor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/etch_a_sketch.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/etch_a_sketch.v" { { "Info" "ISGN_ENTITY_NAME" "1 etch_a_sketch " "Found entity 1: etch_a_sketch" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "etch_a_sketch " "Elaborating entity \"etch_a_sketch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1461183542769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdigit hexdigit:color_digit " "Elaborating entity \"hexdigit\" for hierarchy \"hexdigit:color_digit\"" {  } { { "verilog/etch_a_sketch.v" "color_digit" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183542773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:processor_1 " "Elaborating entity \"processor\" for hierarchy \"processor:processor_1\"" {  } { { "verilog/etch_a_sketch.v" "processor_1" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183542773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor:processor_1\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"processor:processor_1\|controller:controller_0\"" {  } { { "verilog/processor.v" "controller_0" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/processor.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183542777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor:processor_1\|datapath:datapath_0 " "Elaborating entity \"datapath\" for hierarchy \"processor:processor_1\|datapath:datapath_0\"" {  } { { "verilog/processor.v" "datapath_0" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/processor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183542777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer processor:processor_1\|datapath:datapath_0\|timer:update_timer " "Elaborating entity \"timer\" for hierarchy \"processor:processor_1\|datapath:datapath_0\|timer:update_timer\"" {  } { { "verilog/datapath.v" "update_timer" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183542777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 timer.v(21) " "Verilog HDL assignment warning at timer.v(21): truncated value with size 32 to match size of target (26)" {  } { { "verilog/timer.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/timer.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1461183542782 "|processor|datapath:datapath_0|timer:update_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_counter processor:processor_1\|datapath:datapath_0\|position_counter:xpos_counter " "Elaborating entity \"position_counter\" for hierarchy \"processor:processor_1\|datapath:datapath_0\|position_counter:xpos_counter\"" {  } { { "verilog/datapath.v" "xpos_counter" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183542783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 position_counter.v(22) " "Verilog HDL assignment warning at position_counter.v(22): truncated value with size 32 to match size of target (8)" {  } { { "verilog/position_counter.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/position_counter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1461183542784 "|etch_a_sketch|processor:processor_1|datapath:datapath_0|position_counter:xpos_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 position_counter.v(24) " "Verilog HDL assignment warning at position_counter.v(24): truncated value with size 32 to match size of target (8)" {  } { { "verilog/position_counter.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/position_counter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1461183542785 "|etch_a_sketch|processor:processor_1|datapath:datapath_0|position_counter:xpos_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "verilog/etch_a_sketch.v" "VGA" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183542787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "verilog/vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183542790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "verilog/vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183542849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "verilog/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183542849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background_image.mif " "Parameter \"INIT_FILE\" = \"background_image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183542849 ""}  } { { "verilog/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1461183542849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4h1 " "Found entity 1: altsyncram_b4h1" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/db/altsyncram_b4h1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183542930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183542930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4h1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_b4h1:auto_generated " "Elaborating entity \"altsyncram_b4h1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_b4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183542930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183543003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183543003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_b4h1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_b4h1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_b4h1.tdf" "decode2" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/db/altsyncram_b4h1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183543003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183543088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183543088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_b4h1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_b4h1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_b4h1.tdf" "rden_decode_b" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/db/altsyncram_b4h1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183543089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461183543152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183543152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_b4h1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_b4h1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_b4h1.tdf" "mux3" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/db/altsyncram_b4h1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183543167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "verilog/vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183543167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "verilog/vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183543227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "verilog/vga_adapter/vga_pll.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183543231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183543231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183543231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183543231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183543231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183543231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183543231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183543231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183543231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183543231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183543231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461183543231 ""}  } { { "verilog/vga_adapter/vga_pll.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1461183543231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "verilog/vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183543237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461183544420 "|etch_a_sketch|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1461183544420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1461183544574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1461183545715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461183545715 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "verilog/etch_a_sketch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab7/lab7_2/verilog/etch_a_sketch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461183545831 "|etch_a_sketch|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1461183545831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "330 " "Implemented 330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1461183545831 ""} { "Info" "ICUT_CUT_TM_OPINS" "117 " "Implemented 117 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1461183545831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1461183545831 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1461183545831 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1461183545831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1461183545831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "823 " "Peak virtual memory: 823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461183545866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 16:19:05 2016 " "Processing ended: Wed Apr 20 16:19:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461183545866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461183545866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461183545866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461183545866 ""}
