# Simple synthesis test with one module
read_verilog -sv rtl/cdc_gray_sync.sv

# Hierarchy and synthesis
hierarchy -check -auto-top
proc; opt; fsm; opt; memory; opt
techmap; opt

# Write outputs
write_json synth_simple_output.json
write_verilog synth_simple_output.v

# Print stats
stat
