[2025-09-17 09:51:10] START suite=qualcomm_srv trace=srv165_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv165_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2642533 heartbeat IPC: 3.784 cumulative IPC: 3.784 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5055083 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5055083 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5055084 heartbeat IPC: 4.145 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13634741 heartbeat IPC: 1.166 cumulative IPC: 1.166 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 22048970 heartbeat IPC: 1.188 cumulative IPC: 1.177 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 30284147 heartbeat IPC: 1.214 cumulative IPC: 1.189 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 38860863 heartbeat IPC: 1.166 cumulative IPC: 1.183 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 47238094 heartbeat IPC: 1.194 cumulative IPC: 1.185 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 55619925 heartbeat IPC: 1.193 cumulative IPC: 1.187 (Simulation time: 00 hr 07 min 58 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 63983450 heartbeat IPC: 1.196 cumulative IPC: 1.188 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 72516472 heartbeat IPC: 1.172 cumulative IPC: 1.186 (Simulation time: 00 hr 10 min 13 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv165_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 80736848 heartbeat IPC: 1.216 cumulative IPC: 1.189 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 84270218 cumulative IPC: 1.187 (Simulation time: 00 hr 12 min 27 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 84270218 cumulative IPC: 1.187 (Simulation time: 00 hr 12 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv165_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.187 instructions: 100000002 cycles: 84270218
CPU 0 Branch Prediction Accuracy: 91.58% MPKI: 14.85 Average ROB Occupancy at Mispredict: 27.74
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2752
BRANCH_INDIRECT: 0.4168
BRANCH_CONDITIONAL: 12.52
BRANCH_DIRECT_CALL: 0.6926
BRANCH_INDIRECT_CALL: 0.5078
BRANCH_RETURN: 0.4458


====Backend Stall Breakdown====
ROB_STALL: 167839
LQ_STALL: 0
SQ_STALL: 543655


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 108.0137
REPLAY_LOAD: 65.24074
NON_REPLAY_LOAD: 13.195934

== Total ==
ADDR_TRANS: 15770
REPLAY_LOAD: 10569
NON_REPLAY_LOAD: 141500

== Counts ==
ADDR_TRANS: 146
REPLAY_LOAD: 162
NON_REPLAY_LOAD: 10723

cpu0->cpu0_STLB TOTAL        ACCESS:    1766153 HIT:    1759950 MISS:       6203 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1766153 HIT:    1759950 MISS:       6203 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 167.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7658331 HIT:    6722911 MISS:     935420 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6206138 HIT:    5408675 MISS:     797463 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     533819 HIT:     416304 MISS:     117515 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     907115 HIT:     895530 MISS:      11585 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      11259 HIT:       2402 MISS:       8857 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.94 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14449761 HIT:    8108449 MISS:    6341312 MSHR_MERGE:    1527571
cpu0->cpu0_L1I LOAD         ACCESS:   14449761 HIT:    8108449 MISS:    6341312 MSHR_MERGE:    1527571
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29865366 HIT:   26554154 MISS:    3311212 MSHR_MERGE:    1373622
cpu0->cpu0_L1D LOAD         ACCESS:   16843824 HIT:   15110073 MISS:    1733751 MSHR_MERGE:     341259
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13008799 HIT:   11442608 MISS:    1566191 MSHR_MERGE:    1032352
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12743 HIT:       1473 MISS:      11270 MSHR_MERGE:         11
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.39 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12081935 HIT:   10358002 MISS:    1723933 MSHR_MERGE:     870348
cpu0->cpu0_ITLB LOAD         ACCESS:   12081935 HIT:   10358002 MISS:    1723933 MSHR_MERGE:     870348
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.114 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28235832 HIT:   27020465 MISS:    1215367 MSHR_MERGE:     302800
cpu0->cpu0_DTLB LOAD         ACCESS:   28235832 HIT:   27020465 MISS:    1215367 MSHR_MERGE:     302800
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.038 cycles
cpu0->LLC TOTAL        ACCESS:    1113413 HIT:    1046438 MISS:      66975 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     797463 HIT:     772770 MISS:      24693 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     117515 HIT:      79779 MISS:      37736 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     189578 HIT:     189232 MISS:        346 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8857 HIT:       4657 MISS:       4200 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3391
  ROW_BUFFER_MISS:      63233
  AVG DBUS CONGESTED CYCLE: 3.586
Channel 0 WQ ROW_BUFFER_HIT:       1555
  ROW_BUFFER_MISS:      33122
  FULL:          0
Channel 0 REFRESHES ISSUED:       7022

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       539747       408022        79940         4759
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          453          348          191
  STLB miss resolved @ L2C                0          479         1142          938          157
  STLB miss resolved @ LLC                0          143          784         2289          895
  STLB miss resolved @ MEM                0            6          307         2008         2281

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155522        53413      1138314       117649          501
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          149          319           28
  STLB miss resolved @ L2C                0          275          194          416            6
  STLB miss resolved @ LLC                0           87          350          547           61
  STLB miss resolved @ MEM                0            2           93          291          106
[2025-09-17 10:03:37] END   suite=qualcomm_srv trace=srv165_ap (rc=0)
