Memory.v,verilog,xil_defaultlib,../../../../Lab4_DBU.srcs/sources_1/ip/Memory/sim/Memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
