library ieee;
    use ieee.std_logic_1164.all;
    entity fullAdder is
        port(a,b,cin:in std_logic;
            sum,cout:out std_logic);
        end fullAdder;
        architecture pgm of fullAdder is
            begin
                sum<= a xor b xor cin;
                cout<=(a and b) or (a and cin) or (b and cin);
        end pgm;
