#PART DEC-11-HR3A-D
#TITLE MM11-E Core Memory Manual
1	Chapter 1	Introduction
2	1.1	Scope
2	1.2	Introduction
2	1.3	General Description
3	1.3.1	Core Array
3	1.3.2	Memory Control
3	1.3.3	Address Selection
3	1.3.4	Inhibit Drivers
3	1.3.5	Sense Amplifiers
3	1.3.6	Data Register
3	1.3.7	Switches and Drivers
3	1.3.8	Current Generator
3	1.3.9	G103 Levels and Gates Module
2	1.4	Basic Memory Operations
3	1.4.1	Data In (DATI) Cycle
3	1.4.2	Data In, Pause (DATIP) Cycle
3	1.4.3	Data Out (DATO) Cycle
3	1.4.4	Data Out, Byte (DATOB) Cycle
1	Chapter 2	Theory of Operation
2	2.1	Introduction
2	2.2	Core Array
2	2.3	Memory Operation
2	2.4	X- and Y-Line Selection
2	2.5	Drivers and Switches
2	2.6	Current Generator
2	2.7	Control and Logic Timing
3	2.7.1	General
3	2.7.2	Device Selection
3	2.7.3	X-Y Address Latching
3	2.7.4	Data In (DATI) Control Circuits
3	2.7.5	Data In, Pause (DATIP) Control Circuits
3	2.7.6	Data Out (DATO) Control Circuits
3	2.7.7	DATOB Control Circuits
2	2.8	Read Operation
2	2.9	Write Operation
1	Chapter 3	Maintenance
2	3.1	Introduction
2	3.2	Adjustments
3	3.2.1	Equipment Required
3	3.2.2	Initial Procedures
3	3.2.3	Voltage Reference Adjustment
3	3.2.4	Voltage Size Adjustment
3	3.2.5	Strobe Adjustment
2	3.3	Maintenance
1	Chapter 4	MM11-E Engineering Drawings
