Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat May 24 15:45:38 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_qor_suggestions -file ../vivado-runs/post_route_qor_suggestions.rpt
| Design       : fpga
| Device       : xc7a35t
| Design State : Routed
| ML Models    : v2020.1.0
---------------------------------------------------------------------------------------------------------------------------------------------

Report QoR Suggestions

Table of Contents
-----------------
1. QoR Suggestions Report Summary
2. ML Strategies
3. QoR Suggestions - Netlist

1. QoR Suggestions Report Summary
---------------------------------

+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
|       Name       |       Id       |   Status  | Generated At | Applicable For | Automatic |    Scope    | Incremental Friendly |                                        Description                                       |    Source   |
+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
| RQS_NETLIST-10-6 | RQS_NETLIST-10 | Generated | opt_design   | synth_design   | Yes       | GLOBALSCOPE | No                   | Rebalance timing paths by forward and backward retiming.                                 | Current Run |
+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
* No QoR suggestions are provided when the fully routed design is assessed to easily meet timing.


2. ML Strategies
----------------

+---+----+---------+---------+
| # | Id | Command | Options |
+---+----+---------+---------+
* The design is not compatible for suggesting strategy, as it was not run using vivado implementation default or vivado implementation explore strategy.


3. QoR Suggestions - Netlist
----------------------------

+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+
|       Name       | No of Paths | Logic Levels | Routes | Slack |  Req.  |  Skew  | Fanout | Datapath Delay | Cell% | Route% | Source Clock | Destination Clock |                                                          Startpoint                                                         |                                                Endpoint                                               |
+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+
| RQS_NETLIST-10-6 | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg3_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg4_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[0]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[1]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[2]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg2_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg3_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg4_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[0]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[1]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg2_rw_reg/D              |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg4_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[0]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[1]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[2]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg2_rw_reg/D              |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[0]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg4_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg3_rw_reg/D              |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg2_rw_reg/D              |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[2]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[1]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[0]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg4_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg3_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg2_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[2]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[11]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[13]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[14]/D         |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[14]/D         |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 11           | 12     | 1.063 | 10.000 | -0.145 | -      | 8.516          | 23.70 | 76.30  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[13]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[14]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[11]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[13]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[14]/D         |
|                  | 1           | 13           | 14     | 0.673 | 10.000 | -0.145 | -      | 9.137          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/D         |
|                  | 1           | 13           | 14     | 0.673 | 10.000 | -0.145 | -      | 9.137          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/D         |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg4_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg3_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[0]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[1]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[2]/D          |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[11]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[13]/D         |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[11]/D         |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[2]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg2_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg3_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[1]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[2]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg2_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg3_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg4_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[0]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[1]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[1]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[2]/D          |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg2_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg3_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg4_rw_reg/D              |
|                  | 1           | 13           | 14     | 0.649 | 10.000 | -0.145 | -      | 9.161          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[0]/D          |
|                  | 1           | 13           | 14     | 0.689 | 10.000 | -0.145 | -      | 9.121          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[15]/D         |
|                  | 1           | 13           | 14     | 0.689 | 10.000 | -0.145 | -      | 9.121          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[15]/D         |
|                  | 1           | 13           | 14     | 0.689 | 10.000 | -0.145 | -      | 9.121          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[15]/D         |
|                  | 1           | 13           | 14     | 0.673 | 10.000 | -0.145 | -      | 9.137          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/D         |
|                  | 1           | 13           | 14     | 0.673 | 10.000 | -0.145 | -      | 9.137          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/D         |
|                  | 1           | 13           | 14     | 0.673 | 10.000 | -0.145 | -      | 9.137          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/D         |
|                  | 1           | 13           | 14     | 0.673 | 10.000 | -0.145 | -      | 9.137          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/D         |
|                  | 1           | 13           | 14     | 0.689 | 10.000 | -0.145 | -      | 9.121          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[15]/D         |
|                  | 1           | 13           | 14     | 0.689 | 10.000 | -0.145 | -      | 9.121          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[15]/D         |
|                  | 1           | 13           | 14     | 0.689 | 10.000 | -0.145 | -      | 9.121          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[15]/D         |
|                  | 1           | 13           | 14     | 0.673 | 10.000 | -0.145 | -      | 9.137          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/D         |
|                  | 1           | 13           | 14     | 0.673 | 10.000 | -0.145 | -      | 9.137          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/D         |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[14]/CE |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[14]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[11]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[13]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[11]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[14]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[13]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[11]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[14]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[13]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[11]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[14]/D         |
|                  | 1           | 13           | 14     | 0.665 | 10.000 | -0.145 | -      | 9.145          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[13]/D         |
|                  | 1           | 13           | 14     | 0.689 | 10.000 | -0.145 | -      | 9.121          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[15]/D         |
|                  | 1           | 13           | 14     | 0.689 | 10.000 | -0.145 | -      | 9.121          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[15]/D         |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[15]/CE |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 13           | 14     | 0.643 | 10.000 | -0.145 | -      | 9.167          | 25.00 | 75.00  | clkout0      | clkout0           | cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[0].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[2].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[1].col_gen[3].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[9]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[10]/D         |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[3]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[4]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[5]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[6]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[7]/D          |
|                  | 1           | 12           | 13     | 1.210 | 10.000 | -0.145 | -      | 8.600          | 24.90 | 75.10  | clkout0      | clkout0           | cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[3].col_gen[1].core_inst/memory_mapped_interface_inst/reg_hart_reg[8]/D          |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[13]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[12]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[10]/CE |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[0]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[9]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[8]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[7]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[6]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[5]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[4]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[3]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[2]/CE  |
|                  | 1           | 12           | 13     | 0.496 | 10.000 | -0.145 | -      | 9.083          | 23.80 | 76.20  | clkout0      | clkout0           | cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][3]/C | cores_wrapper/row_gen[2].col_gen[0].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[1]/CE  |
+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+


