<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/mmhub_v3_0.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - mmhub_v3_0.c<span style="font-size: 80%;"> (source / <a href="mmhub_v3_0.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">242</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">21</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2021 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;mmhub_v3_0.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;mmhub/mmhub_3_0_0_offset.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;mmhub/mmhub_3_0_0_sh_mask.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;navi10_enum.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;soc15_common.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : #define regMMVM_L2_CNTL3_DEFAULT                                0x80100007</a>
<a name="34"><span class="lineNum">      34 </span>            : #define regMMVM_L2_CNTL4_DEFAULT                                0x000000c1</a>
<a name="35"><span class="lineNum">      35 </span>            : #define regMMVM_L2_CNTL5_DEFAULT                                0x00003fe0</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : static const char *mmhub_client_ids_v3_0_0[][2] = {</a>
<a name="38"><span class="lineNum">      38 </span>            :         [0][0] = &quot;VMC&quot;,</a>
<a name="39"><span class="lineNum">      39 </span>            :         [4][0] = &quot;DCEDMC&quot;,</a>
<a name="40"><span class="lineNum">      40 </span>            :         [5][0] = &quot;DCEVGA&quot;,</a>
<a name="41"><span class="lineNum">      41 </span>            :         [6][0] = &quot;MP0&quot;,</a>
<a name="42"><span class="lineNum">      42 </span>            :         [7][0] = &quot;MP1&quot;,</a>
<a name="43"><span class="lineNum">      43 </span>            :         [8][0] = &quot;MPIO&quot;,</a>
<a name="44"><span class="lineNum">      44 </span>            :         [16][0] = &quot;HDP&quot;,</a>
<a name="45"><span class="lineNum">      45 </span>            :         [17][0] = &quot;LSDMA&quot;,</a>
<a name="46"><span class="lineNum">      46 </span>            :         [18][0] = &quot;JPEG&quot;,</a>
<a name="47"><span class="lineNum">      47 </span>            :         [19][0] = &quot;VCNU0&quot;,</a>
<a name="48"><span class="lineNum">      48 </span>            :         [21][0] = &quot;VSCH&quot;,</a>
<a name="49"><span class="lineNum">      49 </span>            :         [22][0] = &quot;VCNU1&quot;,</a>
<a name="50"><span class="lineNum">      50 </span>            :         [23][0] = &quot;VCN1&quot;,</a>
<a name="51"><span class="lineNum">      51 </span>            :         [32+20][0] = &quot;VCN0&quot;,</a>
<a name="52"><span class="lineNum">      52 </span>            :         [2][1] = &quot;DBGUNBIO&quot;,</a>
<a name="53"><span class="lineNum">      53 </span>            :         [3][1] = &quot;DCEDWB&quot;,</a>
<a name="54"><span class="lineNum">      54 </span>            :         [4][1] = &quot;DCEDMC&quot;,</a>
<a name="55"><span class="lineNum">      55 </span>            :         [5][1] = &quot;DCEVGA&quot;,</a>
<a name="56"><span class="lineNum">      56 </span>            :         [6][1] = &quot;MP0&quot;,</a>
<a name="57"><span class="lineNum">      57 </span>            :         [7][1] = &quot;MP1&quot;,</a>
<a name="58"><span class="lineNum">      58 </span>            :         [8][1] = &quot;MPIO&quot;,</a>
<a name="59"><span class="lineNum">      59 </span>            :         [10][1] = &quot;DBGU0&quot;,</a>
<a name="60"><span class="lineNum">      60 </span>            :         [11][1] = &quot;DBGU1&quot;,</a>
<a name="61"><span class="lineNum">      61 </span>            :         [12][1] = &quot;DBGU2&quot;,</a>
<a name="62"><span class="lineNum">      62 </span>            :         [13][1] = &quot;DBGU3&quot;,</a>
<a name="63"><span class="lineNum">      63 </span>            :         [14][1] = &quot;XDP&quot;,</a>
<a name="64"><span class="lineNum">      64 </span>            :         [15][1] = &quot;OSSSYS&quot;,</a>
<a name="65"><span class="lineNum">      65 </span>            :         [16][1] = &quot;HDP&quot;,</a>
<a name="66"><span class="lineNum">      66 </span>            :         [17][1] = &quot;LSDMA&quot;,</a>
<a name="67"><span class="lineNum">      67 </span>            :         [18][1] = &quot;JPEG&quot;,</a>
<a name="68"><span class="lineNum">      68 </span>            :         [19][1] = &quot;VCNU0&quot;,</a>
<a name="69"><span class="lineNum">      69 </span>            :         [20][1] = &quot;VCN0&quot;,</a>
<a name="70"><span class="lineNum">      70 </span>            :         [21][1] = &quot;VSCH&quot;,</a>
<a name="71"><span class="lineNum">      71 </span>            :         [22][1] = &quot;VCNU1&quot;,</a>
<a name="72"><span class="lineNum">      72 </span>            :         [23][1] = &quot;VCN1&quot;,</a>
<a name="73"><span class="lineNum">      73 </span>            : };</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 : static uint32_t mmhub_v3_0_get_invalidate_req(unsigned int vmid,</span></a>
<a name="76"><span class="lineNum">      76 </span>            :                                               uint32_t flush_type)</a>
<a name="77"><span class="lineNum">      77 </span>            : {</a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :         u32 req = 0;</span></a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            :         /* invalidate using legacy mode on vmid*/</a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :         req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ,</span></a>
<a name="82"><span class="lineNum">      82 </span>            :                             PER_VMID_INVALIDATE_REQ, 1 &lt;&lt; vmid);</a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :         req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, FLUSH_TYPE, flush_type);</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :         req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PTES, 1);</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :         req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PDE0, 1);</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PDE1, 1);</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PDE2, 1);</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :         req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, INVALIDATE_L1_PTES, 1);</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ,</span></a>
<a name="90"><span class="lineNum">      90 </span>            :                             CLEAR_PROTECTION_FAULT_STATUS_ADDR, 0);</a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         return req;</span></a>
<a name="93"><span class="lineNum">      93 </span>            : }</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            : static void</a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 : mmhub_v3_0_print_l2_protection_fault_status(struct amdgpu_device *adev,</span></a>
<a name="97"><span class="lineNum">      97 </span>            :                                              uint32_t status)</a>
<a name="98"><span class="lineNum">      98 </span>            : {</a>
<a name="99"><span class="lineNum">      99 </span>            :         uint32_t cid, rw;</a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 :         const char *mmhub_cid = NULL;</span></a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :         cid = REG_GET_FIELD(status,</span></a>
<a name="103"><span class="lineNum">     103 </span>            :                             MMVM_L2_PROTECTION_FAULT_STATUS, CID);</a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :         rw = REG_GET_FIELD(status,</span></a>
<a name="105"><span class="lineNum">     105 </span>            :                            MMVM_L2_PROTECTION_FAULT_STATUS, RW);</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :         dev_err(adev-&gt;dev,</span></a>
<a name="108"><span class="lineNum">     108 </span>            :                 &quot;MMVM_L2_PROTECTION_FAULT_STATUS:0x%08X\n&quot;,</a>
<a name="109"><span class="lineNum">     109 </span>            :                 status);</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[MMHUB_HWIP][0]) {</span></a>
<a name="111"><span class="lineNum">     111 </span>            :         case IP_VERSION(3, 0, 0):</a>
<a name="112"><span class="lineNum">     112 </span>            :         case IP_VERSION(3, 0, 1):</a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 mmhub_cid = mmhub_client_ids_v3_0_0[cid][rw];</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="115"><span class="lineNum">     115 </span>            :         default:</a>
<a name="116"><span class="lineNum">     116 </span>            :                 mmhub_cid = NULL;</a>
<a name="117"><span class="lineNum">     117 </span>            :                 break;</a>
<a name="118"><span class="lineNum">     118 </span>            :         }</a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :         dev_err(adev-&gt;dev, &quot;\t Faulty UTCL2 client ID: %s (0x%x)\n&quot;,</span></a>
<a name="120"><span class="lineNum">     120 </span>            :                 mmhub_cid ? mmhub_cid : &quot;unknown&quot;, cid);</a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :         dev_err(adev-&gt;dev, &quot;\t MORE_FAULTS: 0x%lx\n&quot;,</span></a>
<a name="122"><span class="lineNum">     122 </span>            :                 REG_GET_FIELD(status,</a>
<a name="123"><span class="lineNum">     123 </span>            :                 MMVM_L2_PROTECTION_FAULT_STATUS, MORE_FAULTS));</a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :         dev_err(adev-&gt;dev, &quot;\t WALKER_ERROR: 0x%lx\n&quot;,</span></a>
<a name="125"><span class="lineNum">     125 </span>            :                 REG_GET_FIELD(status,</a>
<a name="126"><span class="lineNum">     126 </span>            :                 MMVM_L2_PROTECTION_FAULT_STATUS, WALKER_ERROR));</a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :         dev_err(adev-&gt;dev, &quot;\t PERMISSION_FAULTS: 0x%lx\n&quot;,</span></a>
<a name="128"><span class="lineNum">     128 </span>            :                 REG_GET_FIELD(status,</a>
<a name="129"><span class="lineNum">     129 </span>            :                 MMVM_L2_PROTECTION_FAULT_STATUS, PERMISSION_FAULTS));</a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         dev_err(adev-&gt;dev, &quot;\t MAPPING_ERROR: 0x%lx\n&quot;,</span></a>
<a name="131"><span class="lineNum">     131 </span>            :                 REG_GET_FIELD(status,</a>
<a name="132"><span class="lineNum">     132 </span>            :                 MMVM_L2_PROTECTION_FAULT_STATUS, MAPPING_ERROR));</a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :         dev_err(adev-&gt;dev, &quot;\t RW: 0x%x\n&quot;, rw);</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 : }</span></a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid,</span></a>
<a name="137"><span class="lineNum">     137 </span>            :                                 uint64_t page_table_base)</a>
<a name="138"><span class="lineNum">     138 </span>            : {</a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;adev-&gt;vmhub[AMDGPU_MMHUB_0];</span></a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :         WREG32_SOC15_OFFSET(MMHUB, 0, regMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32,</span></a>
<a name="142"><span class="lineNum">     142 </span>            :                             hub-&gt;ctx_addr_distance * vmid,</a>
<a name="143"><span class="lineNum">     143 </span>            :                             lower_32_bits(page_table_base));</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         WREG32_SOC15_OFFSET(MMHUB, 0, regMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32,</span></a>
<a name="146"><span class="lineNum">     146 </span>            :                             hub-&gt;ctx_addr_distance * vmid,</a>
<a name="147"><span class="lineNum">     147 </span>            :                             upper_32_bits(page_table_base));</a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 : }</span></a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_init_gart_aperture_regs(struct amdgpu_device *adev)</span></a>
<a name="151"><span class="lineNum">     151 </span>            : {</a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         uint64_t pt_base = amdgpu_gmc_pd_addr(adev-&gt;gart.bo);</span></a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :         mmhub_v3_0_setup_vm_pt_regs(adev, 0, pt_base);</span></a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,</span></a>
<a name="157"><span class="lineNum">     157 </span>            :                      (u32)(adev-&gt;gmc.gart_start &gt;&gt; 12));</a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,</span></a>
<a name="159"><span class="lineNum">     159 </span>            :                      (u32)(adev-&gt;gmc.gart_start &gt;&gt; 44));</a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,</span></a>
<a name="162"><span class="lineNum">     162 </span>            :                      (u32)(adev-&gt;gmc.gart_end &gt;&gt; 12));</a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,</span></a>
<a name="164"><span class="lineNum">     164 </span>            :                      (u32)(adev-&gt;gmc.gart_end &gt;&gt; 44));</a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 : }</span></a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_init_system_aperture_regs(struct amdgpu_device *adev)</span></a>
<a name="168"><span class="lineNum">     168 </span>            : {</a>
<a name="169"><span class="lineNum">     169 </span>            :         uint64_t value;</a>
<a name="170"><span class="lineNum">     170 </span>            :         uint32_t tmp;</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            :         /* Disable AGP. */</a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMMC_VM_AGP_BASE, 0);</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMMC_VM_AGP_TOP, 0);</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMMC_VM_AGP_BOT, 0x00FFFFFF);</span></a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :         if (!amdgpu_sriov_vf(adev)) {</span></a>
<a name="178"><span class="lineNum">     178 </span>            :                 /*</a>
<a name="179"><span class="lineNum">     179 </span>            :                  * the new L1 policy will block SRIOV guest from writing</a>
<a name="180"><span class="lineNum">     180 </span>            :                  * these regs, and they will be programed at host.</a>
<a name="181"><span class="lineNum">     181 </span>            :                  * so skip programing these regs.</a>
<a name="182"><span class="lineNum">     182 </span>            :                  */</a>
<a name="183"><span class="lineNum">     183 </span>            :                 /* Program the system aperture low logical page number. */</a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regMMMC_VM_SYSTEM_APERTURE_LOW_ADDR,</span></a>
<a name="185"><span class="lineNum">     185 </span>            :                              adev-&gt;gmc.vram_start &gt;&gt; 18);</a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regMMMC_VM_SYSTEM_APERTURE_HIGH_ADDR,</span></a>
<a name="187"><span class="lineNum">     187 </span>            :                              adev-&gt;gmc.vram_end &gt;&gt; 18);</a>
<a name="188"><span class="lineNum">     188 </span>            :         }</a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span>            :         /* Set default page address. */</a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         value = adev-&gt;vram_scratch.gpu_addr - adev-&gt;gmc.vram_start +</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :                 adev-&gt;vm_manager.vram_base_offset;</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB,</span></a>
<a name="194"><span class="lineNum">     194 </span>            :                      (u32)(value &gt;&gt; 12));</a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB,</span></a>
<a name="196"><span class="lineNum">     196 </span>            :                      (u32)(value &gt;&gt; 44));</a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span>            :         /* Program &quot;protection fault&quot;. */</a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32,</span></a>
<a name="200"><span class="lineNum">     200 </span>            :                      (u32)(adev-&gt;dummy_page_addr &gt;&gt; 12));</a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32,</span></a>
<a name="202"><span class="lineNum">     202 </span>            :                      (u32)((u64)adev-&gt;dummy_page_addr &gt;&gt; 44));</a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regMMVM_L2_PROTECTION_FAULT_CNTL2);</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL2,</span></a>
<a name="206"><span class="lineNum">     206 </span>            :                             ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY, 1);</a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_PROTECTION_FAULT_CNTL2, tmp);</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 : }</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_init_tlb_regs(struct amdgpu_device *adev)</span></a>
<a name="211"><span class="lineNum">     211 </span>            : {</a>
<a name="212"><span class="lineNum">     212 </span>            :         uint32_t tmp;</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            :         /* Setup TLB control */</a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regMMMC_VM_MX_L1_TLB_CNTL);</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1);</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE, 3);</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL,</span></a>
<a name="220"><span class="lineNum">     220 </span>            :                             ENABLE_ADVANCED_DRIVER_MODEL, 1);</a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL,</span></a>
<a name="222"><span class="lineNum">     222 </span>            :                             SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL, ECO_BITS, 0);</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL,</span></a>
<a name="225"><span class="lineNum">     225 </span>            :                             MTYPE, MTYPE_UC); /* UC, uncached */</a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMMC_VM_MX_L1_TLB_CNTL, tmp);</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 : }</span></a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_init_cache_regs(struct amdgpu_device *adev)</span></a>
<a name="231"><span class="lineNum">     231 </span>            : {</a>
<a name="232"><span class="lineNum">     232 </span>            :         uint32_t tmp;</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            :         /* These registers are not accessible to VF-SRIOV.</a>
<a name="235"><span class="lineNum">     235 </span>            :          * The PF will program them instead.</a>
<a name="236"><span class="lineNum">     236 </span>            :          */</a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="238"><span class="lineNum">     238 </span>            :                 return;</a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span>            :         /* Setup L2 cache */</a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL);</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, ENABLE_L2_CACHE, 1);</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING, 0);</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL,</span></a>
<a name="245"><span class="lineNum">     245 </span>            :                             ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY, 1);</a>
<a name="246"><span class="lineNum">     246 </span>            :         /* XXX for emulation, Refer to closed source code.*/</a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, L2_PDE0_CACHE_TAG_GENERATION_MODE,</span></a>
<a name="248"><span class="lineNum">     248 </span>            :                             0);</a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, PDE_FAULT_CLASSIFICATION, 0);</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, CONTEXT1_IDENTITY_ACCESS_MODE, 1);</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, IDENTITY_MODE_FRAGMENT_SIZE, 0);</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL, tmp);</span></a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL2);</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1);</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL2, tmp);</span></a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :         tmp = regMMVM_L2_CNTL3_DEFAULT;</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         if (adev-&gt;gmc.translate_further) {</span></a>
<a name="261"><span class="lineNum">     261 </span>            :                 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);</a>
<a name="262"><span class="lineNum">     262 </span>            :                 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3,</a>
<a name="263"><span class="lineNum">     263 </span>            :                                     L2_CACHE_BIGK_FRAGMENT_SIZE, 9);</a>
<a name="264"><span class="lineNum">     264 </span>            :         } else {</a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3,</span></a>
<a name="267"><span class="lineNum">     267 </span>            :                                     L2_CACHE_BIGK_FRAGMENT_SIZE, 6);</a>
<a name="268"><span class="lineNum">     268 </span>            :         }</a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL3, tmp);</span></a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         tmp = regMMVM_L2_CNTL4_DEFAULT;</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL4, VMC_TAP_PDE_REQUEST_PHYSICAL, 0);</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL4, VMC_TAP_PTE_REQUEST_PHYSICAL, 0);</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL4, tmp);</span></a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :         tmp = regMMVM_L2_CNTL5_DEFAULT;</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL5, L2_CACHE_SMALLK_FRAGMENT_SIZE, 0);</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, regMMVM_L2_CNTL5, tmp);</span></a>
<a name="279"><span class="lineNum">     279 </span>            : }</a>
<a name="280"><span class="lineNum">     280 </span>            : </a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_enable_system_domain(struct amdgpu_device *adev)</span></a>
<a name="282"><span class="lineNum">     282 </span>            : {</a>
<a name="283"><span class="lineNum">     283 </span>            :         uint32_t tmp;</a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regMMVM_CONTEXT0_CNTL);</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0);</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL,</span></a>
<a name="289"><span class="lineNum">     289 </span>            :                             RETRY_PERMISSION_OR_INVALID_PAGE_FAULT, 0);</a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_CONTEXT0_CNTL, tmp);</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 : }</span></a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_disable_identity_aperture(struct amdgpu_device *adev)</span></a>
<a name="294"><span class="lineNum">     294 </span>            : {</a>
<a name="295"><span class="lineNum">     295 </span>            :         /* These registers are not accessible to VF-SRIOV.</a>
<a name="296"><span class="lineNum">     296 </span>            :          * The PF will program them instead.</a>
<a name="297"><span class="lineNum">     297 </span>            :          */</a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="299"><span class="lineNum">     299 </span>            :                 return;</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0,</span></a>
<a name="302"><span class="lineNum">     302 </span>            :                      regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32,</a>
<a name="303"><span class="lineNum">     303 </span>            :                      0xFFFFFFFF);</a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0,</span></a>
<a name="305"><span class="lineNum">     305 </span>            :                      regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32,</a>
<a name="306"><span class="lineNum">     306 </span>            :                      0x0000000F);</a>
<a name="307"><span class="lineNum">     307 </span>            : </a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0,</span></a>
<a name="309"><span class="lineNum">     309 </span>            :                      regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32, 0);</a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0,</span></a>
<a name="311"><span class="lineNum">     311 </span>            :                      regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32, 0);</a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32,</span></a>
<a name="314"><span class="lineNum">     314 </span>            :                      0);</a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32,</span></a>
<a name="316"><span class="lineNum">     316 </span>            :                      0);</a>
<a name="317"><span class="lineNum">     317 </span>            : }</a>
<a name="318"><span class="lineNum">     318 </span>            : </a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_setup_vmid_config(struct amdgpu_device *adev)</span></a>
<a name="320"><span class="lineNum">     320 </span>            : {</a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;adev-&gt;vmhub[AMDGPU_MMHUB_0];</span></a>
<a name="322"><span class="lineNum">     322 </span>            :         int i;</a>
<a name="323"><span class="lineNum">     323 </span>            :         uint32_t tmp;</a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt;= 14; i++) {</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15_OFFSET(MMHUB, 0, regMMVM_CONTEXT1_CNTL, i);</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL, ENABLE_CONTEXT, 1);</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH,</span></a>
<a name="329"><span class="lineNum">     329 </span>            :                                     adev-&gt;vm_manager.num_level);</a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,</span></a>
<a name="331"><span class="lineNum">     331 </span>            :                                     RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,</span></a>
<a name="333"><span class="lineNum">     333 </span>            :                                     DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT,</a>
<a name="334"><span class="lineNum">     334 </span>            :                                     1);</a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,</span></a>
<a name="336"><span class="lineNum">     336 </span>            :                                     PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,</span></a>
<a name="338"><span class="lineNum">     338 </span>            :                                     VALID_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,</span></a>
<a name="340"><span class="lineNum">     340 </span>            :                                     READ_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,</span></a>
<a name="342"><span class="lineNum">     342 </span>            :                                     WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,</span></a>
<a name="344"><span class="lineNum">     344 </span>            :                                     EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,</span></a>
<a name="346"><span class="lineNum">     346 </span>            :                                     PAGE_TABLE_BLOCK_SIZE,</a>
<a name="347"><span class="lineNum">     347 </span>            :                                     adev-&gt;vm_manager.block_size - 9);</a>
<a name="348"><span class="lineNum">     348 </span>            :                 /* Send no-retry XNACK on fault to suppress VM fault storm. */</a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,</span></a>
<a name="350"><span class="lineNum">     350 </span>            :                                     RETRY_PERMISSION_OR_INVALID_PAGE_FAULT,</a>
<a name="351"><span class="lineNum">     351 </span>            :                                     !amdgpu_noretry);</a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regMMVM_CONTEXT1_CNTL,</span></a>
<a name="353"><span class="lineNum">     353 </span>            :                                     i * hub-&gt;ctx_distance, tmp);</a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32,</span></a>
<a name="355"><span class="lineNum">     355 </span>            :                                     i * hub-&gt;ctx_addr_distance, 0);</a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32,</span></a>
<a name="357"><span class="lineNum">     357 </span>            :                                     i * hub-&gt;ctx_addr_distance, 0);</a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32,</span></a>
<a name="359"><span class="lineNum">     359 </span>            :                                     i * hub-&gt;ctx_addr_distance,</a>
<a name="360"><span class="lineNum">     360 </span>            :                                     lower_32_bits(adev-&gt;vm_manager.max_pfn - 1));</a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32,</span></a>
<a name="362"><span class="lineNum">     362 </span>            :                                     i * hub-&gt;ctx_addr_distance,</a>
<a name="363"><span class="lineNum">     363 </span>            :                                     upper_32_bits(adev-&gt;vm_manager.max_pfn - 1));</a>
<a name="364"><span class="lineNum">     364 </span>            :         }</a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :         hub-&gt;vm_cntx_cntl = tmp;</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 : }</span></a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_program_invalidation(struct amdgpu_device *adev)</span></a>
<a name="370"><span class="lineNum">     370 </span>            : {</a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;adev-&gt;vmhub[AMDGPU_MMHUB_0];</span></a>
<a name="372"><span class="lineNum">     372 </span>            :         unsigned i;</a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 18; ++i) {</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32,</span></a>
<a name="376"><span class="lineNum">     376 </span>            :                                     i * hub-&gt;eng_addr_distance, 0xffffffff);</a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regMMVM_INVALIDATE_ENG0_ADDR_RANGE_HI32,</span></a>
<a name="378"><span class="lineNum">     378 </span>            :                                     i * hub-&gt;eng_addr_distance, 0x1f);</a>
<a name="379"><span class="lineNum">     379 </span>            :         }</a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 : }</span></a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 : static int mmhub_v3_0_gart_enable(struct amdgpu_device *adev)</span></a>
<a name="383"><span class="lineNum">     383 </span>            : {</a>
<a name="384"><span class="lineNum">     384 </span>            :         /* GART Enable. */</a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :         mmhub_v3_0_init_gart_aperture_regs(adev);</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :         mmhub_v3_0_init_system_aperture_regs(adev);</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :         mmhub_v3_0_init_tlb_regs(adev);</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         mmhub_v3_0_init_cache_regs(adev);</span></a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :         mmhub_v3_0_enable_system_domain(adev);</span></a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :         mmhub_v3_0_disable_identity_aperture(adev);</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         mmhub_v3_0_setup_vmid_config(adev);</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         mmhub_v3_0_program_invalidation(adev);</span></a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="396"><span class="lineNum">     396 </span>            : }</a>
<a name="397"><span class="lineNum">     397 </span>            : </a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_gart_disable(struct amdgpu_device *adev)</span></a>
<a name="399"><span class="lineNum">     399 </span>            : {</a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;adev-&gt;vmhub[AMDGPU_MMHUB_0];</span></a>
<a name="401"><span class="lineNum">     401 </span>            :         u32 tmp;</a>
<a name="402"><span class="lineNum">     402 </span>            :         u32 i;</a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span>            :         /* Disable all tables */</a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 16; i++)</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regMMVM_CONTEXT0_CNTL,</span></a>
<a name="407"><span class="lineNum">     407 </span>            :                                     i * hub-&gt;ctx_distance, 0);</a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span>            :         /* Setup TLB control */</a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regMMMC_VM_MX_L1_TLB_CNTL);</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0);</span></a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL,</span></a>
<a name="413"><span class="lineNum">     413 </span>            :                             ENABLE_ADVANCED_DRIVER_MODEL, 0);</a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMMC_VM_MX_L1_TLB_CNTL, tmp);</span></a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            :         /* Setup L2 cache */</a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL);</span></a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, ENABLE_L2_CACHE, 0);</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL, tmp);</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL3, 0);</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 : }</span></a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span>            : /**</a>
<a name="424"><span class="lineNum">     424 </span>            :  * mmhub_v3_0_set_fault_enable_default - update GART/VM fault handling</a>
<a name="425"><span class="lineNum">     425 </span>            :  *</a>
<a name="426"><span class="lineNum">     426 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="427"><span class="lineNum">     427 </span>            :  * @value: true redirects VM faults to the default page</a>
<a name="428"><span class="lineNum">     428 </span>            :  */</a>
<a name="429"><span class="lineNum">     429 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_set_fault_enable_default(struct amdgpu_device *adev, bool value)</span></a>
<a name="430"><span class="lineNum">     430 </span>            : {</a>
<a name="431"><span class="lineNum">     431 </span>            :         u32 tmp;</a>
<a name="432"><span class="lineNum">     432 </span>            : </a>
<a name="433"><span class="lineNum">     433 </span>            :         /* These registers are not accessible to VF-SRIOV.</a>
<a name="434"><span class="lineNum">     434 </span>            :          * The PF will program them instead.</a>
<a name="435"><span class="lineNum">     435 </span>            :          */</a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="437"><span class="lineNum">     437 </span>            :                 return;</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regMMVM_L2_PROTECTION_FAULT_CNTL);</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="441"><span class="lineNum">     441 </span>            :                             RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="443"><span class="lineNum">     443 </span>            :                             PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="445"><span class="lineNum">     445 </span>            :                             PDE1_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="447"><span class="lineNum">     447 </span>            :                             PDE2_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="449"><span class="lineNum">     449 </span>            :                             TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT,</a>
<a name="450"><span class="lineNum">     450 </span>            :                             value);</a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="452"><span class="lineNum">     452 </span>            :                             NACK_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="454"><span class="lineNum">     454 </span>            :                             DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="456"><span class="lineNum">     456 </span>            :                             VALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="458"><span class="lineNum">     458 </span>            :                             READ_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="460"><span class="lineNum">     460 </span>            :                             WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="462"><span class="lineNum">     462 </span>            :                             EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         if (!value) {</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="465"><span class="lineNum">     465 </span>            :                                 CRASH_ON_NO_RETRY_FAULT, 1);</a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="467"><span class="lineNum">     467 </span>            :                                 CRASH_ON_RETRY_FAULT, 1);</a>
<a name="468"><span class="lineNum">     468 </span>            :         }</a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMMVM_L2_PROTECTION_FAULT_CNTL, tmp);</span></a>
<a name="470"><span class="lineNum">     470 </span>            : }</a>
<a name="471"><span class="lineNum">     471 </span>            : </a>
<a name="472"><span class="lineNum">     472 </span>            : static const struct amdgpu_vmhub_funcs mmhub_v3_0_vmhub_funcs = {</a>
<a name="473"><span class="lineNum">     473 </span>            :         .print_l2_protection_fault_status = mmhub_v3_0_print_l2_protection_fault_status,</a>
<a name="474"><span class="lineNum">     474 </span>            :         .get_invalidate_req = mmhub_v3_0_get_invalidate_req,</a>
<a name="475"><span class="lineNum">     475 </span>            : };</a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_init(struct amdgpu_device *adev)</span></a>
<a name="478"><span class="lineNum">     478 </span>            : {</a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;adev-&gt;vmhub[AMDGPU_MMHUB_0];</span></a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :         hub-&gt;ctx0_ptb_addr_lo32 =</span></a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0,</span></a>
<a name="483"><span class="lineNum">     483 </span>            :                                  regMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32);</a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :         hub-&gt;ctx0_ptb_addr_hi32 =</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0,</span></a>
<a name="486"><span class="lineNum">     486 </span>            :                                  regMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32);</a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :         hub-&gt;vm_inv_eng0_sem =</span></a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regMMVM_INVALIDATE_ENG0_SEM);</span></a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :         hub-&gt;vm_inv_eng0_req =</span></a>
<a name="490"><span class="lineNum">     490 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regMMVM_INVALIDATE_ENG0_REQ);</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 :         hub-&gt;vm_inv_eng0_ack =</span></a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regMMVM_INVALIDATE_ENG0_ACK);</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :         hub-&gt;vm_context0_cntl =</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regMMVM_CONTEXT0_CNTL);</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         hub-&gt;vm_l2_pro_fault_status =</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regMMVM_L2_PROTECTION_FAULT_STATUS);</span></a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :         hub-&gt;vm_l2_pro_fault_cntl =</span></a>
<a name="498"><span class="lineNum">     498 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regMMVM_L2_PROTECTION_FAULT_CNTL);</span></a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 :         hub-&gt;ctx_distance = regMMVM_CONTEXT1_CNTL - regMMVM_CONTEXT0_CNTL;</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :         hub-&gt;ctx_addr_distance = regMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 -</span></a>
<a name="502"><span class="lineNum">     502 </span>            :                 regMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32;</a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :         hub-&gt;eng_distance = regMMVM_INVALIDATE_ENG1_REQ -</span></a>
<a name="504"><span class="lineNum">     504 </span>            :                 regMMVM_INVALIDATE_ENG0_REQ;</a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :         hub-&gt;eng_addr_distance = regMMVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 -</span></a>
<a name="506"><span class="lineNum">     506 </span>            :                 regMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32;</a>
<a name="507"><span class="lineNum">     507 </span>            : </a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :         hub-&gt;vm_cntx_cntl_vm_fault = MMVM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |</span></a>
<a name="509"><span class="lineNum">     509 </span>            :                 MMVM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |</a>
<a name="510"><span class="lineNum">     510 </span>            :                 MMVM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |</a>
<a name="511"><span class="lineNum">     511 </span>            :                 MMVM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |</a>
<a name="512"><span class="lineNum">     512 </span>            :                 MMVM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |</a>
<a name="513"><span class="lineNum">     513 </span>            :                 MMVM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |</a>
<a name="514"><span class="lineNum">     514 </span>            :                 MMVM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK;</a>
<a name="515"><span class="lineNum">     515 </span>            : </a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         hub-&gt;vm_l2_bank_select_reserved_cid2 =</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regMMVM_L2_BANK_SELECT_RESERVED_CID2);</span></a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :         hub-&gt;vmhub_funcs = &amp;mmhub_v3_0_vmhub_funcs;</span></a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 : }</span></a>
<a name="521"><span class="lineNum">     521 </span>            : </a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 : static u64 mmhub_v3_0_get_fb_location(struct amdgpu_device *adev)</span></a>
<a name="523"><span class="lineNum">     523 </span>            : {</a>
<a name="524"><span class="lineNum">     524 </span>            :         u64 base;</a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 :         base = RREG32_SOC15(MMHUB, 0, regMMMC_VM_FB_LOCATION_BASE);</span></a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :         base &amp;= MMMC_VM_FB_LOCATION_BASE__FB_BASE_MASK;</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :         base &lt;&lt;= 24;</span></a>
<a name="530"><span class="lineNum">     530 </span>            : </a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :         return base;</span></a>
<a name="532"><span class="lineNum">     532 </span>            : }</a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 : static u64 mmhub_v3_0_get_mc_fb_offset(struct amdgpu_device *adev)</span></a>
<a name="535"><span class="lineNum">     535 </span>            : {</a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :         return (u64)RREG32_SOC15(MMHUB, 0, regMMMC_VM_FB_OFFSET) &lt;&lt; 24;</span></a>
<a name="537"><span class="lineNum">     537 </span>            : }</a>
<a name="538"><span class="lineNum">     538 </span>            : </a>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_update_medium_grain_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="540"><span class="lineNum">     540 </span>            :                                                         bool enable)</a>
<a name="541"><span class="lineNum">     541 </span>            : {</a>
<a name="542"><span class="lineNum">     542 </span>            :         uint32_t def, data;</a>
<a name="543"><span class="lineNum">     543 </span>            : #if 0</a>
<a name="544"><span class="lineNum">     544 </span>            :         uint32_t def1, data1, def2 = 0, data2 = 0;</a>
<a name="545"><span class="lineNum">     545 </span>            : #endif</a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :         def  = data  = RREG32_SOC15(MMHUB, 0, regMM_ATC_L2_MISC_CG);</span></a>
<a name="548"><span class="lineNum">     548 </span>            : #if 0</a>
<a name="549"><span class="lineNum">     549 </span>            :         def1 = data1 = RREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2);</a>
<a name="550"><span class="lineNum">     550 </span>            :         def2 = data2 = RREG32_SOC15(MMHUB, 0, regDAGB1_CNTL_MISC2);</a>
<a name="551"><span class="lineNum">     551 </span>            : #endif</a>
<a name="552"><span class="lineNum">     552 </span>            : </a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 :                 data |= MM_ATC_L2_MISC_CG__ENABLE_MASK;</span></a>
<a name="555"><span class="lineNum">     555 </span>            : #if 0</a>
<a name="556"><span class="lineNum">     556 </span>            :                 data1 &amp;= ~(DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |</a>
<a name="557"><span class="lineNum">     557 </span>            :                            DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK |</a>
<a name="558"><span class="lineNum">     558 </span>            :                            DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |</a>
<a name="559"><span class="lineNum">     559 </span>            :                            DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK |</a>
<a name="560"><span class="lineNum">     560 </span>            :                            DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |</a>
<a name="561"><span class="lineNum">     561 </span>            :                            DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            :                 data2 &amp;= ~(DAGB1_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |</a>
<a name="564"><span class="lineNum">     564 </span>            :                            DAGB1_CNTL_MISC2__DISABLE_WRRET_CG_MASK |</a>
<a name="565"><span class="lineNum">     565 </span>            :                            DAGB1_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |</a>
<a name="566"><span class="lineNum">     566 </span>            :                            DAGB1_CNTL_MISC2__DISABLE_RDRET_CG_MASK |</a>
<a name="567"><span class="lineNum">     567 </span>            :                            DAGB1_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |</a>
<a name="568"><span class="lineNum">     568 </span>            :                            DAGB1_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);</a>
<a name="569"><span class="lineNum">     569 </span>            : #endif</a>
<a name="570"><span class="lineNum">     570 </span>            :         } else {</a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :                 data &amp;= ~MM_ATC_L2_MISC_CG__ENABLE_MASK;</span></a>
<a name="572"><span class="lineNum">     572 </span>            : #if 0</a>
<a name="573"><span class="lineNum">     573 </span>            :                 data1 |= (DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |</a>
<a name="574"><span class="lineNum">     574 </span>            :                           DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK |</a>
<a name="575"><span class="lineNum">     575 </span>            :                           DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |</a>
<a name="576"><span class="lineNum">     576 </span>            :                           DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK |</a>
<a name="577"><span class="lineNum">     577 </span>            :                           DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |</a>
<a name="578"><span class="lineNum">     578 </span>            :                           DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);</a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span>            :                 data2 |= (DAGB1_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |</a>
<a name="581"><span class="lineNum">     581 </span>            :                           DAGB1_CNTL_MISC2__DISABLE_WRRET_CG_MASK |</a>
<a name="582"><span class="lineNum">     582 </span>            :                           DAGB1_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |</a>
<a name="583"><span class="lineNum">     583 </span>            :                           DAGB1_CNTL_MISC2__DISABLE_RDRET_CG_MASK |</a>
<a name="584"><span class="lineNum">     584 </span>            :                           DAGB1_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |</a>
<a name="585"><span class="lineNum">     585 </span>            :                           DAGB1_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);</a>
<a name="586"><span class="lineNum">     586 </span>            : #endif</a>
<a name="587"><span class="lineNum">     587 </span>            :         }</a>
<a name="588"><span class="lineNum">     588 </span>            : </a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regMM_ATC_L2_MISC_CG, data);</span></a>
<a name="591"><span class="lineNum">     591 </span>            : #if 0</a>
<a name="592"><span class="lineNum">     592 </span>            :         if (def1 != data1)</a>
<a name="593"><span class="lineNum">     593 </span>            :                 WREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2, data1);</a>
<a name="594"><span class="lineNum">     594 </span>            : </a>
<a name="595"><span class="lineNum">     595 </span>            :         if (def2 != data2)</a>
<a name="596"><span class="lineNum">     596 </span>            :                 WREG32_SOC15(MMHUB, 0, regDAGB1_CNTL_MISC2, data2);</a>
<a name="597"><span class="lineNum">     597 </span>            : #endif</a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 : }</span></a>
<a name="599"><span class="lineNum">     599 </span>            : </a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_update_medium_grain_light_sleep(struct amdgpu_device *adev,</span></a>
<a name="601"><span class="lineNum">     601 </span>            :                                                        bool enable)</a>
<a name="602"><span class="lineNum">     602 </span>            : {</a>
<a name="603"><span class="lineNum">     603 </span>            :         uint32_t def, data;</a>
<a name="604"><span class="lineNum">     604 </span>            : </a>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 :         def = data = RREG32_SOC15(MMHUB, 0, regMM_ATC_L2_MISC_CG);</span></a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :         if (enable)</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :                 data |= MM_ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK;</span></a>
<a name="609"><span class="lineNum">     609 </span>            :         else</a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 data &amp;= ~MM_ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK;</span></a>
<a name="611"><span class="lineNum">     611 </span>            : </a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regMM_ATC_L2_MISC_CG, data);</span></a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 : }</span></a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 : static int mmhub_v3_0_set_clockgating(struct amdgpu_device *adev,</span></a>
<a name="617"><span class="lineNum">     617 </span>            :                                enum amd_clockgating_state state)</a>
<a name="618"><span class="lineNum">     618 </span>            : {</a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="620"><span class="lineNum">     620 </span>            :                 return 0;</a>
<a name="621"><span class="lineNum">     621 </span>            : </a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_MC_MGCG)</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :                 mmhub_v3_0_update_medium_grain_clock_gating(adev,</span></a>
<a name="624"><span class="lineNum">     624 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_MC_LS)</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :                 mmhub_v3_0_update_medium_grain_light_sleep(adev,</span></a>
<a name="628"><span class="lineNum">     628 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="629"><span class="lineNum">     629 </span>            : </a>
<a name="630"><span class="lineNum">     630 </span>            :         return 0;</a>
<a name="631"><span class="lineNum">     631 </span>            : }</a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 : static void mmhub_v3_0_get_clockgating(struct amdgpu_device *adev, u64 *flags)</span></a>
<a name="634"><span class="lineNum">     634 </span>            : {</a>
<a name="635"><span class="lineNum">     635 </span>            :         int data;</a>
<a name="636"><span class="lineNum">     636 </span>            : </a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 *flags = 0;</span></a>
<a name="639"><span class="lineNum">     639 </span>            : </a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(MMHUB, 0, regMM_ATC_L2_MISC_CG);</span></a>
<a name="641"><span class="lineNum">     641 </span>            : </a>
<a name="642"><span class="lineNum">     642 </span>            :         /* AMD_CG_SUPPORT_MC_MGCG */</a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         if (data &amp; MM_ATC_L2_MISC_CG__ENABLE_MASK)</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_MC_MGCG;</span></a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span>            :         /* AMD_CG_SUPPORT_MC_LS */</a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :         if (data &amp; MM_ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK)</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_MC_LS;</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 : }</span></a>
<a name="650"><span class="lineNum">     650 </span>            : </a>
<a name="651"><span class="lineNum">     651 </span>            : const struct amdgpu_mmhub_funcs mmhub_v3_0_funcs = {</a>
<a name="652"><span class="lineNum">     652 </span>            :         .init = mmhub_v3_0_init,</a>
<a name="653"><span class="lineNum">     653 </span>            :         .get_fb_location = mmhub_v3_0_get_fb_location,</a>
<a name="654"><span class="lineNum">     654 </span>            :         .get_mc_fb_offset = mmhub_v3_0_get_mc_fb_offset,</a>
<a name="655"><span class="lineNum">     655 </span>            :         .gart_enable = mmhub_v3_0_gart_enable,</a>
<a name="656"><span class="lineNum">     656 </span>            :         .set_fault_enable_default = mmhub_v3_0_set_fault_enable_default,</a>
<a name="657"><span class="lineNum">     657 </span>            :         .gart_disable = mmhub_v3_0_gart_disable,</a>
<a name="658"><span class="lineNum">     658 </span>            :         .set_clockgating = mmhub_v3_0_set_clockgating,</a>
<a name="659"><span class="lineNum">     659 </span>            :         .get_clockgating = mmhub_v3_0_get_clockgating,</a>
<a name="660"><span class="lineNum">     660 </span>            :         .setup_vm_pt_regs = mmhub_v3_0_setup_vm_pt_regs,</a>
<a name="661"><span class="lineNum">     661 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
