v 20110115 2
C 38000 39500 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 38000 39500 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 55700 40300 55700 39700 15 0 0 0 -1 -1
B 52200 39700 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 52200 40300 59800 40300 15 0 0 0 -1 -1
L 38200 49500 38000 49500 15 0 0 0 -1 -1
L 38200 47500 38000 47500 15 0 0 0 -1 -1
L 38200 45500 38000 45500 15 0 0 0 -1 -1
L 38200 43500 38000 43500 15 0 0 0 -1 -1
L 38200 41500 38000 41500 15 0 0 0 -1 -1
L 40000 39700 40000 39500 15 0 0 0 -1 -1
L 42000 39700 42000 39500 15 0 0 0 -1 -1
L 44000 39700 44000 39500 15 0 0 0 -1 -1
L 46000 39700 46000 39500 15 0 0 0 -1 -1
L 48000 39700 48000 39500 15 0 0 0 -1 -1
L 50000 39700 50000 39500 15 0 0 0 -1 -1
L 52000 39700 52000 39500 15 0 0 0 -1 -1
L 54000 39700 54000 39500 15 0 0 0 -1 -1
B 38200 39700 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 38200 51500 38000 51500 15 0 0 0 -1 -1
L 38200 53500 38000 53500 15 0 0 0 -1 -1
L 38200 55500 38000 55500 15 0 0 0 -1 -1
L 60000 55500 59800 55500 15 0 0 0 -1 -1
L 60000 53500 59800 53500 15 0 0 0 -1 -1
L 60000 51500 59800 51500 15 0 0 0 -1 -1
L 60000 49500 59800 49500 15 0 0 0 -1 -1
L 60000 47500 59800 47500 15 0 0 0 -1 -1
L 60000 45500 59800 45500 15 0 0 0 -1 -1
L 60000 43500 59800 43500 15 0 0 0 -1 -1
L 60000 41500 59800 41500 15 0 0 0 -1 -1
L 58000 39700 58000 39500 15 0 0 0 -1 -1
L 56000 39700 56000 39500 15 0 0 0 -1 -1
L 40000 56500 40000 56300 15 0 0 0 -1 -1
L 42000 56500 42000 56300 15 0 0 0 -1 -1
L 44000 56500 44000 56300 15 0 0 0 -1 -1
L 46000 56500 46000 56300 15 0 0 0 -1 -1
L 48000 56500 48000 56300 15 0 0 0 -1 -1
L 50000 56500 50000 56300 15 0 0 0 -1 -1
L 52000 56500 52000 56300 15 0 0 0 -1 -1
L 54000 56500 54000 56300 15 0 0 0 -1 -1
L 56000 56500 56000 56300 15 0 0 0 -1 -1
L 58000 56500 58000 56300 15 0 0 0 -1 -1
T 52400 41000 5 10 0 0 0 0 1
graphical=1
T 52300 40100 15 8 1 0 0 0 1
FILE:
T 55800 40100 15 8 1 0 0 0 1
REVISION:
T 55800 39800 15 8 1 0 0 0 1
DRAWN BY: 
T 52300 39800 15 8 1 0 0 0 1
PAGE
T 54000 39800 15 8 1 0 0 0 1
OF
T 52300 40400 15 8 1 0 0 0 1
TITLE
T 38100 48500 15 8 1 0 0 4 1
E
T 38100 46500 15 8 1 0 0 4 1
D
T 38100 44500 15 8 1 0 0 4 1
C
T 38100 42500 15 8 1 0 0 4 1
B
T 38100 40500 15 8 1 0 0 4 1
A
T 39000 39600 15 8 1 0 0 4 1
1
T 41000 39600 15 8 1 0 0 4 1
2
T 43000 39600 15 8 1 0 0 4 1
3
T 45000 39600 15 8 1 0 0 4 1
4
T 47000 39600 15 8 1 0 0 4 1
5
T 49000 39600 15 8 1 0 0 4 1
6
T 51000 39600 15 8 1 0 0 4 1
7
T 53000 39600 15 8 1 0 0 4 1
8
T 38100 50500 15 8 1 0 0 4 1
F
T 38100 52500 15 8 1 0 0 4 1
G
T 38100 54500 15 8 1 0 0 4 1
H
T 38100 56000 15 8 1 0 0 4 1
I
T 59900 56000 15 8 1 0 0 4 1
I
T 59900 54500 15 8 1 0 0 4 1
H
T 59900 52500 15 8 1 0 0 4 1
G
T 59900 50500 15 8 1 0 0 4 1
F
T 59900 48500 15 8 1 0 0 4 1
E
T 59900 46500 15 8 1 0 0 4 1
D
T 59900 44500 15 8 1 0 0 4 1
C
T 59900 42500 15 8 1 0 0 4 1
B
T 59900 40500 15 8 1 0 0 4 1
A
T 59000 39600 15 8 1 0 0 4 1
11
T 57000 39600 15 8 1 0 0 4 1
10
T 55000 39600 15 8 1 0 0 4 1
9
T 39000 56400 15 8 1 0 0 4 1
1
T 41000 56400 15 8 1 0 0 4 1
2
T 43000 56400 15 8 1 0 0 4 1
3
T 45000 56400 15 8 1 0 0 4 1
4
T 47000 56400 15 8 1 0 0 4 1
5
T 49000 56400 15 8 1 0 0 4 1
6
T 51000 56400 15 8 1 0 0 4 1
7
T 53000 56400 15 8 1 0 0 4 1
8
T 55000 56400 15 8 1 0 0 4 1
9
T 57000 56400 15 8 1 0 0 4 1
10
T 59000 56400 15 8 1 0 0 4 1
11
]
{
T 56800 39800 5 10 1 1 0 0 1
author=Tom King/ Eric Brombaugh
T 52900 40100 5 10 1 1 0 0 1
file=sdr_lure_pg1.sch
}
C 42700 43900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 42750 44100 43050 44100 3 0 0 0 -1 -1
P 42900 43900 42900 44100 1 0 0
{
T 42950 43950 5 6 0 1 0 0 1
pintype=pwr
T 42950 43950 5 6 0 1 0 0 1
pinlabel=1
T 42950 43950 5 6 0 0 0 0 1
pinseq=1
T 42950 43950 5 6 0 1 0 0 1
pinnumber=1
}
T 43000 43900 8 8 0 0 0 0 1
net=+3.3V:1
T 42775 44150 9 8 1 0 0 0 1
+3.3V
]
C 39300 43300 1 270 0 EMBEDDEDcapacitor-2.sym
[
L 39649 42960 39649 43060 3 0 0 0 -1 -1
L 39700 43011 39600 43011 3 0 0 0 -1 -1
A 39500 42100 700 75 30 3 0 0 0 -1 -1
L 39500 42900 39500 43100 3 0 0 0 -1 -1
L 39500 42600 39500 42800 3 0 0 0 -1 -1
L 39700 42900 39300 42900 3 0 0 0 -1 -1
P 39500 42400 39500 42600 1 0 0
{
T 39500 42650 5 8 0 1 270 8 1
pintype=pas
T 39500 42650 9 8 0 1 270 6 1
pinlabel=-
T 39450 42600 5 8 0 1 270 2 1
pinseq=2
T 39550 42550 5 8 1 1 270 0 1
pinnumber=2
}
P 39500 43300 39500 43100 1 0 0
{
T 39500 43050 5 8 0 1 270 2 1
pintype=pas
T 39500 43050 9 8 0 1 270 0 1
pinlabel=+
T 39450 43100 5 8 0 1 270 8 1
pinseq=1
T 39550 43150 5 8 1 1 270 6 1
pinnumber=1
}
T 40200 43100 5 10 0 0 270 0 1
symversion=0.1
T 40400 43100 5 10 0 0 270 0 1
numslots=0
T 40600 43100 5 10 0 0 270 0 1
description=polarized capacitor
T 39800 43100 8 10 0 1 270 0 1
refdes=C?
T 40000 43100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
]
{
T 40000 43100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 38700 43000 5 10 1 1 0 0 1
refdes=C101
T 40200 43100 5 10 0 0 270 0 1
symversion=0.1
T 38400 42800 5 10 1 1 0 0 1
value=10uF 16V
T 39300 43300 5 10 0 0 0 0 1
footprint=cap-elec-ave_b
}
C 39500 48000 1 0 0 EMBEDDED5V-plus-1.sym
[
L 39550 48200 39850 48200 3 0 0 0 -1 -1
P 39700 48000 39700 48200 1 0 0
{
T 39750 48050 5 6 0 1 0 0 1
pintype=pwr
T 39750 48050 5 6 0 1 0 0 1
pinlabel=1
T 39750 48050 5 6 0 0 0 0 1
pinseq=1
T 39750 48050 5 6 0 1 0 0 1
pinnumber=1
}
T 39800 48000 8 8 0 0 0 0 1
net=+5V:1
T 39575 48250 9 8 1 0 0 0 1
+5V
]
C 39400 41900 1 0 0 EMBEDDEDgnd-1.sym
[
L 39480 41910 39520 41910 3 0 0 0 -1 -1
L 39455 41950 39545 41950 3 0 0 0 -1 -1
L 39400 42000 39600 42000 3 0 0 0 -1 -1
P 39500 42000 39500 42200 1 0 1
{
T 39558 42061 5 4 0 1 0 0 1
pintype=pwr
T 39558 42061 5 4 0 1 0 0 1
pinlabel=1
T 39558 42061 5 4 0 0 0 0 1
pinseq=1
T 39558 42061 5 4 0 1 0 0 1
pinnumber=1
}
T 39700 41950 8 10 0 0 0 0 1
net=GND:1
]
N 39500 43300 39500 47900 4
N 39500 42400 42900 42400 4
N 40800 43500 39500 43500 4
N 42900 43300 42900 43900 4
N 41600 42400 41600 42900 4
N 42400 43500 42900 43500 4
N 39300 47900 40800 47900 4
C 42700 47900 1 270 0 EMBEDDEDcapacitor-2.sym
[
L 43049 47560 43049 47660 3 0 0 0 -1 -1
L 43100 47611 43000 47611 3 0 0 0 -1 -1
A 42900 46700 700 75 30 3 0 0 0 -1 -1
L 42900 47500 42900 47700 3 0 0 0 -1 -1
L 42900 47200 42900 47400 3 0 0 0 -1 -1
L 43100 47500 42700 47500 3 0 0 0 -1 -1
P 42900 47000 42900 47200 1 0 0
{
T 42900 47250 5 8 0 1 270 8 1
pintype=pas
T 42900 47250 9 8 0 1 270 6 1
pinlabel=-
T 42850 47200 5 8 0 1 270 2 1
pinseq=2
T 42950 47150 5 8 1 1 270 0 1
pinnumber=2
}
P 42900 47900 42900 47700 1 0 0
{
T 42900 47650 5 8 0 1 270 2 1
pintype=pas
T 42900 47650 9 8 0 1 270 0 1
pinlabel=+
T 42850 47700 5 8 0 1 270 8 1
pinseq=1
T 42950 47750 5 8 1 1 270 6 1
pinnumber=1
}
T 43600 47700 5 10 0 0 270 0 1
symversion=0.1
T 43800 47700 5 10 0 0 270 0 1
numslots=0
T 44000 47700 5 10 0 0 270 0 1
description=polarized capacitor
T 43200 47700 8 10 0 1 270 0 1
refdes=C?
T 43400 47700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
]
{
T 43400 47700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43200 47500 5 10 1 1 0 0 1
refdes=C103
T 43200 47300 5 10 1 1 0 0 1
value=10uF 10V
T 42700 47900 5 10 0 0 0 0 1
footprint=1206_pol
}
C 41500 46700 1 0 0 EMBEDDEDgnd-1.sym
[
L 41580 46710 41620 46710 3 0 0 0 -1 -1
L 41555 46750 41645 46750 3 0 0 0 -1 -1
L 41500 46800 41700 46800 3 0 0 0 -1 -1
P 41600 46800 41600 47000 1 0 1
{
T 41658 46861 5 4 0 1 0 0 1
pintype=pwr
T 41658 46861 5 4 0 1 0 0 1
pinlabel=1
T 41658 46861 5 4 0 0 0 0 1
pinseq=1
T 41658 46861 5 4 0 1 0 0 1
pinnumber=1
}
T 41800 46750 8 10 0 0 0 0 1
net=GND:1
]
N 41600 47300 41600 47000 4
N 42900 47000 41600 47000 4
C 44700 47800 1 0 1 EMBEDDEDinput-1.sym
[
L 44200 47800 44700 47800 3 0 0 0 -1 -1
L 44100 47900 44200 47800 3 0 0 0 -1 -1
L 44200 48000 44100 47900 3 0 0 0 -1 -1
L 44700 48000 44200 48000 3 0 0 0 -1 -1
L 44700 48000 44700 47800 3 0 0 0 -1 -1
P 44100 47900 43900 47900 1 0 1
{
T 44250 47850 5 6 0 0 0 6 1
pinseq=1
T 44250 47850 5 6 0 1 0 6 1
pinnumber=1
}
T 44700 48100 5 10 0 0 0 6 1
device=INPUT
]
{
T 44700 48100 5 10 0 0 0 6 1
device=INPUT
T 44200 48200 5 10 1 1 180 6 1
value=VCCINT
T 44700 47800 5 10 0 0 90 2 1
net=VCCINT:1
}
N 42400 47900 43900 47900 4
C 40800 47300 1 0 0 EMBEDDEDlm1117-1.sym
[
P 42100 47900 42400 47900 1 0 1
{
T 41700 47900 5 10 1 1 0 0 1
value=OUT
T 42230 47950 5 8 0 0 0 0 1
pinseq=2
T 42230 47950 5 8 1 1 0 0 1
pinnumber=2
}
P 41600 47300 41600 47600 1 0 0
{
T 41400 47700 5 10 1 1 0 0 1
value=GND
T 41500 47400 5 8 0 0 0 0 1
pinseq=1
T 41500 47400 5 8 1 1 0 0 1
pinnumber=1
}
P 41100 47900 40800 47900 1 0 1
{
T 41100 47900 5 10 1 1 0 0 1
value=IN
T 40900 47950 5 8 0 0 0 0 1
pinseq=3
T 40900 47950 5 8 1 1 0 0 1
pinnumber=3
}
B 41100 47600 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 40795 47295 8 10 0 1 0 0 1
footprint=TO220
T 42400 48400 5 10 0 0 0 0 1
pins=3
T 42200 48300 8 10 0 1 0 6 1
refdes=U?
T 42400 48600 5 10 0 0 0 0 1
device=1117
]
{
T 41700 48300 5 10 1 1 0 0 1
device=ZLDO1117
T 41500 48300 5 10 1 1 0 6 1
refdes=U103
T 40795 47295 5 10 0 1 0 0 1
footprint=SOT223
T 42600 48300 5 10 1 1 0 0 1
value=1.2V
}
C 40800 42900 1 0 0 EMBEDDEDlm1117-1.sym
[
P 42100 43500 42400 43500 1 0 1
{
T 41700 43500 5 10 1 1 0 0 1
value=OUT
T 42230 43550 5 8 0 0 0 0 1
pinseq=2
T 42230 43550 5 8 1 1 0 0 1
pinnumber=2
}
P 41600 42900 41600 43200 1 0 0
{
T 41400 43300 5 10 1 1 0 0 1
value=GND
T 41500 43000 5 8 0 0 0 0 1
pinseq=1
T 41500 43000 5 8 1 1 0 0 1
pinnumber=1
}
P 41100 43500 40800 43500 1 0 1
{
T 41100 43500 5 10 1 1 0 0 1
value=IN
T 40900 43550 5 8 0 0 0 0 1
pinseq=3
T 40900 43550 5 8 1 1 0 0 1
pinnumber=3
}
B 41100 43200 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 40795 42895 8 10 0 1 0 0 1
footprint=TO220
T 42400 44000 5 10 0 0 0 0 1
pins=3
T 42200 43900 8 10 0 1 0 6 1
refdes=U?
T 42400 44200 5 10 0 0 0 0 1
device=1117
]
{
T 41600 43900 5 10 1 1 0 0 1
device=LM1117
T 41500 43900 5 10 1 1 0 6 1
refdes=U101
T 40795 42895 5 10 0 1 0 0 1
footprint=SOT223
T 42300 43900 5 10 1 1 0 0 1
value=3.3V
}
C 55600 43300 1 0 0 EMBEDDEDoutput-1.sym
[
L 56300 43300 55800 43300 3 0 0 0 -1 -1
L 56400 43400 56300 43300 3 0 0 0 -1 -1
L 56300 43500 56400 43400 3 0 0 0 -1 -1
L 55800 43500 56300 43500 3 0 0 0 -1 -1
L 55800 43500 55800 43300 3 0 0 0 -1 -1
P 55600 43400 55800 43400 1 0 0
{
T 55850 43350 5 6 0 0 0 0 1
pinseq=1
T 55850 43350 5 6 0 1 0 0 1
pinnumber=1
}
T 55700 43600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55700 43600 5 10 0 0 0 0 1
device=OUTPUT
T 56500 43300 5 10 1 1 0 0 1
value=I2C2_SCL
T 55600 43300 5 10 0 1 180 0 1
net=I2C2_SCL:1
}
C 55600 43700 1 0 0 EMBEDDEDoutput-1.sym
[
L 56300 43700 55800 43700 3 0 0 0 -1 -1
L 56400 43800 56300 43700 3 0 0 0 -1 -1
L 56300 43900 56400 43800 3 0 0 0 -1 -1
L 55800 43900 56300 43900 3 0 0 0 -1 -1
L 55800 43900 55800 43700 3 0 0 0 -1 -1
P 55600 43800 55800 43800 1 0 0
{
T 55850 43750 5 6 0 0 0 0 1
pinseq=1
T 55850 43750 5 6 0 1 0 0 1
pinnumber=1
}
T 55700 44000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55700 44000 5 10 0 0 0 0 1
device=OUTPUT
T 56500 43700 5 10 1 1 0 0 1
value=I2C2_SDA
T 55600 43700 5 10 0 1 180 0 1
net=I2C2_SDA:1
}
N 53100 43800 55600 43800 4
{
T 53200 43800 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 53100 43400 55600 43400 4
{
T 53200 43400 5 10 1 1 0 0 1
netname=I2C2_SCL
}
C 42700 43300 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 42900 43300 42900 43100 1 0 0
{
T 42900 43050 5 8 0 1 270 2 1
pintype=pas
T 42900 43050 9 8 0 1 270 0 1
pinlabel=+
T 42850 43100 5 8 0 1 270 8 1
pinseq=1
T 42950 43150 5 8 1 1 270 6 1
pinnumber=1
}
P 42900 42400 42900 42600 1 0 0
{
T 42900 42650 5 8 0 1 270 8 1
pintype=pas
T 42900 42650 9 8 0 1 270 6 1
pinlabel=-
T 42850 42600 5 8 0 1 270 2 1
pinseq=2
T 42950 42550 5 8 1 1 270 0 1
pinnumber=2
}
L 43100 42900 42700 42900 3 0 0 0 -1 -1
L 42900 42600 42900 42800 3 0 0 0 -1 -1
L 42900 42900 42900 43100 3 0 0 0 -1 -1
A 42900 42100 700 75 30 3 0 0 0 -1 -1
L 43100 43011 43000 43011 3 0 0 0 -1 -1
L 43049 42960 43049 43060 3 0 0 0 -1 -1
T 43400 43100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43200 43100 8 10 0 1 270 0 1
refdes=C?
T 44000 43100 5 10 0 0 270 0 1
description=polarized capacitor
T 43800 43100 5 10 0 0 270 0 1
numslots=0
T 43600 43100 5 10 0 0 270 0 1
symversion=0.1
]
{
T 43400 43100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43200 42900 5 10 1 1 0 0 1
refdes=C102
T 43200 42700 5 10 1 1 0 0 1
value=10uF 10V
T 42700 43300 5 10 0 0 0 0 1
footprint=1206_pol
}
T 52900 39800 9 10 1 0 0 0 1
1
T 54400 39800 9 10 1 0 0 0 1
3
T 56800 40100 9 10 1 0 0 0 1
-
T 53000 40500 9 10 1 0 0 0 1
SDR Lure
T 43000 48000 9 10 1 0 0 0 1
+1.2V
C 38400 47800 1 0 0 EMBEDDEDcui-pj-002a.sym
[
P 39000 47900 39300 47900 1 0 1
{
T 38450 47850 5 8 0 1 0 0 1
pintype=pas
T 38450 47850 5 8 0 1 0 0 1
pinlabel=2
T 38450 47850 5 8 0 0 0 0 1
pinseq=2
T 38450 47850 5 8 1 1 0 0 1
pinnumber=2
}
P 39000 48100 39300 48100 1 0 1
{
T 38450 48050 5 8 0 1 0 0 1
pintype=pas
T 38450 48050 5 8 0 1 0 0 1
pinlabel=1
T 38450 48050 5 8 0 0 0 0 1
pinseq=1
T 38450 48050 5 8 1 1 0 0 1
pinnumber=1
}
L 38800 47900 38700 48000 3 0 0 0 -1 -1
L 38700 48000 38600 47900 3 0 0 0 -1 -1
L 38800 47900 39000 47900 3 0 0 0 -1 -1
L 38600 48100 39000 48100 3 0 0 0 -1 -1
B 38400 47800 600 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 39000 48000 39300 48000 1 0 1
{
T 38450 47950 5 8 0 1 0 0 1
pintype=pas
T 38450 47950 5 8 0 1 0 0 1
pinlabel=3
T 38450 47950 5 8 0 0 0 0 1
pinseq=3
T 38450 47950 5 8 1 1 0 0 1
pinnumber=3
}
L 39000 48000 38900 48000 3 0 0 0 -1 -1
L 38900 48000 38900 47900 3 0 0 0 -1 -1
L 38850 47950 38900 47900 3 0 0 0 -1 -1
L 38950 47950 38900 47900 3 0 0 0 -1 -1
L 38950 47950 38850 47950 3 0 0 0 -1 -1
T 37600 47300 5 10 0 0 0 0 1
device=PJ-002A-SMT
T 38400 48300 8 10 0 1 0 0 1
refdes=J?
]
{
T 37600 47300 5 10 0 0 0 0 1
device=PJ-002A-SMT
T 38400 48300 5 10 1 1 0 0 1
refdes=J101
T 38400 47800 5 10 0 0 0 0 1
footprint=cui-pj-002a
}
C 42700 46200 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 42750 46400 43050 46400 3 0 0 0 -1 -1
P 42900 46200 42900 46400 1 0 0
{
T 42950 46250 5 6 0 1 0 0 1
pintype=pwr
T 42950 46250 5 6 0 1 0 0 1
pinlabel=1
T 42950 46250 5 6 0 0 0 0 1
pinseq=1
T 42950 46250 5 6 0 1 0 0 1
pinnumber=1
}
T 43000 46200 8 8 0 0 0 0 1
net=+3.3V:1
T 42775 46450 9 8 1 0 0 0 1
+3.3V
]
N 41600 44700 42900 44700 4
N 40800 45800 39500 45800 4
N 42900 45600 42900 46200 4
N 41600 44700 41600 45200 4
N 42400 45800 42900 45800 4
C 40800 45200 1 0 0 EMBEDDEDlm1117-1.sym
[
P 42100 45800 42400 45800 1 0 1
{
T 41700 45800 5 10 1 1 0 0 1
value=OUT
T 42230 45850 5 8 0 0 0 0 1
pinseq=2
T 42230 45850 5 8 1 1 0 0 1
pinnumber=2
}
P 41600 45200 41600 45500 1 0 0
{
T 41400 45600 5 10 1 1 0 0 1
value=GND
T 41500 45300 5 8 0 0 0 0 1
pinseq=1
T 41500 45300 5 8 1 1 0 0 1
pinnumber=1
}
P 41100 45800 40800 45800 1 0 1
{
T 41100 45800 5 10 1 1 0 0 1
value=IN
T 40900 45850 5 8 0 0 0 0 1
pinseq=3
T 40900 45850 5 8 1 1 0 0 1
pinnumber=3
}
B 41100 45500 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 40795 45195 8 10 0 1 0 0 1
footprint=TO220
T 42400 46300 5 10 0 0 0 0 1
pins=3
T 42200 46200 8 10 0 1 0 6 1
refdes=U?
T 42400 46500 5 10 0 0 0 0 1
device=1117
]
{
T 41600 46200 5 10 1 1 0 0 1
device=LM1117
T 41500 46200 5 10 1 1 0 6 1
refdes=U102
T 40795 45195 5 10 0 1 0 0 1
footprint=SOT223
T 42300 46200 5 10 1 1 0 0 1
value=3.3V
}
C 42700 45600 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 42900 45600 42900 45400 1 0 0
{
T 42900 45350 5 8 0 1 270 2 1
pintype=pas
T 42900 45350 9 8 0 1 270 0 1
pinlabel=+
T 42850 45400 5 8 0 1 270 8 1
pinseq=1
T 42950 45450 5 8 1 1 270 6 1
pinnumber=1
}
P 42900 44700 42900 44900 1 0 0
{
T 42900 44950 5 8 0 1 270 8 1
pintype=pas
T 42900 44950 9 8 0 1 270 6 1
pinlabel=-
T 42850 44900 5 8 0 1 270 2 1
pinseq=2
T 42950 44850 5 8 1 1 270 0 1
pinnumber=2
}
L 43100 45200 42700 45200 3 0 0 0 -1 -1
L 42900 44900 42900 45100 3 0 0 0 -1 -1
L 42900 45200 42900 45400 3 0 0 0 -1 -1
A 42900 44400 700 75 30 3 0 0 0 -1 -1
L 43100 45311 43000 45311 3 0 0 0 -1 -1
L 43049 45260 43049 45360 3 0 0 0 -1 -1
T 43400 45400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43200 45400 8 10 0 1 270 0 1
refdes=C?
T 44000 45400 5 10 0 0 270 0 1
description=polarized capacitor
T 43800 45400 5 10 0 0 270 0 1
numslots=0
T 43600 45400 5 10 0 0 270 0 1
symversion=0.1
]
{
T 43400 45400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43200 45200 5 10 1 1 0 0 1
refdes=C104
T 43200 45000 5 10 1 1 0 0 1
value=10uF 10V
T 42700 45600 5 10 0 0 0 0 1
footprint=1206_pol
}
C 41500 44400 1 0 0 EMBEDDEDgnd-1.sym
[
L 41580 44410 41620 44410 3 0 0 0 -1 -1
L 41555 44450 41645 44450 3 0 0 0 -1 -1
L 41500 44500 41700 44500 3 0 0 0 -1 -1
P 41600 44500 41600 44700 1 0 1
{
T 41658 44561 5 4 0 1 0 0 1
pintype=pwr
T 41658 44561 5 4 0 1 0 0 1
pinlabel=1
T 41658 44561 5 4 0 0 0 0 1
pinseq=1
T 41658 44561 5 4 0 1 0 0 1
pinnumber=1
}
T 41800 44450 8 10 0 0 0 0 1
net=GND:1
]
C 44700 45700 1 0 1 EMBEDDEDinput-1.sym
[
L 44200 45700 44700 45700 3 0 0 0 -1 -1
L 44100 45800 44200 45700 3 0 0 0 -1 -1
L 44200 45900 44100 45800 3 0 0 0 -1 -1
L 44700 45900 44200 45900 3 0 0 0 -1 -1
L 44700 45900 44700 45700 3 0 0 0 -1 -1
P 44100 45800 43900 45800 1 0 1
{
T 44250 45750 5 6 0 0 0 6 1
pinseq=1
T 44250 45750 5 6 0 1 0 6 1
pinnumber=1
}
T 44700 46000 5 10 0 0 0 6 1
device=INPUT
]
{
T 44700 46000 5 10 0 0 0 6 1
device=INPUT
T 44200 46100 5 10 1 1 180 6 1
value=AVDD
T 44700 45700 5 10 0 0 90 2 1
net=AVDD:1
}
N 43900 45800 42900 45800 4
C 44700 43400 1 0 1 EMBEDDEDinput-1.sym
[
T 44700 43700 5 10 0 0 0 6 1
device=INPUT
L 44200 43400 44700 43400 3 0 0 0 -1 -1
L 44100 43500 44200 43400 3 0 0 0 -1 -1
L 44200 43600 44100 43500 3 0 0 0 -1 -1
L 44700 43600 44200 43600 3 0 0 0 -1 -1
L 44700 43600 44700 43400 3 0 0 0 -1 -1
P 44100 43500 43900 43500 1 0 1
{
T 44250 43450 5 6 0 1 0 6 1
pinnumber=1
T 44250 43450 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 44700 43700 5 10 0 0 0 6 1
device=INPUT
T 44200 43800 5 10 1 1 180 6 1
value=DVDD
T 44700 43400 5 10 0 0 90 2 1
net=DVDD:1
}
N 42900 43500 43900 43500 4
C 39000 48500 1 0 0 EMBEDDEDgnd-1.sym
[
T 39300 48550 8 10 0 0 0 0 1
net=GND:1
L 39080 48510 39120 48510 3 0 0 0 -1 -1
L 39055 48550 39145 48550 3 0 0 0 -1 -1
L 39000 48600 39200 48600 3 0 0 0 -1 -1
P 39100 48600 39100 48800 1 0 1
{
T 39158 48661 5 4 0 1 0 0 1
pinnumber=1
T 39158 48661 5 4 0 0 0 0 1
pinseq=1
T 39158 48661 5 4 0 1 0 0 1
pinlabel=1
T 39158 48661 5 4 0 1 0 0 1
pintype=pwr
}
]
N 39100 48800 39400 48800 4
N 39400 48800 39400 48100 4
N 39400 48100 39300 48100 4
N 39300 48000 39700 48000 4
N 39500 42400 39500 42200 4
