<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MIRVRegNamerUtils.h source code [llvm/llvm/lib/CodeGen/MIRVRegNamerUtils.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::VRegRenamer "/>
<link rel="stylesheet" href="../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/MIRVRegNamerUtils.h'; var root_path = '../../../..'; var data_path = '../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='MIRVRegNamerUtils.h.html'>MIRVRegNamerUtils.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td></td></tr>
<tr><th id="2">2</th><td><i>//===------------ MIRVRegNamerUtils.h - MIR VReg Renaming Utilities -------===//</i></td></tr>
<tr><th id="3">3</th><td><i>//</i></td></tr>
<tr><th id="4">4</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="5">5</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="6">6</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="7">7</th><td><i>//</i></td></tr>
<tr><th id="8">8</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9">9</th><td><i>//</i></td></tr>
<tr><th id="10">10</th><td><i>// The purpose of these utilities is to abstract out parts of the MIRCanon pass</i></td></tr>
<tr><th id="11">11</th><td><i>// that are responsible for renaming virtual registers with the purpose of</i></td></tr>
<tr><th id="12">12</th><td><i>// sharing code with a MIRVRegNamer pass that could be the analog of the</i></td></tr>
<tr><th id="13">13</th><td><i>// opt -instnamer pass.</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="17">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_CODEGEN_MIRVREGNAMERUTILS_H">LLVM_LIB_CODEGEN_MIRVREGNAMERUTILS_H</span></u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_CODEGEN_MIRVREGNAMERUTILS_H" data-ref="_M/LLVM_LIB_CODEGEN_MIRVREGNAMERUTILS_H">LLVM_LIB_CODEGEN_MIRVREGNAMERUTILS_H</dfn></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/Register.h.html">"llvm/CodeGen/Register.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include &lt;map&gt;</u></td></tr>
<tr><th id="22">22</th><td><u>#include &lt;vector&gt;</u></td></tr>
<tr><th id="23">23</th><td><u>#include &lt;string&gt;</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock" id="llvm::MachineBasicBlock">MachineBasicBlock</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i class="doc">/// VRegRenamer - This class is used for renaming vregs in a machine basic</i></td></tr>
<tr><th id="33">33</th><td><i class="doc">/// block according to semantics of the instruction.</i></td></tr>
<tr><th id="34">34</th><td><b>class</b> <dfn class="type def" id="llvm::VRegRenamer" title='llvm::VRegRenamer' data-ref="llvm::VRegRenamer" data-ref-filename="llvm..VRegRenamer">VRegRenamer</dfn> {</td></tr>
<tr><th id="35">35</th><td>  <b>class</b> <dfn class="type def" id="llvm::VRegRenamer::NamedVReg" title='llvm::VRegRenamer::NamedVReg' data-ref="llvm::VRegRenamer::NamedVReg" data-ref-filename="llvm..VRegRenamer..NamedVReg">NamedVReg</dfn> {</td></tr>
<tr><th id="36">36</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::VRegRenamer::NamedVReg::Reg" title='llvm::VRegRenamer::NamedVReg::Reg' data-ref="llvm::VRegRenamer::NamedVReg::Reg" data-ref-filename="llvm..VRegRenamer..NamedVReg..Reg">Reg</dfn>;</td></tr>
<tr><th id="37">37</th><td>    <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <dfn class="decl field" id="llvm::VRegRenamer::NamedVReg::Name" title='llvm::VRegRenamer::NamedVReg::Name' data-ref="llvm::VRegRenamer::NamedVReg::Name" data-ref-filename="llvm..VRegRenamer..NamedVReg..Name">Name</dfn>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <b>public</b>:</td></tr>
<tr><th id="40">40</th><td>    <dfn class="decl def fn" id="_ZN4llvm11VRegRenamer9NamedVRegC1ENS_8RegisterENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::VRegRenamer::NamedVReg::NamedVReg' data-ref="_ZN4llvm11VRegRenamer9NamedVRegC1ENS_8RegisterENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm11VRegRenamer9NamedVRegC1ENS_8RegisterENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">NamedVReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1Reg" title='Reg' data-type='llvm::Register' data-ref="1Reg" data-ref-filename="1Reg">Reg</dfn>, <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <dfn class="local col2 decl" id="2Name" title='Name' data-type='std::string' data-ref="2Name" data-ref-filename="2Name">Name</dfn> = <span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" data-ref-filename="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></span><q>""</q>) : <a class="member field" href="#llvm::VRegRenamer::NamedVReg::Reg" title='llvm::VRegRenamer::NamedVReg::Reg' data-ref="llvm::VRegRenamer::NamedVReg::Reg" data-ref-filename="llvm..VRegRenamer..NamedVReg..Reg">Reg</a><a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_">(</a><a class="local col1 ref" href="#1Reg" title='Reg' data-ref="1Reg" data-ref-filename="1Reg">Reg</a>), <a class="member field" href="#llvm::VRegRenamer::NamedVReg::Name" title='llvm::VRegRenamer::NamedVReg::Name' data-ref="llvm::VRegRenamer::NamedVReg::Name" data-ref-filename="llvm..VRegRenamer..NamedVReg..Name">Name</a><span class='ref fn' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" data-ref-filename="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE">(</span><a class="local col2 ref" href="#2Name" title='Name' data-ref="2Name" data-ref-filename="2Name">Name</a>) {}</td></tr>
<tr><th id="41">41</th><td>    <dfn class="decl def fn" id="_ZN4llvm11VRegRenamer9NamedVRegC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::VRegRenamer::NamedVReg::NamedVReg' data-ref="_ZN4llvm11VRegRenamer9NamedVRegC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm11VRegRenamer9NamedVRegC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">NamedVReg</dfn>(<span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <dfn class="local col3 decl" id="3Name" title='Name' data-type='std::string' data-ref="3Name" data-ref-filename="3Name">Name</dfn> = <span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" data-ref-filename="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></span><q>""</q>) : <a class="member field" href="#llvm::VRegRenamer::NamedVReg::Reg" title='llvm::VRegRenamer::NamedVReg::Reg' data-ref="llvm::VRegRenamer::NamedVReg::Reg" data-ref-filename="llvm..VRegRenamer..NamedVReg..Reg">Reg</a><a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>~<var>0U</var>), <a class="member field" href="#llvm::VRegRenamer::NamedVReg::Name" title='llvm::VRegRenamer::NamedVReg::Name' data-ref="llvm::VRegRenamer::NamedVReg::Name" data-ref-filename="llvm..VRegRenamer..NamedVReg..Name">Name</a><span class='ref fn' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" data-ref-filename="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE">(</span><a class="local col3 ref" href="#3Name" title='Name' data-ref="3Name" data-ref-filename="3Name">Name</a>) {}</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>    <em>const</em> <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> &amp;<dfn class="decl def fn" id="_ZNK4llvm11VRegRenamer9NamedVReg7getNameB5cxx11Ev" title='llvm::VRegRenamer::NamedVReg::getName' data-ref="_ZNK4llvm11VRegRenamer9NamedVReg7getNameB5cxx11Ev" data-ref-filename="_ZNK4llvm11VRegRenamer9NamedVReg7getNameB5cxx11Ev">getName</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::VRegRenamer::NamedVReg::Name" title='llvm::VRegRenamer::NamedVReg::Name' data-ref="llvm::VRegRenamer::NamedVReg::Name" data-ref-filename="llvm..VRegRenamer..NamedVReg..Name">Name</a>; }</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm11VRegRenamer9NamedVReg6getRegEv" title='llvm::VRegRenamer::NamedVReg::getReg' data-ref="_ZNK4llvm11VRegRenamer9NamedVReg6getRegEv" data-ref-filename="_ZNK4llvm11VRegRenamer9NamedVReg6getRegEv">getReg</dfn>() <em>const</em> { <b>return</b> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="member field" href="#llvm::VRegRenamer::NamedVReg::Reg" title='llvm::VRegRenamer::NamedVReg::Reg' data-ref="llvm::VRegRenamer::NamedVReg::Reg" data-ref-filename="llvm..VRegRenamer..NamedVReg..Reg">Reg</a>; }</td></tr>
<tr><th id="46">46</th><td>  };</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="decl field" id="llvm::VRegRenamer::MRI" title='llvm::VRegRenamer::MRI' data-ref="llvm::VRegRenamer::MRI" data-ref-filename="llvm..VRegRenamer..MRI">MRI</dfn>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::VRegRenamer::CurrentBBNumber" title='llvm::VRegRenamer::CurrentBBNumber' data-ref="llvm::VRegRenamer::CurrentBBNumber" data-ref-filename="llvm..VRegRenamer..CurrentBBNumber">CurrentBBNumber</dfn> = <var>0</var>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <i class="doc">/// Given an Instruction, construct a hash of the operands</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">  /// of the instructions along with the opcode.</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">  /// When dealing with virtual registers, just hash the opcode of</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">  /// the instruction defining that vreg.</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">  /// Handle immediates, registers (physical and virtual) explicitly,</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">  /// and return a common value for the other cases.</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">  /// Instruction will be named in the following scheme</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">  /// bb&lt;block_no&gt;_hash_&lt;collission_count&gt;.</i></td></tr>
<tr><th id="60">60</th><td>  <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <dfn class="decl fn" id="_ZN4llvm11VRegRenamer24getInstructionOpcodeHashB5cxx11ERNS_12MachineInstrE" title='llvm::VRegRenamer::getInstructionOpcodeHash' data-ref="_ZN4llvm11VRegRenamer24getInstructionOpcodeHashB5cxx11ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm11VRegRenamer24getInstructionOpcodeHashB5cxx11ERNS_12MachineInstrE">getInstructionOpcodeHash</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <i class="doc">/// For all the VRegs that are candidates for renaming,</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">  /// return a mapping from old vregs to new vregs with names.</i></td></tr>
<tr><th id="64">64</th><td>  <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="65">65</th><td>  <dfn class="decl fn" id="_ZN4llvm11VRegRenamer16getVRegRenameMapERKSt6vectorINS0_9NamedVRegESaIS2_EE" title='llvm::VRegRenamer::getVRegRenameMap' data-ref="_ZN4llvm11VRegRenamer16getVRegRenameMapERKSt6vectorINS0_9NamedVRegESaIS2_EE" data-ref-filename="_ZN4llvm11VRegRenamer16getVRegRenameMapERKSt6vectorINS0_9NamedVRegESaIS2_EE">getVRegRenameMap</dfn>(<em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="#llvm::VRegRenamer::NamedVReg" title='llvm::VRegRenamer::NamedVReg' data-ref="llvm::VRegRenamer::NamedVReg" data-ref-filename="llvm..VRegRenamer..NamedVReg">NamedVReg</a>&gt; &amp;<dfn class="local col5 decl" id="5VRegs" title='VRegs' data-type='const std::vector&lt;NamedVReg&gt; &amp;' data-ref="5VRegs" data-ref-filename="5VRegs">VRegs</dfn>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i class="doc">/// Perform replacing of registers based on the &lt;old,new&gt; vreg map.</i></td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm11VRegRenamer14doVRegRenamingERKSt3mapIjjSt4lessIjESaISt4pairIKjjEEE" title='llvm::VRegRenamer::doVRegRenaming' data-ref="_ZN4llvm11VRegRenamer14doVRegRenamingERKSt3mapIjjSt4lessIjESaISt4pairIKjjEEE" data-ref-filename="_ZN4llvm11VRegRenamer14doVRegRenamingERKSt3mapIjjSt4lessIjESaISt4pairIKjjEEE">doVRegRenaming</dfn>(<em>const</em> <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="6VRegRenameMap" title='VRegRenameMap' data-type='const std::map&lt;unsigned int, unsigned int&gt; &amp;' data-ref="6VRegRenameMap" data-ref-filename="6VRegRenameMap">VRegRenameMap</dfn>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <i class="doc">/// createVirtualRegister - Given an existing vreg, create a named vreg to</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">  /// take its place. The name is determined by calling</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">  /// getInstructionOpcodeHash.</i></td></tr>
<tr><th id="73">73</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm11VRegRenamer21createVirtualRegisterEj" title='llvm::VRegRenamer::createVirtualRegister' data-ref="_ZN4llvm11VRegRenamer21createVirtualRegisterEj" data-ref-filename="_ZN4llvm11VRegRenamer21createVirtualRegisterEj">createVirtualRegister</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7VReg" title='VReg' data-type='unsigned int' data-ref="7VReg" data-ref-filename="7VReg">VReg</dfn>);</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <i class="doc">/// Create a vreg with name and return it.</i></td></tr>
<tr><th id="76">76</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm11VRegRenamer34createVirtualRegisterWithLowerNameEjNS_9StringRefE" title='llvm::VRegRenamer::createVirtualRegisterWithLowerName' data-ref="_ZN4llvm11VRegRenamer34createVirtualRegisterWithLowerNameEjNS_9StringRefE" data-ref-filename="_ZN4llvm11VRegRenamer34createVirtualRegisterWithLowerNameEjNS_9StringRefE">createVirtualRegisterWithLowerName</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="8VReg" title='VReg' data-type='unsigned int' data-ref="8VReg" data-ref-filename="8VReg">VReg</dfn>, <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col9 decl" id="9Name" title='Name' data-type='llvm::StringRef' data-ref="9Name" data-ref-filename="9Name">Name</dfn>);</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i class="doc">/// Linearly traverse the MachineBasicBlock and rename each instruction's</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  /// vreg definition based on the semantics of the instruction.</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">  /// Names are as follows bb&lt;BBNum&gt;_hash_[0-9]+</i></td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm11VRegRenamer16renameInstsInMBBEPNS_17MachineBasicBlockE" title='llvm::VRegRenamer::renameInstsInMBB' data-ref="_ZN4llvm11VRegRenamer16renameInstsInMBBEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm11VRegRenamer16renameInstsInMBBEPNS_17MachineBasicBlockE">renameInstsInMBB</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="10MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="10MBB" data-ref-filename="10MBB">MBB</dfn>);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><b>public</b>:</td></tr>
<tr><th id="84">84</th><td>  <dfn class="decl def fn" id="_ZN4llvm11VRegRenamerC1Ev" title='llvm::VRegRenamer::VRegRenamer' data-ref="_ZN4llvm11VRegRenamerC1Ev" data-ref-filename="_ZN4llvm11VRegRenamerC1Ev">VRegRenamer</dfn>() = <b>delete</b>;</td></tr>
<tr><th id="85">85</th><td>  <dfn class="decl def fn" id="_ZN4llvm11VRegRenamerC1ERNS_19MachineRegisterInfoE" title='llvm::VRegRenamer::VRegRenamer' data-ref="_ZN4llvm11VRegRenamerC1ERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm11VRegRenamerC1ERNS_19MachineRegisterInfoE">VRegRenamer</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="11MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="11MRI" data-ref-filename="11MRI">MRI</dfn>) : <a class="member field" href="#llvm::VRegRenamer::MRI" title='llvm::VRegRenamer::MRI' data-ref="llvm::VRegRenamer::MRI" data-ref-filename="llvm..VRegRenamer..MRI">MRI</a>(<a class="local col1 ref" href="#11MRI" title='MRI' data-ref="11MRI" data-ref-filename="11MRI">MRI</a>) {}</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <i class="doc">/// Same as the above, but sets a BBNum depending on BB traversal that</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">  /// will be used as prefix for the vreg names.</i></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11VRegRenamer11renameVRegsEPNS_17MachineBasicBlockEj" title='llvm::VRegRenamer::renameVRegs' data-ref="_ZN4llvm11VRegRenamer11renameVRegsEPNS_17MachineBasicBlockEj" data-ref-filename="_ZN4llvm11VRegRenamer11renameVRegsEPNS_17MachineBasicBlockEj">renameVRegs</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="12MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="12MBB" data-ref-filename="12MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="13BBNum" title='BBNum' data-type='unsigned int' data-ref="13BBNum" data-ref-filename="13BBNum">BBNum</dfn>) {</td></tr>
<tr><th id="90">90</th><td>    <a class="member field" href="#llvm::VRegRenamer::CurrentBBNumber" title='llvm::VRegRenamer::CurrentBBNumber' data-ref="llvm::VRegRenamer::CurrentBBNumber" data-ref-filename="llvm..VRegRenamer..CurrentBBNumber">CurrentBBNumber</a> = <a class="local col3 ref" href="#13BBNum" title='BBNum' data-ref="13BBNum" data-ref-filename="13BBNum">BBNum</a>;</td></tr>
<tr><th id="91">91</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm11VRegRenamer16renameInstsInMBBEPNS_17MachineBasicBlockE" title='llvm::VRegRenamer::renameInstsInMBB' data-ref="_ZN4llvm11VRegRenamer16renameInstsInMBBEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm11VRegRenamer16renameInstsInMBBEPNS_17MachineBasicBlockE">renameInstsInMBB</a>(<a class="local col2 ref" href="#12MBB" title='MBB' data-ref="12MBB" data-ref-filename="12MBB">MBB</a>);</td></tr>
<tr><th id="92">92</th><td>  }</td></tr>
<tr><th id="93">93</th><td>};</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#<span data-ppcond="17">endif</span></u></td></tr>
<tr><th id="98">98</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='MIRCanonicalizerPass.cpp.html'>llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>