// Seed: 4111671708
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input wor id_2,
    output wand id_3,
    input uwire id_4,
    output tri0 id_5,
    output wor id_6,
    output tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    inout supply0 id_12,
    inout uwire id_13,
    input supply1 id_14,
    output supply0 id_15,
    input supply1 id_16
);
  assign id_0 = id_12;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    inout supply0 id_2,
    input wor id_3,
    input wire id_4
    , id_9,
    input wand id_5,
    output tri0 id_6,
    input tri id_7
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_2,
      id_5,
      id_6,
      id_6,
      id_6,
      id_3,
      id_2,
      id_4,
      id_0,
      id_2,
      id_2,
      id_3,
      id_6,
      id_2
  );
  assign modCall_1.id_8 = 0;
  assign id_9 = id_5;
  logic id_10;
  assign id_6 = id_3;
  wire id_11;
  wire id_12;
endmodule
