// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_9 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_382_p2;
reg   [0:0] icmp_ln86_reg_1358;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1358_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1358_pp0_iter3_reg;
wire   [0:0] icmp_ln86_228_fu_388_p2;
reg   [0:0] icmp_ln86_228_reg_1369;
wire   [0:0] icmp_ln86_229_fu_394_p2;
reg   [0:0] icmp_ln86_229_reg_1374;
reg   [0:0] icmp_ln86_229_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_229_reg_1374_pp0_iter2_reg;
wire   [0:0] icmp_ln86_230_fu_400_p2;
reg   [0:0] icmp_ln86_230_reg_1380;
wire   [0:0] icmp_ln86_231_fu_406_p2;
reg   [0:0] icmp_ln86_231_reg_1386;
reg   [0:0] icmp_ln86_231_reg_1386_pp0_iter1_reg;
wire   [0:0] icmp_ln86_232_fu_412_p2;
reg   [0:0] icmp_ln86_232_reg_1392;
reg   [0:0] icmp_ln86_232_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_232_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_232_reg_1392_pp0_iter3_reg;
wire   [0:0] icmp_ln86_233_fu_418_p2;
reg   [0:0] icmp_ln86_233_reg_1398;
reg   [0:0] icmp_ln86_233_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_233_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_233_reg_1398_pp0_iter3_reg;
wire   [0:0] icmp_ln86_234_fu_424_p2;
reg   [0:0] icmp_ln86_234_reg_1404;
wire   [0:0] icmp_ln86_235_fu_430_p2;
reg   [0:0] icmp_ln86_235_reg_1410;
reg   [0:0] icmp_ln86_235_reg_1410_pp0_iter1_reg;
wire   [0:0] icmp_ln86_236_fu_436_p2;
reg   [0:0] icmp_ln86_236_reg_1416;
reg   [0:0] icmp_ln86_236_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_236_reg_1416_pp0_iter2_reg;
wire   [0:0] icmp_ln86_237_fu_442_p2;
reg   [0:0] icmp_ln86_237_reg_1422;
reg   [0:0] icmp_ln86_237_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_237_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_237_reg_1422_pp0_iter3_reg;
wire   [0:0] icmp_ln86_238_fu_448_p2;
reg   [0:0] icmp_ln86_238_reg_1428;
reg   [0:0] icmp_ln86_238_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_238_reg_1428_pp0_iter2_reg;
reg   [0:0] icmp_ln86_238_reg_1428_pp0_iter3_reg;
wire   [0:0] icmp_ln86_239_fu_454_p2;
reg   [0:0] icmp_ln86_239_reg_1434;
reg   [0:0] icmp_ln86_239_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_239_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_239_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_239_reg_1434_pp0_iter4_reg;
wire   [0:0] icmp_ln86_240_fu_460_p2;
reg   [0:0] icmp_ln86_240_reg_1441;
reg   [0:0] icmp_ln86_240_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_240_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_240_reg_1441_pp0_iter3_reg;
reg   [0:0] icmp_ln86_240_reg_1441_pp0_iter4_reg;
reg   [0:0] icmp_ln86_240_reg_1441_pp0_iter5_reg;
wire   [0:0] icmp_ln86_241_fu_466_p2;
reg   [0:0] icmp_ln86_241_reg_1447;
reg   [0:0] icmp_ln86_241_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_241_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_241_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_241_reg_1447_pp0_iter4_reg;
reg   [0:0] icmp_ln86_241_reg_1447_pp0_iter5_reg;
reg   [0:0] icmp_ln86_241_reg_1447_pp0_iter6_reg;
wire   [0:0] icmp_ln86_242_fu_472_p2;
reg   [0:0] icmp_ln86_242_reg_1453;
reg   [0:0] icmp_ln86_242_reg_1453_pp0_iter1_reg;
wire   [0:0] icmp_ln86_243_fu_478_p2;
reg   [0:0] icmp_ln86_243_reg_1459;
reg   [0:0] icmp_ln86_243_reg_1459_pp0_iter1_reg;
wire   [0:0] icmp_ln86_244_fu_484_p2;
reg   [0:0] icmp_ln86_244_reg_1464;
reg   [0:0] icmp_ln86_244_reg_1464_pp0_iter1_reg;
wire   [0:0] icmp_ln86_245_fu_490_p2;
reg   [0:0] icmp_ln86_245_reg_1469;
reg   [0:0] icmp_ln86_245_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_245_reg_1469_pp0_iter2_reg;
wire   [0:0] icmp_ln86_246_fu_496_p2;
reg   [0:0] icmp_ln86_246_reg_1474;
reg   [0:0] icmp_ln86_246_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_246_reg_1474_pp0_iter2_reg;
wire   [0:0] icmp_ln86_247_fu_502_p2;
reg   [0:0] icmp_ln86_247_reg_1479;
reg   [0:0] icmp_ln86_247_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_247_reg_1479_pp0_iter2_reg;
wire   [0:0] icmp_ln86_248_fu_508_p2;
reg   [0:0] icmp_ln86_248_reg_1484;
reg   [0:0] icmp_ln86_248_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_248_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_248_reg_1484_pp0_iter3_reg;
wire   [0:0] icmp_ln86_249_fu_514_p2;
reg   [0:0] icmp_ln86_249_reg_1489;
reg   [0:0] icmp_ln86_249_reg_1489_pp0_iter1_reg;
reg   [0:0] icmp_ln86_249_reg_1489_pp0_iter2_reg;
reg   [0:0] icmp_ln86_249_reg_1489_pp0_iter3_reg;
wire   [0:0] icmp_ln86_250_fu_520_p2;
reg   [0:0] icmp_ln86_250_reg_1494;
reg   [0:0] icmp_ln86_250_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_250_reg_1494_pp0_iter2_reg;
reg   [0:0] icmp_ln86_250_reg_1494_pp0_iter3_reg;
reg   [0:0] icmp_ln86_250_reg_1494_pp0_iter4_reg;
wire   [0:0] icmp_ln86_251_fu_526_p2;
reg   [0:0] icmp_ln86_251_reg_1499;
reg   [0:0] icmp_ln86_251_reg_1499_pp0_iter1_reg;
reg   [0:0] icmp_ln86_251_reg_1499_pp0_iter2_reg;
reg   [0:0] icmp_ln86_251_reg_1499_pp0_iter3_reg;
reg   [0:0] icmp_ln86_251_reg_1499_pp0_iter4_reg;
wire   [0:0] icmp_ln86_252_fu_532_p2;
reg   [0:0] icmp_ln86_252_reg_1504;
reg   [0:0] icmp_ln86_252_reg_1504_pp0_iter1_reg;
reg   [0:0] icmp_ln86_252_reg_1504_pp0_iter2_reg;
reg   [0:0] icmp_ln86_252_reg_1504_pp0_iter3_reg;
reg   [0:0] icmp_ln86_252_reg_1504_pp0_iter4_reg;
wire   [0:0] icmp_ln86_253_fu_538_p2;
reg   [0:0] icmp_ln86_253_reg_1509;
reg   [0:0] icmp_ln86_253_reg_1509_pp0_iter1_reg;
reg   [0:0] icmp_ln86_253_reg_1509_pp0_iter2_reg;
reg   [0:0] icmp_ln86_253_reg_1509_pp0_iter3_reg;
reg   [0:0] icmp_ln86_253_reg_1509_pp0_iter4_reg;
reg   [0:0] icmp_ln86_253_reg_1509_pp0_iter5_reg;
wire   [0:0] icmp_ln86_254_fu_544_p2;
reg   [0:0] icmp_ln86_254_reg_1514;
reg   [0:0] icmp_ln86_254_reg_1514_pp0_iter1_reg;
reg   [0:0] icmp_ln86_254_reg_1514_pp0_iter2_reg;
reg   [0:0] icmp_ln86_254_reg_1514_pp0_iter3_reg;
reg   [0:0] icmp_ln86_254_reg_1514_pp0_iter4_reg;
reg   [0:0] icmp_ln86_254_reg_1514_pp0_iter5_reg;
wire   [0:0] icmp_ln86_255_fu_550_p2;
reg   [0:0] icmp_ln86_255_reg_1519;
reg   [0:0] icmp_ln86_255_reg_1519_pp0_iter1_reg;
reg   [0:0] icmp_ln86_255_reg_1519_pp0_iter2_reg;
reg   [0:0] icmp_ln86_255_reg_1519_pp0_iter3_reg;
reg   [0:0] icmp_ln86_255_reg_1519_pp0_iter4_reg;
reg   [0:0] icmp_ln86_255_reg_1519_pp0_iter5_reg;
reg   [0:0] icmp_ln86_255_reg_1519_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_556_p2;
reg   [0:0] and_ln102_reg_1524;
reg   [0:0] and_ln102_reg_1524_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1524_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_567_p2;
reg   [0:0] and_ln104_reg_1534;
wire   [0:0] and_ln102_217_fu_572_p2;
reg   [0:0] and_ln102_217_reg_1540;
wire   [0:0] and_ln104_45_fu_581_p2;
reg   [0:0] and_ln104_45_reg_1547;
wire   [0:0] and_ln102_221_fu_586_p2;
reg   [0:0] and_ln102_221_reg_1552;
wire   [0:0] and_ln102_222_fu_596_p2;
reg   [0:0] and_ln102_222_reg_1558;
wire   [0:0] or_ln117_fu_612_p2;
reg   [0:0] or_ln117_reg_1564;
wire   [0:0] xor_ln104_fu_618_p2;
reg   [0:0] xor_ln104_reg_1569;
wire   [0:0] and_ln102_218_fu_623_p2;
reg   [0:0] and_ln102_218_reg_1575;
wire   [0:0] and_ln104_46_fu_632_p2;
reg   [0:0] and_ln104_46_reg_1581;
reg   [0:0] and_ln104_46_reg_1581_pp0_iter3_reg;
wire   [0:0] and_ln102_223_fu_642_p2;
reg   [0:0] and_ln102_223_reg_1587;
wire   [3:0] select_ln117_226_fu_743_p3;
reg   [3:0] select_ln117_226_reg_1592;
wire   [0:0] or_ln117_220_fu_750_p2;
reg   [0:0] or_ln117_220_reg_1597;
wire   [0:0] and_ln102_216_fu_755_p2;
reg   [0:0] and_ln102_216_reg_1603;
wire   [0:0] and_ln104_44_fu_764_p2;
reg   [0:0] and_ln104_44_reg_1609;
wire   [0:0] and_ln102_219_fu_769_p2;
reg   [0:0] and_ln102_219_reg_1615;
wire   [0:0] and_ln102_225_fu_783_p2;
reg   [0:0] and_ln102_225_reg_1621;
wire   [0:0] or_ln117_224_fu_857_p2;
reg   [0:0] or_ln117_224_reg_1627;
wire   [3:0] select_ln117_232_fu_871_p3;
reg   [3:0] select_ln117_232_reg_1632;
wire   [0:0] and_ln104_47_fu_884_p2;
reg   [0:0] and_ln104_47_reg_1637;
wire   [0:0] and_ln102_220_fu_889_p2;
reg   [0:0] and_ln102_220_reg_1642;
reg   [0:0] and_ln102_220_reg_1642_pp0_iter5_reg;
wire   [0:0] and_ln104_48_fu_898_p2;
reg   [0:0] and_ln104_48_reg_1649;
reg   [0:0] and_ln104_48_reg_1649_pp0_iter5_reg;
reg   [0:0] and_ln104_48_reg_1649_pp0_iter6_reg;
wire   [0:0] and_ln102_226_fu_913_p2;
reg   [0:0] and_ln102_226_reg_1655;
wire   [0:0] or_ln117_229_fu_996_p2;
reg   [0:0] or_ln117_229_reg_1660;
wire   [4:0] select_ln117_238_fu_1008_p3;
reg   [4:0] select_ln117_238_reg_1665;
wire   [0:0] or_ln117_231_fu_1016_p2;
reg   [0:0] or_ln117_231_reg_1670;
wire   [0:0] or_ln117_233_fu_1022_p2;
reg   [0:0] or_ln117_233_reg_1676;
reg   [0:0] or_ln117_233_reg_1676_pp0_iter5_reg;
wire   [0:0] or_ln117_235_fu_1098_p2;
reg   [0:0] or_ln117_235_reg_1684;
wire   [4:0] select_ln117_244_fu_1111_p3;
reg   [4:0] select_ln117_244_reg_1689;
wire   [0:0] or_ln117_239_fu_1173_p2;
reg   [0:0] or_ln117_239_reg_1694;
wire   [4:0] select_ln117_248_fu_1187_p3;
reg   [4:0] select_ln117_248_reg_1699;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_109_fu_562_p2;
wire   [0:0] xor_ln104_111_fu_576_p2;
wire   [0:0] xor_ln104_115_fu_591_p2;
wire   [0:0] and_ln102_245_fu_601_p2;
wire   [0:0] and_ln102_230_fu_606_p2;
wire   [0:0] xor_ln104_112_fu_627_p2;
wire   [0:0] xor_ln104_116_fu_637_p2;
wire   [0:0] and_ln102_246_fu_655_p2;
wire   [0:0] and_ln102_229_fu_647_p2;
wire   [0:0] xor_ln117_fu_665_p2;
wire   [1:0] zext_ln117_fu_671_p1;
wire   [1:0] select_ln117_fu_675_p3;
wire   [1:0] select_ln117_221_fu_682_p3;
wire   [0:0] and_ln102_231_fu_651_p2;
wire   [2:0] zext_ln117_24_fu_689_p1;
wire   [0:0] or_ln117_216_fu_693_p2;
wire   [2:0] select_ln117_222_fu_698_p3;
wire   [0:0] or_ln117_217_fu_705_p2;
wire   [0:0] and_ln102_232_fu_660_p2;
wire   [2:0] select_ln117_223_fu_709_p3;
wire   [0:0] or_ln117_218_fu_717_p2;
wire   [2:0] select_ln117_224_fu_723_p3;
wire   [2:0] select_ln117_225_fu_731_p3;
wire   [3:0] zext_ln117_25_fu_739_p1;
wire   [0:0] xor_ln104_110_fu_759_p2;
wire   [0:0] xor_ln104_117_fu_774_p2;
wire   [0:0] and_ln102_247_fu_792_p2;
wire   [0:0] and_ln102_224_fu_779_p2;
wire   [0:0] and_ln102_233_fu_788_p2;
wire   [0:0] or_ln117_219_fu_807_p2;
wire   [0:0] and_ln102_234_fu_797_p2;
wire   [3:0] select_ln117_227_fu_812_p3;
wire   [0:0] or_ln117_221_fu_819_p2;
wire   [3:0] select_ln117_228_fu_824_p3;
wire   [0:0] or_ln117_222_fu_831_p2;
wire   [0:0] and_ln102_235_fu_802_p2;
wire   [3:0] select_ln117_229_fu_835_p3;
wire   [0:0] or_ln117_223_fu_843_p2;
wire   [3:0] select_ln117_230_fu_849_p3;
wire   [3:0] select_ln117_231_fu_863_p3;
wire   [0:0] xor_ln104_113_fu_879_p2;
wire   [0:0] xor_ln104_114_fu_893_p2;
wire   [0:0] xor_ln104_118_fu_903_p2;
wire   [0:0] and_ln102_248_fu_918_p2;
wire   [0:0] xor_ln104_119_fu_908_p2;
wire   [0:0] and_ln102_249_fu_932_p2;
wire   [0:0] and_ln102_236_fu_923_p2;
wire   [0:0] or_ln117_225_fu_942_p2;
wire   [3:0] select_ln117_233_fu_947_p3;
wire   [0:0] and_ln102_237_fu_928_p2;
wire   [4:0] zext_ln117_26_fu_954_p1;
wire   [0:0] or_ln117_226_fu_958_p2;
wire   [4:0] select_ln117_234_fu_963_p3;
wire   [0:0] or_ln117_227_fu_970_p2;
wire   [0:0] and_ln102_238_fu_937_p2;
wire   [4:0] select_ln117_235_fu_974_p3;
wire   [0:0] or_ln117_228_fu_982_p2;
wire   [4:0] select_ln117_236_fu_988_p3;
wire   [4:0] select_ln117_237_fu_1000_p3;
wire   [0:0] xor_ln104_120_fu_1026_p2;
wire   [0:0] and_ln102_250_fu_1039_p2;
wire   [0:0] and_ln102_227_fu_1031_p2;
wire   [0:0] and_ln102_239_fu_1035_p2;
wire   [0:0] or_ln117_230_fu_1054_p2;
wire   [0:0] and_ln102_240_fu_1044_p2;
wire   [4:0] select_ln117_239_fu_1059_p3;
wire   [0:0] or_ln117_232_fu_1066_p2;
wire   [4:0] select_ln117_240_fu_1071_p3;
wire   [0:0] and_ln102_241_fu_1049_p2;
wire   [4:0] select_ln117_241_fu_1078_p3;
wire   [0:0] or_ln117_234_fu_1086_p2;
wire   [4:0] select_ln117_242_fu_1091_p3;
wire   [4:0] select_ln117_243_fu_1103_p3;
wire   [0:0] xor_ln104_121_fu_1119_p2;
wire   [0:0] and_ln102_251_fu_1128_p2;
wire   [0:0] and_ln102_228_fu_1124_p2;
wire   [0:0] and_ln102_242_fu_1133_p2;
wire   [0:0] or_ln117_236_fu_1143_p2;
wire   [0:0] or_ln117_237_fu_1148_p2;
wire   [0:0] and_ln102_243_fu_1138_p2;
wire   [4:0] select_ln117_245_fu_1152_p3;
wire   [0:0] or_ln117_238_fu_1159_p2;
wire   [4:0] select_ln117_246_fu_1165_p3;
wire   [4:0] select_ln117_247_fu_1179_p3;
wire   [0:0] xor_ln104_122_fu_1195_p2;
wire   [0:0] and_ln102_252_fu_1200_p2;
wire   [0:0] and_ln102_244_fu_1205_p2;
wire   [0:0] or_ln117_240_fu_1210_p2;
wire   [11:0] agg_result_fu_1222_p65;
wire   [4:0] agg_result_fu_1222_p66;
wire   [11:0] agg_result_fu_1222_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1222_p1;
wire   [4:0] agg_result_fu_1222_p3;
wire   [4:0] agg_result_fu_1222_p5;
wire   [4:0] agg_result_fu_1222_p7;
wire   [4:0] agg_result_fu_1222_p9;
wire   [4:0] agg_result_fu_1222_p11;
wire   [4:0] agg_result_fu_1222_p13;
wire   [4:0] agg_result_fu_1222_p15;
wire   [4:0] agg_result_fu_1222_p17;
wire   [4:0] agg_result_fu_1222_p19;
wire   [4:0] agg_result_fu_1222_p21;
wire   [4:0] agg_result_fu_1222_p23;
wire   [4:0] agg_result_fu_1222_p25;
wire   [4:0] agg_result_fu_1222_p27;
wire   [4:0] agg_result_fu_1222_p29;
wire   [4:0] agg_result_fu_1222_p31;
wire  signed [4:0] agg_result_fu_1222_p33;
wire  signed [4:0] agg_result_fu_1222_p35;
wire  signed [4:0] agg_result_fu_1222_p37;
wire  signed [4:0] agg_result_fu_1222_p39;
wire  signed [4:0] agg_result_fu_1222_p41;
wire  signed [4:0] agg_result_fu_1222_p43;
wire  signed [4:0] agg_result_fu_1222_p45;
wire  signed [4:0] agg_result_fu_1222_p47;
wire  signed [4:0] agg_result_fu_1222_p49;
wire  signed [4:0] agg_result_fu_1222_p51;
wire  signed [4:0] agg_result_fu_1222_p53;
wire  signed [4:0] agg_result_fu_1222_p55;
wire  signed [4:0] agg_result_fu_1222_p57;
wire  signed [4:0] agg_result_fu_1222_p59;
wire  signed [4:0] agg_result_fu_1222_p61;
wire  signed [4:0] agg_result_fu_1222_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x32 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x32_U2070(
    .din0(12'd4063),
    .din1(12'd45),
    .din2(12'd58),
    .din3(12'd4029),
    .din4(12'd3898),
    .din5(12'd3142),
    .din6(12'd3111),
    .din7(12'd71),
    .din8(12'd3884),
    .din9(12'd175),
    .din10(12'd3951),
    .din11(12'd74),
    .din12(12'd355),
    .din13(12'd1818),
    .din14(12'd339),
    .din15(12'd3158),
    .din16(12'd3591),
    .din17(12'd505),
    .din18(12'd3868),
    .din19(12'd698),
    .din20(12'd681),
    .din21(12'd3827),
    .din22(12'd4045),
    .din23(12'd3320),
    .din24(12'd3980),
    .din25(12'd3523),
    .din26(12'd467),
    .din27(12'd3438),
    .din28(12'd4016),
    .din29(12'd1077),
    .din30(12'd4077),
    .din31(12'd54),
    .def(agg_result_fu_1222_p65),
    .sel(agg_result_fu_1222_p66),
    .dout(agg_result_fu_1222_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_216_reg_1603 <= and_ln102_216_fu_755_p2;
        and_ln102_217_reg_1540 <= and_ln102_217_fu_572_p2;
        and_ln102_218_reg_1575 <= and_ln102_218_fu_623_p2;
        and_ln102_219_reg_1615 <= and_ln102_219_fu_769_p2;
        and_ln102_220_reg_1642 <= and_ln102_220_fu_889_p2;
        and_ln102_220_reg_1642_pp0_iter5_reg <= and_ln102_220_reg_1642;
        and_ln102_221_reg_1552 <= and_ln102_221_fu_586_p2;
        and_ln102_222_reg_1558 <= and_ln102_222_fu_596_p2;
        and_ln102_223_reg_1587 <= and_ln102_223_fu_642_p2;
        and_ln102_225_reg_1621 <= and_ln102_225_fu_783_p2;
        and_ln102_226_reg_1655 <= and_ln102_226_fu_913_p2;
        and_ln102_reg_1524 <= and_ln102_fu_556_p2;
        and_ln102_reg_1524_pp0_iter1_reg <= and_ln102_reg_1524;
        and_ln102_reg_1524_pp0_iter2_reg <= and_ln102_reg_1524_pp0_iter1_reg;
        and_ln104_44_reg_1609 <= and_ln104_44_fu_764_p2;
        and_ln104_45_reg_1547 <= and_ln104_45_fu_581_p2;
        and_ln104_46_reg_1581 <= and_ln104_46_fu_632_p2;
        and_ln104_46_reg_1581_pp0_iter3_reg <= and_ln104_46_reg_1581;
        and_ln104_47_reg_1637 <= and_ln104_47_fu_884_p2;
        and_ln104_48_reg_1649 <= and_ln104_48_fu_898_p2;
        and_ln104_48_reg_1649_pp0_iter5_reg <= and_ln104_48_reg_1649;
        and_ln104_48_reg_1649_pp0_iter6_reg <= and_ln104_48_reg_1649_pp0_iter5_reg;
        and_ln104_reg_1534 <= and_ln104_fu_567_p2;
        icmp_ln86_228_reg_1369 <= icmp_ln86_228_fu_388_p2;
        icmp_ln86_229_reg_1374 <= icmp_ln86_229_fu_394_p2;
        icmp_ln86_229_reg_1374_pp0_iter1_reg <= icmp_ln86_229_reg_1374;
        icmp_ln86_229_reg_1374_pp0_iter2_reg <= icmp_ln86_229_reg_1374_pp0_iter1_reg;
        icmp_ln86_230_reg_1380 <= icmp_ln86_230_fu_400_p2;
        icmp_ln86_231_reg_1386 <= icmp_ln86_231_fu_406_p2;
        icmp_ln86_231_reg_1386_pp0_iter1_reg <= icmp_ln86_231_reg_1386;
        icmp_ln86_232_reg_1392 <= icmp_ln86_232_fu_412_p2;
        icmp_ln86_232_reg_1392_pp0_iter1_reg <= icmp_ln86_232_reg_1392;
        icmp_ln86_232_reg_1392_pp0_iter2_reg <= icmp_ln86_232_reg_1392_pp0_iter1_reg;
        icmp_ln86_232_reg_1392_pp0_iter3_reg <= icmp_ln86_232_reg_1392_pp0_iter2_reg;
        icmp_ln86_233_reg_1398 <= icmp_ln86_233_fu_418_p2;
        icmp_ln86_233_reg_1398_pp0_iter1_reg <= icmp_ln86_233_reg_1398;
        icmp_ln86_233_reg_1398_pp0_iter2_reg <= icmp_ln86_233_reg_1398_pp0_iter1_reg;
        icmp_ln86_233_reg_1398_pp0_iter3_reg <= icmp_ln86_233_reg_1398_pp0_iter2_reg;
        icmp_ln86_234_reg_1404 <= icmp_ln86_234_fu_424_p2;
        icmp_ln86_235_reg_1410 <= icmp_ln86_235_fu_430_p2;
        icmp_ln86_235_reg_1410_pp0_iter1_reg <= icmp_ln86_235_reg_1410;
        icmp_ln86_236_reg_1416 <= icmp_ln86_236_fu_436_p2;
        icmp_ln86_236_reg_1416_pp0_iter1_reg <= icmp_ln86_236_reg_1416;
        icmp_ln86_236_reg_1416_pp0_iter2_reg <= icmp_ln86_236_reg_1416_pp0_iter1_reg;
        icmp_ln86_237_reg_1422 <= icmp_ln86_237_fu_442_p2;
        icmp_ln86_237_reg_1422_pp0_iter1_reg <= icmp_ln86_237_reg_1422;
        icmp_ln86_237_reg_1422_pp0_iter2_reg <= icmp_ln86_237_reg_1422_pp0_iter1_reg;
        icmp_ln86_237_reg_1422_pp0_iter3_reg <= icmp_ln86_237_reg_1422_pp0_iter2_reg;
        icmp_ln86_238_reg_1428 <= icmp_ln86_238_fu_448_p2;
        icmp_ln86_238_reg_1428_pp0_iter1_reg <= icmp_ln86_238_reg_1428;
        icmp_ln86_238_reg_1428_pp0_iter2_reg <= icmp_ln86_238_reg_1428_pp0_iter1_reg;
        icmp_ln86_238_reg_1428_pp0_iter3_reg <= icmp_ln86_238_reg_1428_pp0_iter2_reg;
        icmp_ln86_239_reg_1434 <= icmp_ln86_239_fu_454_p2;
        icmp_ln86_239_reg_1434_pp0_iter1_reg <= icmp_ln86_239_reg_1434;
        icmp_ln86_239_reg_1434_pp0_iter2_reg <= icmp_ln86_239_reg_1434_pp0_iter1_reg;
        icmp_ln86_239_reg_1434_pp0_iter3_reg <= icmp_ln86_239_reg_1434_pp0_iter2_reg;
        icmp_ln86_239_reg_1434_pp0_iter4_reg <= icmp_ln86_239_reg_1434_pp0_iter3_reg;
        icmp_ln86_240_reg_1441 <= icmp_ln86_240_fu_460_p2;
        icmp_ln86_240_reg_1441_pp0_iter1_reg <= icmp_ln86_240_reg_1441;
        icmp_ln86_240_reg_1441_pp0_iter2_reg <= icmp_ln86_240_reg_1441_pp0_iter1_reg;
        icmp_ln86_240_reg_1441_pp0_iter3_reg <= icmp_ln86_240_reg_1441_pp0_iter2_reg;
        icmp_ln86_240_reg_1441_pp0_iter4_reg <= icmp_ln86_240_reg_1441_pp0_iter3_reg;
        icmp_ln86_240_reg_1441_pp0_iter5_reg <= icmp_ln86_240_reg_1441_pp0_iter4_reg;
        icmp_ln86_241_reg_1447 <= icmp_ln86_241_fu_466_p2;
        icmp_ln86_241_reg_1447_pp0_iter1_reg <= icmp_ln86_241_reg_1447;
        icmp_ln86_241_reg_1447_pp0_iter2_reg <= icmp_ln86_241_reg_1447_pp0_iter1_reg;
        icmp_ln86_241_reg_1447_pp0_iter3_reg <= icmp_ln86_241_reg_1447_pp0_iter2_reg;
        icmp_ln86_241_reg_1447_pp0_iter4_reg <= icmp_ln86_241_reg_1447_pp0_iter3_reg;
        icmp_ln86_241_reg_1447_pp0_iter5_reg <= icmp_ln86_241_reg_1447_pp0_iter4_reg;
        icmp_ln86_241_reg_1447_pp0_iter6_reg <= icmp_ln86_241_reg_1447_pp0_iter5_reg;
        icmp_ln86_242_reg_1453 <= icmp_ln86_242_fu_472_p2;
        icmp_ln86_242_reg_1453_pp0_iter1_reg <= icmp_ln86_242_reg_1453;
        icmp_ln86_243_reg_1459 <= icmp_ln86_243_fu_478_p2;
        icmp_ln86_243_reg_1459_pp0_iter1_reg <= icmp_ln86_243_reg_1459;
        icmp_ln86_244_reg_1464 <= icmp_ln86_244_fu_484_p2;
        icmp_ln86_244_reg_1464_pp0_iter1_reg <= icmp_ln86_244_reg_1464;
        icmp_ln86_245_reg_1469 <= icmp_ln86_245_fu_490_p2;
        icmp_ln86_245_reg_1469_pp0_iter1_reg <= icmp_ln86_245_reg_1469;
        icmp_ln86_245_reg_1469_pp0_iter2_reg <= icmp_ln86_245_reg_1469_pp0_iter1_reg;
        icmp_ln86_246_reg_1474 <= icmp_ln86_246_fu_496_p2;
        icmp_ln86_246_reg_1474_pp0_iter1_reg <= icmp_ln86_246_reg_1474;
        icmp_ln86_246_reg_1474_pp0_iter2_reg <= icmp_ln86_246_reg_1474_pp0_iter1_reg;
        icmp_ln86_247_reg_1479 <= icmp_ln86_247_fu_502_p2;
        icmp_ln86_247_reg_1479_pp0_iter1_reg <= icmp_ln86_247_reg_1479;
        icmp_ln86_247_reg_1479_pp0_iter2_reg <= icmp_ln86_247_reg_1479_pp0_iter1_reg;
        icmp_ln86_248_reg_1484 <= icmp_ln86_248_fu_508_p2;
        icmp_ln86_248_reg_1484_pp0_iter1_reg <= icmp_ln86_248_reg_1484;
        icmp_ln86_248_reg_1484_pp0_iter2_reg <= icmp_ln86_248_reg_1484_pp0_iter1_reg;
        icmp_ln86_248_reg_1484_pp0_iter3_reg <= icmp_ln86_248_reg_1484_pp0_iter2_reg;
        icmp_ln86_249_reg_1489 <= icmp_ln86_249_fu_514_p2;
        icmp_ln86_249_reg_1489_pp0_iter1_reg <= icmp_ln86_249_reg_1489;
        icmp_ln86_249_reg_1489_pp0_iter2_reg <= icmp_ln86_249_reg_1489_pp0_iter1_reg;
        icmp_ln86_249_reg_1489_pp0_iter3_reg <= icmp_ln86_249_reg_1489_pp0_iter2_reg;
        icmp_ln86_250_reg_1494 <= icmp_ln86_250_fu_520_p2;
        icmp_ln86_250_reg_1494_pp0_iter1_reg <= icmp_ln86_250_reg_1494;
        icmp_ln86_250_reg_1494_pp0_iter2_reg <= icmp_ln86_250_reg_1494_pp0_iter1_reg;
        icmp_ln86_250_reg_1494_pp0_iter3_reg <= icmp_ln86_250_reg_1494_pp0_iter2_reg;
        icmp_ln86_250_reg_1494_pp0_iter4_reg <= icmp_ln86_250_reg_1494_pp0_iter3_reg;
        icmp_ln86_251_reg_1499 <= icmp_ln86_251_fu_526_p2;
        icmp_ln86_251_reg_1499_pp0_iter1_reg <= icmp_ln86_251_reg_1499;
        icmp_ln86_251_reg_1499_pp0_iter2_reg <= icmp_ln86_251_reg_1499_pp0_iter1_reg;
        icmp_ln86_251_reg_1499_pp0_iter3_reg <= icmp_ln86_251_reg_1499_pp0_iter2_reg;
        icmp_ln86_251_reg_1499_pp0_iter4_reg <= icmp_ln86_251_reg_1499_pp0_iter3_reg;
        icmp_ln86_252_reg_1504 <= icmp_ln86_252_fu_532_p2;
        icmp_ln86_252_reg_1504_pp0_iter1_reg <= icmp_ln86_252_reg_1504;
        icmp_ln86_252_reg_1504_pp0_iter2_reg <= icmp_ln86_252_reg_1504_pp0_iter1_reg;
        icmp_ln86_252_reg_1504_pp0_iter3_reg <= icmp_ln86_252_reg_1504_pp0_iter2_reg;
        icmp_ln86_252_reg_1504_pp0_iter4_reg <= icmp_ln86_252_reg_1504_pp0_iter3_reg;
        icmp_ln86_253_reg_1509 <= icmp_ln86_253_fu_538_p2;
        icmp_ln86_253_reg_1509_pp0_iter1_reg <= icmp_ln86_253_reg_1509;
        icmp_ln86_253_reg_1509_pp0_iter2_reg <= icmp_ln86_253_reg_1509_pp0_iter1_reg;
        icmp_ln86_253_reg_1509_pp0_iter3_reg <= icmp_ln86_253_reg_1509_pp0_iter2_reg;
        icmp_ln86_253_reg_1509_pp0_iter4_reg <= icmp_ln86_253_reg_1509_pp0_iter3_reg;
        icmp_ln86_253_reg_1509_pp0_iter5_reg <= icmp_ln86_253_reg_1509_pp0_iter4_reg;
        icmp_ln86_254_reg_1514 <= icmp_ln86_254_fu_544_p2;
        icmp_ln86_254_reg_1514_pp0_iter1_reg <= icmp_ln86_254_reg_1514;
        icmp_ln86_254_reg_1514_pp0_iter2_reg <= icmp_ln86_254_reg_1514_pp0_iter1_reg;
        icmp_ln86_254_reg_1514_pp0_iter3_reg <= icmp_ln86_254_reg_1514_pp0_iter2_reg;
        icmp_ln86_254_reg_1514_pp0_iter4_reg <= icmp_ln86_254_reg_1514_pp0_iter3_reg;
        icmp_ln86_254_reg_1514_pp0_iter5_reg <= icmp_ln86_254_reg_1514_pp0_iter4_reg;
        icmp_ln86_255_reg_1519 <= icmp_ln86_255_fu_550_p2;
        icmp_ln86_255_reg_1519_pp0_iter1_reg <= icmp_ln86_255_reg_1519;
        icmp_ln86_255_reg_1519_pp0_iter2_reg <= icmp_ln86_255_reg_1519_pp0_iter1_reg;
        icmp_ln86_255_reg_1519_pp0_iter3_reg <= icmp_ln86_255_reg_1519_pp0_iter2_reg;
        icmp_ln86_255_reg_1519_pp0_iter4_reg <= icmp_ln86_255_reg_1519_pp0_iter3_reg;
        icmp_ln86_255_reg_1519_pp0_iter5_reg <= icmp_ln86_255_reg_1519_pp0_iter4_reg;
        icmp_ln86_255_reg_1519_pp0_iter6_reg <= icmp_ln86_255_reg_1519_pp0_iter5_reg;
        icmp_ln86_reg_1358 <= icmp_ln86_fu_382_p2;
        icmp_ln86_reg_1358_pp0_iter1_reg <= icmp_ln86_reg_1358;
        icmp_ln86_reg_1358_pp0_iter2_reg <= icmp_ln86_reg_1358_pp0_iter1_reg;
        icmp_ln86_reg_1358_pp0_iter3_reg <= icmp_ln86_reg_1358_pp0_iter2_reg;
        or_ln117_220_reg_1597 <= or_ln117_220_fu_750_p2;
        or_ln117_224_reg_1627 <= or_ln117_224_fu_857_p2;
        or_ln117_229_reg_1660 <= or_ln117_229_fu_996_p2;
        or_ln117_231_reg_1670 <= or_ln117_231_fu_1016_p2;
        or_ln117_233_reg_1676 <= or_ln117_233_fu_1022_p2;
        or_ln117_233_reg_1676_pp0_iter5_reg <= or_ln117_233_reg_1676;
        or_ln117_235_reg_1684 <= or_ln117_235_fu_1098_p2;
        or_ln117_239_reg_1694 <= or_ln117_239_fu_1173_p2;
        or_ln117_reg_1564 <= or_ln117_fu_612_p2;
        select_ln117_226_reg_1592 <= select_ln117_226_fu_743_p3;
        select_ln117_232_reg_1632 <= select_ln117_232_fu_871_p3;
        select_ln117_238_reg_1665 <= select_ln117_238_fu_1008_p3;
        select_ln117_244_reg_1689 <= select_ln117_244_fu_1111_p3;
        select_ln117_248_reg_1699 <= select_ln117_248_fu_1187_p3;
        xor_ln104_reg_1569 <= xor_ln104_fu_618_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1222_p65 = 'bx;

assign agg_result_fu_1222_p66 = ((or_ln117_240_fu_1210_p2[0:0] == 1'b1) ? select_ln117_248_reg_1699 : 5'd31);

assign and_ln102_216_fu_755_p2 = (xor_ln104_reg_1569 & icmp_ln86_229_reg_1374_pp0_iter2_reg);

assign and_ln102_217_fu_572_p2 = (icmp_ln86_230_reg_1380 & and_ln102_reg_1524);

assign and_ln102_218_fu_623_p2 = (icmp_ln86_231_reg_1386_pp0_iter1_reg & and_ln104_reg_1534);

assign and_ln102_219_fu_769_p2 = (icmp_ln86_232_reg_1392_pp0_iter2_reg & and_ln102_216_fu_755_p2);

assign and_ln102_220_fu_889_p2 = (icmp_ln86_233_reg_1398_pp0_iter3_reg & and_ln104_44_reg_1609);

assign and_ln102_221_fu_586_p2 = (icmp_ln86_234_reg_1404 & and_ln102_217_fu_572_p2);

assign and_ln102_222_fu_596_p2 = (icmp_ln86_235_reg_1410 & and_ln104_45_fu_581_p2);

assign and_ln102_223_fu_642_p2 = (icmp_ln86_236_reg_1416_pp0_iter1_reg & and_ln102_218_fu_623_p2);

assign and_ln102_224_fu_779_p2 = (icmp_ln86_237_reg_1422_pp0_iter2_reg & and_ln104_46_reg_1581);

assign and_ln102_225_fu_783_p2 = (icmp_ln86_238_reg_1428_pp0_iter2_reg & and_ln102_219_fu_769_p2);

assign and_ln102_226_fu_913_p2 = (icmp_ln86_239_reg_1434_pp0_iter3_reg & and_ln104_47_fu_884_p2);

assign and_ln102_227_fu_1031_p2 = (icmp_ln86_240_reg_1441_pp0_iter4_reg & and_ln102_220_reg_1642);

assign and_ln102_228_fu_1124_p2 = (icmp_ln86_241_reg_1447_pp0_iter5_reg & and_ln104_48_reg_1649_pp0_iter5_reg);

assign and_ln102_229_fu_647_p2 = (icmp_ln86_242_reg_1453_pp0_iter1_reg & and_ln102_221_reg_1552);

assign and_ln102_230_fu_606_p2 = (and_ln102_245_fu_601_p2 & and_ln102_217_fu_572_p2);

assign and_ln102_231_fu_651_p2 = (icmp_ln86_243_reg_1459_pp0_iter1_reg & and_ln102_222_reg_1558);

assign and_ln102_232_fu_660_p2 = (and_ln104_45_reg_1547 & and_ln102_246_fu_655_p2);

assign and_ln102_233_fu_788_p2 = (icmp_ln86_245_reg_1469_pp0_iter2_reg & and_ln102_223_reg_1587);

assign and_ln102_234_fu_797_p2 = (and_ln102_247_fu_792_p2 & and_ln102_218_reg_1575);

assign and_ln102_235_fu_802_p2 = (icmp_ln86_247_reg_1479_pp0_iter2_reg & and_ln102_224_fu_779_p2);

assign and_ln102_236_fu_923_p2 = (and_ln104_46_reg_1581_pp0_iter3_reg & and_ln102_248_fu_918_p2);

assign and_ln102_237_fu_928_p2 = (icmp_ln86_239_reg_1434_pp0_iter3_reg & and_ln102_225_reg_1621);

assign and_ln102_238_fu_937_p2 = (and_ln102_249_fu_932_p2 & and_ln102_219_reg_1615);

assign and_ln102_239_fu_1035_p2 = (icmp_ln86_250_reg_1494_pp0_iter4_reg & and_ln102_226_reg_1655);

assign and_ln102_240_fu_1044_p2 = (and_ln104_47_reg_1637 & and_ln102_250_fu_1039_p2);

assign and_ln102_241_fu_1049_p2 = (icmp_ln86_252_reg_1504_pp0_iter4_reg & and_ln102_227_fu_1031_p2);

assign and_ln102_242_fu_1133_p2 = (and_ln102_251_fu_1128_p2 & and_ln102_220_reg_1642_pp0_iter5_reg);

assign and_ln102_243_fu_1138_p2 = (icmp_ln86_254_reg_1514_pp0_iter5_reg & and_ln102_228_fu_1124_p2);

assign and_ln102_244_fu_1205_p2 = (and_ln104_48_reg_1649_pp0_iter6_reg & and_ln102_252_fu_1200_p2);

assign and_ln102_245_fu_601_p2 = (xor_ln104_115_fu_591_p2 & icmp_ln86_242_reg_1453);

assign and_ln102_246_fu_655_p2 = (xor_ln104_116_fu_637_p2 & icmp_ln86_244_reg_1464_pp0_iter1_reg);

assign and_ln102_247_fu_792_p2 = (xor_ln104_117_fu_774_p2 & icmp_ln86_246_reg_1474_pp0_iter2_reg);

assign and_ln102_248_fu_918_p2 = (xor_ln104_118_fu_903_p2 & icmp_ln86_248_reg_1484_pp0_iter3_reg);

assign and_ln102_249_fu_932_p2 = (xor_ln104_119_fu_908_p2 & icmp_ln86_249_reg_1489_pp0_iter3_reg);

assign and_ln102_250_fu_1039_p2 = (xor_ln104_120_fu_1026_p2 & icmp_ln86_251_reg_1499_pp0_iter4_reg);

assign and_ln102_251_fu_1128_p2 = (xor_ln104_121_fu_1119_p2 & icmp_ln86_253_reg_1509_pp0_iter5_reg);

assign and_ln102_252_fu_1200_p2 = (xor_ln104_122_fu_1195_p2 & icmp_ln86_255_reg_1519_pp0_iter6_reg);

assign and_ln102_fu_556_p2 = (icmp_ln86_fu_382_p2 & icmp_ln86_228_fu_388_p2);

assign and_ln104_44_fu_764_p2 = (xor_ln104_reg_1569 & xor_ln104_110_fu_759_p2);

assign and_ln104_45_fu_581_p2 = (xor_ln104_111_fu_576_p2 & and_ln102_reg_1524);

assign and_ln104_46_fu_632_p2 = (xor_ln104_112_fu_627_p2 & and_ln104_reg_1534);

assign and_ln104_47_fu_884_p2 = (xor_ln104_113_fu_879_p2 & and_ln102_216_reg_1603);

assign and_ln104_48_fu_898_p2 = (xor_ln104_114_fu_893_p2 & and_ln104_44_reg_1609);

assign and_ln104_fu_567_p2 = (xor_ln104_109_fu_562_p2 & icmp_ln86_reg_1358);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1222_p67;

assign icmp_ln86_228_fu_388_p2 = (($signed(p_read8_int_reg) < $signed(18'd302)) ? 1'b1 : 1'b0);

assign icmp_ln86_229_fu_394_p2 = (($signed(p_read17_int_reg) < $signed(18'd199)) ? 1'b1 : 1'b0);

assign icmp_ln86_230_fu_400_p2 = (($signed(p_read15_int_reg) < $signed(18'd144)) ? 1'b1 : 1'b0);

assign icmp_ln86_231_fu_406_p2 = (($signed(p_read10_int_reg) < $signed(18'd395)) ? 1'b1 : 1'b0);

assign icmp_ln86_232_fu_412_p2 = (($signed(p_read3_int_reg) < $signed(18'd100610)) ? 1'b1 : 1'b0);

assign icmp_ln86_233_fu_418_p2 = (($signed(p_read13_int_reg) < $signed(18'd1150)) ? 1'b1 : 1'b0);

assign icmp_ln86_234_fu_424_p2 = (($signed(p_read1_int_reg) < $signed(18'd82636)) ? 1'b1 : 1'b0);

assign icmp_ln86_235_fu_430_p2 = (($signed(p_read13_int_reg) < $signed(18'd1318)) ? 1'b1 : 1'b0);

assign icmp_ln86_236_fu_436_p2 = (($signed(p_read9_int_reg) < $signed(18'd410)) ? 1'b1 : 1'b0);

assign icmp_ln86_237_fu_442_p2 = (($signed(p_read3_int_reg) < $signed(18'd53295)) ? 1'b1 : 1'b0);

assign icmp_ln86_238_fu_448_p2 = (($signed(p_read5_int_reg) < $signed(18'd830)) ? 1'b1 : 1'b0);

assign icmp_ln86_239_fu_454_p2 = (($signed(p_read7_int_reg) < $signed(18'd52)) ? 1'b1 : 1'b0);

assign icmp_ln86_240_fu_460_p2 = (($signed(p_read6_int_reg) < $signed(18'd445)) ? 1'b1 : 1'b0);

assign icmp_ln86_241_fu_466_p2 = (($signed(p_read13_int_reg) < $signed(18'd1158)) ? 1'b1 : 1'b0);

assign icmp_ln86_242_fu_472_p2 = (($signed(p_read19_int_reg) < $signed(18'd51713)) ? 1'b1 : 1'b0);

assign icmp_ln86_243_fu_478_p2 = (($signed(p_read16_int_reg) < $signed(18'd356)) ? 1'b1 : 1'b0);

assign icmp_ln86_244_fu_484_p2 = (($signed(p_read8_int_reg) < $signed(18'd200)) ? 1'b1 : 1'b0);

assign icmp_ln86_245_fu_490_p2 = (($signed(p_read4_int_reg) < $signed(18'd1259)) ? 1'b1 : 1'b0);

assign icmp_ln86_246_fu_496_p2 = (($signed(p_read14_int_reg) < $signed(18'd1103)) ? 1'b1 : 1'b0);

assign icmp_ln86_247_fu_502_p2 = (($signed(p_read18_int_reg) < $signed(18'd11494)) ? 1'b1 : 1'b0);

assign icmp_ln86_248_fu_508_p2 = (($signed(p_read2_int_reg) < $signed(18'd97)) ? 1'b1 : 1'b0);

assign icmp_ln86_249_fu_514_p2 = (($signed(p_read1_int_reg) < $signed(18'd178484)) ? 1'b1 : 1'b0);

assign icmp_ln86_250_fu_520_p2 = (($signed(p_read12_int_reg) < $signed(18'd101)) ? 1'b1 : 1'b0);

assign icmp_ln86_251_fu_526_p2 = (($signed(p_read9_int_reg) < $signed(18'd398)) ? 1'b1 : 1'b0);

assign icmp_ln86_252_fu_532_p2 = (($signed(p_read13_int_reg) < $signed(18'd1080)) ? 1'b1 : 1'b0);

assign icmp_ln86_253_fu_538_p2 = (($signed(p_read13_int_reg) < $signed(18'd1129)) ? 1'b1 : 1'b0);

assign icmp_ln86_254_fu_544_p2 = (($signed(p_read11_int_reg) < $signed(18'd393)) ? 1'b1 : 1'b0);

assign icmp_ln86_255_fu_550_p2 = (($signed(p_read1_int_reg) < $signed(18'd161958)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_382_p2 = (($signed(p_read17_int_reg) < $signed(18'd196)) ? 1'b1 : 1'b0);

assign or_ln117_216_fu_693_p2 = (and_ln102_231_fu_651_p2 | and_ln102_217_reg_1540);

assign or_ln117_217_fu_705_p2 = (and_ln102_222_reg_1558 | and_ln102_217_reg_1540);

assign or_ln117_218_fu_717_p2 = (or_ln117_217_fu_705_p2 | and_ln102_232_fu_660_p2);

assign or_ln117_219_fu_807_p2 = (and_ln102_reg_1524_pp0_iter2_reg | and_ln102_233_fu_788_p2);

assign or_ln117_220_fu_750_p2 = (and_ln102_reg_1524_pp0_iter1_reg | and_ln102_223_fu_642_p2);

assign or_ln117_221_fu_819_p2 = (or_ln117_220_reg_1597 | and_ln102_234_fu_797_p2);

assign or_ln117_222_fu_831_p2 = (and_ln102_reg_1524_pp0_iter2_reg | and_ln102_218_reg_1575);

assign or_ln117_223_fu_843_p2 = (or_ln117_222_fu_831_p2 | and_ln102_235_fu_802_p2);

assign or_ln117_224_fu_857_p2 = (or_ln117_222_fu_831_p2 | and_ln102_224_fu_779_p2);

assign or_ln117_225_fu_942_p2 = (or_ln117_224_reg_1627 | and_ln102_236_fu_923_p2);

assign or_ln117_226_fu_958_p2 = (icmp_ln86_reg_1358_pp0_iter3_reg | and_ln102_237_fu_928_p2);

assign or_ln117_227_fu_970_p2 = (icmp_ln86_reg_1358_pp0_iter3_reg | and_ln102_225_reg_1621);

assign or_ln117_228_fu_982_p2 = (or_ln117_227_fu_970_p2 | and_ln102_238_fu_937_p2);

assign or_ln117_229_fu_996_p2 = (icmp_ln86_reg_1358_pp0_iter3_reg | and_ln102_219_reg_1615);

assign or_ln117_230_fu_1054_p2 = (or_ln117_229_reg_1660 | and_ln102_239_fu_1035_p2);

assign or_ln117_231_fu_1016_p2 = (or_ln117_229_fu_996_p2 | and_ln102_226_fu_913_p2);

assign or_ln117_232_fu_1066_p2 = (or_ln117_231_reg_1670 | and_ln102_240_fu_1044_p2);

assign or_ln117_233_fu_1022_p2 = (icmp_ln86_reg_1358_pp0_iter3_reg | and_ln102_216_reg_1603);

assign or_ln117_234_fu_1086_p2 = (or_ln117_233_reg_1676 | and_ln102_241_fu_1049_p2);

assign or_ln117_235_fu_1098_p2 = (or_ln117_233_reg_1676 | and_ln102_227_fu_1031_p2);

assign or_ln117_236_fu_1143_p2 = (or_ln117_235_reg_1684 | and_ln102_242_fu_1133_p2);

assign or_ln117_237_fu_1148_p2 = (or_ln117_233_reg_1676_pp0_iter5_reg | and_ln102_220_reg_1642_pp0_iter5_reg);

assign or_ln117_238_fu_1159_p2 = (or_ln117_237_fu_1148_p2 | and_ln102_243_fu_1138_p2);

assign or_ln117_239_fu_1173_p2 = (or_ln117_237_fu_1148_p2 | and_ln102_228_fu_1124_p2);

assign or_ln117_240_fu_1210_p2 = (or_ln117_239_reg_1694 | and_ln102_244_fu_1205_p2);

assign or_ln117_fu_612_p2 = (and_ln102_230_fu_606_p2 | and_ln102_221_fu_586_p2);

assign select_ln117_221_fu_682_p3 = ((or_ln117_reg_1564[0:0] == 1'b1) ? select_ln117_fu_675_p3 : 2'd3);

assign select_ln117_222_fu_698_p3 = ((and_ln102_217_reg_1540[0:0] == 1'b1) ? zext_ln117_24_fu_689_p1 : 3'd4);

assign select_ln117_223_fu_709_p3 = ((or_ln117_216_fu_693_p2[0:0] == 1'b1) ? select_ln117_222_fu_698_p3 : 3'd5);

assign select_ln117_224_fu_723_p3 = ((or_ln117_217_fu_705_p2[0:0] == 1'b1) ? select_ln117_223_fu_709_p3 : 3'd6);

assign select_ln117_225_fu_731_p3 = ((or_ln117_218_fu_717_p2[0:0] == 1'b1) ? select_ln117_224_fu_723_p3 : 3'd7);

assign select_ln117_226_fu_743_p3 = ((and_ln102_reg_1524_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_25_fu_739_p1 : 4'd8);

assign select_ln117_227_fu_812_p3 = ((or_ln117_219_fu_807_p2[0:0] == 1'b1) ? select_ln117_226_reg_1592 : 4'd9);

assign select_ln117_228_fu_824_p3 = ((or_ln117_220_reg_1597[0:0] == 1'b1) ? select_ln117_227_fu_812_p3 : 4'd10);

assign select_ln117_229_fu_835_p3 = ((or_ln117_221_fu_819_p2[0:0] == 1'b1) ? select_ln117_228_fu_824_p3 : 4'd11);

assign select_ln117_230_fu_849_p3 = ((or_ln117_222_fu_831_p2[0:0] == 1'b1) ? select_ln117_229_fu_835_p3 : 4'd12);

assign select_ln117_231_fu_863_p3 = ((or_ln117_223_fu_843_p2[0:0] == 1'b1) ? select_ln117_230_fu_849_p3 : 4'd13);

assign select_ln117_232_fu_871_p3 = ((or_ln117_224_fu_857_p2[0:0] == 1'b1) ? select_ln117_231_fu_863_p3 : 4'd14);

assign select_ln117_233_fu_947_p3 = ((or_ln117_225_fu_942_p2[0:0] == 1'b1) ? select_ln117_232_reg_1632 : 4'd15);

assign select_ln117_234_fu_963_p3 = ((icmp_ln86_reg_1358_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_26_fu_954_p1 : 5'd16);

assign select_ln117_235_fu_974_p3 = ((or_ln117_226_fu_958_p2[0:0] == 1'b1) ? select_ln117_234_fu_963_p3 : 5'd17);

assign select_ln117_236_fu_988_p3 = ((or_ln117_227_fu_970_p2[0:0] == 1'b1) ? select_ln117_235_fu_974_p3 : 5'd18);

assign select_ln117_237_fu_1000_p3 = ((or_ln117_228_fu_982_p2[0:0] == 1'b1) ? select_ln117_236_fu_988_p3 : 5'd19);

assign select_ln117_238_fu_1008_p3 = ((or_ln117_229_fu_996_p2[0:0] == 1'b1) ? select_ln117_237_fu_1000_p3 : 5'd20);

assign select_ln117_239_fu_1059_p3 = ((or_ln117_230_fu_1054_p2[0:0] == 1'b1) ? select_ln117_238_reg_1665 : 5'd21);

assign select_ln117_240_fu_1071_p3 = ((or_ln117_231_reg_1670[0:0] == 1'b1) ? select_ln117_239_fu_1059_p3 : 5'd22);

assign select_ln117_241_fu_1078_p3 = ((or_ln117_232_fu_1066_p2[0:0] == 1'b1) ? select_ln117_240_fu_1071_p3 : 5'd23);

assign select_ln117_242_fu_1091_p3 = ((or_ln117_233_reg_1676[0:0] == 1'b1) ? select_ln117_241_fu_1078_p3 : 5'd24);

assign select_ln117_243_fu_1103_p3 = ((or_ln117_234_fu_1086_p2[0:0] == 1'b1) ? select_ln117_242_fu_1091_p3 : 5'd25);

assign select_ln117_244_fu_1111_p3 = ((or_ln117_235_fu_1098_p2[0:0] == 1'b1) ? select_ln117_243_fu_1103_p3 : 5'd26);

assign select_ln117_245_fu_1152_p3 = ((or_ln117_236_fu_1143_p2[0:0] == 1'b1) ? select_ln117_244_reg_1689 : 5'd27);

assign select_ln117_246_fu_1165_p3 = ((or_ln117_237_fu_1148_p2[0:0] == 1'b1) ? select_ln117_245_fu_1152_p3 : 5'd28);

assign select_ln117_247_fu_1179_p3 = ((or_ln117_238_fu_1159_p2[0:0] == 1'b1) ? select_ln117_246_fu_1165_p3 : 5'd29);

assign select_ln117_248_fu_1187_p3 = ((or_ln117_239_fu_1173_p2[0:0] == 1'b1) ? select_ln117_247_fu_1179_p3 : 5'd30);

assign select_ln117_fu_675_p3 = ((and_ln102_221_reg_1552[0:0] == 1'b1) ? zext_ln117_fu_671_p1 : 2'd2);

assign xor_ln104_109_fu_562_p2 = (icmp_ln86_228_reg_1369 ^ 1'd1);

assign xor_ln104_110_fu_759_p2 = (icmp_ln86_229_reg_1374_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_111_fu_576_p2 = (icmp_ln86_230_reg_1380 ^ 1'd1);

assign xor_ln104_112_fu_627_p2 = (icmp_ln86_231_reg_1386_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_113_fu_879_p2 = (icmp_ln86_232_reg_1392_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_114_fu_893_p2 = (icmp_ln86_233_reg_1398_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_115_fu_591_p2 = (icmp_ln86_234_reg_1404 ^ 1'd1);

assign xor_ln104_116_fu_637_p2 = (icmp_ln86_235_reg_1410_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_117_fu_774_p2 = (icmp_ln86_236_reg_1416_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_118_fu_903_p2 = (icmp_ln86_237_reg_1422_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_119_fu_908_p2 = (icmp_ln86_238_reg_1428_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_120_fu_1026_p2 = (icmp_ln86_239_reg_1434_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_121_fu_1119_p2 = (icmp_ln86_240_reg_1441_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_122_fu_1195_p2 = (icmp_ln86_241_reg_1447_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_618_p2 = (icmp_ln86_reg_1358_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_665_p2 = (1'd1 ^ and_ln102_229_fu_647_p2);

assign zext_ln117_24_fu_689_p1 = select_ln117_221_fu_682_p3;

assign zext_ln117_25_fu_739_p1 = select_ln117_225_fu_731_p3;

assign zext_ln117_26_fu_954_p1 = select_ln117_233_fu_947_p3;

assign zext_ln117_fu_671_p1 = xor_ln117_fu_665_p2;

endmodule //conifer_jettag_accelerator_decision_function_9
