{
    "DESIGN_NAME": "top",
    "VERILOG_FILES": "dir::src/aig_bench.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "pdk::sky130*": {
        "CLOCK_PERIOD": 10,
        "PL_TARGET_DENSITY": 0.55
    }
}