/***************************************************************************
 * Copyright (C) 2016 Broadcom.  The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 * This program is the proprietary software of Broadcom and/or its licensors,
 * and may only be used, duplicated, modified or distributed pursuant to the terms and
 * conditions of a separate, written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 * no license (express or implied), right to use, or waiver of any kind with respect to the
 * Software, and Broadcom expressly reserves all rights in and to the Software and all
 * intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 * secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 * LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 * OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 * USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 * LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 * EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 * USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 * ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 * LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 * ANY LIMITED REMEDY.
 *
* Module Description:
*
***************************************************************************/
/***************************************************************
*
* This file maps the power resource control to register writes.
* The templates are auto-generated by generate_chp_pwr.pl,
* but must be filled-in manually.
*
***************************************************************/

#include "bchp.h"
#include "bchp_priv.h"
#include "bdbg.h"
#include "bkni.h"

#include "bchp_clkgen.h"
#include "bchp_avs_top_ctrl.h"


BDBG_MODULE(BCHP_PWR_IMPL);

static void BCHP_PWR_P_HW_HVD0_CORE_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_HVD0_CORE_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE_HVD_SID0_CORE_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_HVD0_CPU_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_HVD0_CPU_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE_HVD_SID0_CPU_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_HVD0_SCB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_HVD0_SCB_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE_HVD_SID0_SCB_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_HVD0_GISB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_HVD0_GISB_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE_HVD_SID0_GISB_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_HVD0_108_54_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_HVD0_108_54_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE_HVD_SID0_108_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE_HVD_SID0_54_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_HVD0_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_HVD0_SRAM: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD);
    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD_SRAM_PDA_IN_HVD_MASK );
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD, reg);

    if(activate) {
        uint32_t cnt=100;
        while(cnt--) {
            reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD);
            if(!(reg & BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD_SRAM_PDA_OUT_HVD_MASK))
                break;
            BKNI_Delay(10);
        }
        if(!cnt)
            BDBG_ERR(("HVD0_SRAM Timeout"));
    }
}

static void BCHP_PWR_P_HW_AIO_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_AIO_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_ALTERNATE_108_2_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_ALTERNATE_SCB_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_RAAGA0_108_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_RAAGA0_108_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_108_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_RAAGA0_GISB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_RAAGA0_GISB_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_GISB_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_VEC_AIO_54_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_VEC_AIO_54_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_54_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_AIO_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_AIO_SRAM: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO);
    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_SRAM_PDA_IN_AIO_MASK );
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO, reg);

    if(activate) {
        uint32_t cnt=100;
        while(cnt--) {
            reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO);
            if(!(reg & BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO_SRAM_PDA_OUT_AIO_MASK))
                break;
            BKNI_Delay(10);
        }
        if(!cnt)
            BDBG_ERR(("AIO_SRAM Timeout"));
    }
}

static void BCHP_PWR_P_HW_RAAGA0_SCB_54_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_RAAGA0_SCB_54_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SCB_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_54_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_RAAGA0_DSP_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_RAAGA0_DSP_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_DSP_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_RAAGA0_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_RAAGA0_SRAM: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0);
    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_SRAM_PDA_IN_RAAGA0_MASK );
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0, reg);

    if(activate) {
        uint32_t cnt=100;
        while(cnt--) {
            reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0);
            if(!(reg & BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0_SRAM_PDA_OUT_RAAGA0_MASK))
                break;
            BKNI_Delay(10);
        }
        if(!cnt)
            BDBG_ERR(("RAAGA0_SRAM Timeout"));
    }
}

static void BCHP_PWR_P_HW_BVN_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_BVN_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_BVN_TOP_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_BVN_TOP_INST_CLOCK_ENABLE_BVNT_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_ONOFF_BVN_TOP_INST_CLOCK_ENABLE_BVNT_SCB_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_BVN_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_BVN_BVB_GISB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_BVN_BVB_GISB_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_BVN_TOP_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_BVN_TOP_INST_CLOCK_ENABLE_BVNT_BVB_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_ONOFF_BVN_TOP_INST_CLOCK_ENABLE_BVNT_GISB_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_BVN_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_BVN_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_BVN_SRAM: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN);
    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_SRAM_PDA_IN_BVN_MASK );
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN, reg);

    if(activate) {
        uint32_t cnt=100;
        while(cnt--) {
            reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN);
            if(!(reg & BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN_SRAM_PDA_OUT_BVN_MASK))
                break;
            BKNI_Delay(10);
        }
        if(!cnt)
            BDBG_ERR(("BVN_SRAM Timeout"));
    }
}

static void BCHP_PWR_P_HW_VDC_DAC_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_VDC_DAC: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE);
    mask = ( BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_DISABLE_VEC_DACADC_CLOCK_MASK |
            BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_DISABLE_VEC_QDAC_216_CLOCK_MASK );
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_QDAC_BVB_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_VEC_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_VEC_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_BVN_BVB_324_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_BVN_BVB_648_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_108_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_GISB0_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_GISB2_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SCB_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_VEC_BVB_216_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_VEC_BVB_216_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC);
    mask =  BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_VEC_BVB_216_CLOCK_ENABLE_VEC_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC, reg);
}

static void BCHP_PWR_P_HW_VEC_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_VEC_SRAM: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC);
    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_SRAM_PDA_IN_VEC_MASK );
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC, reg);

    if(activate) {
        uint32_t cnt=100;
        while(cnt--) {
            reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC);
            if(!(reg & BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC_SRAM_PDA_OUT_VEC_MASK))
                break;
            BKNI_Delay(10);
        }
        if(!cnt)
            BDBG_ERR(("VEC_SRAM Timeout"));
    }
}

static void BCHP_PWR_P_HW_ITU_656_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_ITU_656_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_DISABLE_VEC_ITU656_0_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE, reg);
}

static void BCHP_PWR_P_HW_HDMI_RX0_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_HDMI_RX0_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_DISABLE_DISABLE_DVPHR_ALWAYSON_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_DISABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_ENABLE0);
    mask = ( BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_ENABLE0_DVPHR_108_CLOCK_ENABLE0_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_ENABLE0, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_ENABLE_DVPHR_54_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_ENABLE_DVPHR_BVB_324_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_ENABLE_DVPHR_GISB_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_HDMI_RX0_BVB_216_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_HDMI_RX0_BVB_216_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_ENABLE_DVPHR_BVB_216_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_HR_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_XPT_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_XPT_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_CORE_XPT_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_CORE_XPT_INST_CLOCK_ENABLE_XPT_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_ONOFF_CORE_XPT_INST_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_ONOFF_CORE_XPT_INST_CLOCK_ENABLE_XPT_SCB_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_CORE_XPT_INST_CLOCK_ENABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_SECTOP_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_SECTOP_INST_CLOCK_ENABLE_SEC_XPT_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_SECTOP_INST_CLOCK_ENABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_XPT_TSIO_WRAPPER_INST_CLOCK_DISABLE);
    mask =  ( BCHP_CLKGEN_ONOFF_XPT_TSIO_WRAPPER_INST_CLOCK_DISABLE_DISABLE_TSIO_216_CLOCK_MASK |
            BCHP_CLKGEN_ONOFF_XPT_TSIO_WRAPPER_INST_CLOCK_DISABLE_DISABLE_TSIO_405_CLOCK_MASK );
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_XPT_TSIO_WRAPPER_INST_CLOCK_DISABLE, reg);
}

static void BCHP_PWR_P_HW_XPT_CORE_GISB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_XPT_CORE_GISB_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_CORE_XPT_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_CORE_XPT_INST_CLOCK_ENABLE_XPT_GISB_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_ONOFF_CORE_XPT_INST_CLOCK_ENABLE_XPT_CORE_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_CORE_XPT_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_MTSIF_TX0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_MTSIF_TX0: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_0_MTSIF_TX0_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE, reg);
}

static void BCHP_PWR_P_HW_MTSIF_TX1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_MTSIF_TX1: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_0_MTSIF_TX1_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE, reg);
}

static void BCHP_PWR_P_HW_XPT_WAKEUP_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_XPT_WAKEUP_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_CLOCK_Async_ALIVE_SEL);
    mask = BCHP_CLKGEN_PM_CLOCK_Async_ALIVE_SEL_CLOCK_Async_CG_XPT_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_CLOCK_Async_ALIVE_SEL, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_ALIVE_SEL);
    mask = ( BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_SYS1_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_ALIVE_SEL, reg);
}

static void BCHP_PWR_P_HW_HDMI_TX_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_HDMI_TX_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_CLOCK_ENABLE_DVPHT_108_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_CLOCK_ENABLE_DVPHT_54_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_CLOCK_ENABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_ENABLE_DVPHT_CLK_BVB_216_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_ENABLE_DVPHT_CLK_BVB_324_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_ENABLE_DVPHT_CLK_BVB_648_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_ENABLE, reg);
}

static void BCHP_PWR_P_HW_HDMI_IIC_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_HDMI_IIC_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_CLOCK_DISABLE_DISABLE_DVPHT_IIC_MASTER_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DVP_MHT__7364_INST_CLOCK_DISABLE, reg);
}

static void BCHP_PWR_P_HW_HDMI_RX0_SRAM_Control(BCHP_Handle handle, bool activate)
{
#if 0
    uint32_t mask, reg;

    BDBG_MSG(("HW_HDMI_RX0_SRAM: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR);
    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_SRAM_PDA_IN_DVPHR_MASK );
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR, reg);

    if(activate) {
        uint32_t cnt=100;
        while(cnt--) {
            reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR);
            if(!(reg & BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR_SRAM_PDA_OUT_DVPHR_MASK))
                break;
            BKNI_Delay(10);
        }
        if(!cnt)
            BDBG_ERR(("HDMI_RX0_SRAM Timeout"));
    }
#else
    BSTD_UNUSED(handle);
    BSTD_UNUSED(activate);
#endif
}

static void BCHP_PWR_P_HW_M2MC0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_M2MC0: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_GFX_M2MC0_GISB3_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_GFX_M2MC0_SCB_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0);
    mask = BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_GFX_M2MC0_CLOCK_ENABLE_M2MC0_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0, reg);
}

static void BCHP_PWR_P_HW_M2MC0_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_M2MC0_SRAM: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFX);
    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFX_SRAM_PDA_IN_GFX_MASK );
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFX, reg);

    if(activate) {
        uint32_t cnt=100;
        while(cnt--) {
            reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX);
            if(!(reg & BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX_SRAM_PDA_OUT_GFX_MASK))
                break;
            BKNI_Delay(10);
        }
        if(!cnt)
            BDBG_ERR(("M2MC0_SRAM Timeout"));
    }
}

static void BCHP_PWR_P_HW_V3D_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_V3D: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_V3D_TOP_INST_CLOCK_ENABLE);
    mask = ( BCHP_CLKGEN_ONOFF_V3D_TOP_INST_CLOCK_ENABLE_V3D_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_ONOFF_V3D_TOP_INST_CLOCK_ENABLE_V3D_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_ONOFF_V3D_TOP_INST_CLOCK_ENABLE_V3D_GISB_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_ONOFF_V3D_TOP_INST_CLOCK_ENABLE_V3D_SCB_CLOCK_ENABLE_MASK );
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_V3D_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_V3D_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_V3D_SRAM: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D);
    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_SRAM_PDA_IN_V3D_MASK );
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D, reg);

    if(activate) {
        uint32_t cnt=100;
        while(cnt--) {
            reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D);
            if(!(reg & BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D_SRAM_PDA_OUT_V3D_MASK))
                break;
            BKNI_Delay(10);
        }
        if(!cnt)
            BDBG_ERR(("V3D_SRAM Timeout"));
    }
}

static void BCHP_PWR_P_HW_SCD0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_SCD0: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_SYS_CTRL_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC0_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_SYS_CTRL_INST_CLOCK_DISABLE, reg);
}

static void BCHP_PWR_P_HW_SCD1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_SCD1: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_SYS_CTRL_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC1_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_SYS_CTRL_INST_CLOCK_DISABLE, reg);
}

static void BCHP_PWR_P_HW_SID_CORE_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_SID_CORE_CLK: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE_SID);
    mask = BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE_SID_SID_CORE_CLOCK_ENABLE_SID_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_CLOCK_ENABLE_SID, reg);
}

static void BCHP_PWR_P_HW_SID_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_SID_SRAM: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID);
    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID_SRAM_PDA_IN_SID_MASK );
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID, reg);

    if(activate) {
        uint32_t cnt=100;
        while(cnt--) {
            reg = BREG_Read32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID);
            if(!(reg & BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID_SRAM_PDA_OUT_SID_MASK))
                break;
            BKNI_Delay(10);
        }
        if(!cnt)
            BDBG_ERR(("SID_SRAM Timeout"));
    }
}

static void BCHP_PWR_P_HW_RFM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_RFM: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_RFM_TOP_INST_CLOCK_ENABLE);
        mask = ( BCHP_CLKGEN_ONOFF_RFM_TOP_INST_CLOCK_ENABLE_RFM_54_CLOCK_ENABLE_MASK |
                 BCHP_CLKGEN_ONOFF_RFM_TOP_INST_CLOCK_ENABLE_RFM_108_CLOCK_ENABLE_MASK |
                 BCHP_CLKGEN_ONOFF_RFM_TOP_INST_CLOCK_ENABLE_RFM_GISB_CLOCK_ENABLE_MASK );
        reg &= ~mask;
        reg |= mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_RFM_TOP_INST_CLOCK_ENABLE, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_RFM_TOP_INST_CLOCK_ENABLE);
        mask = ( BCHP_CLKGEN_ONOFF_RFM_TOP_INST_CLOCK_ENABLE_RFM_54_CLOCK_ENABLE_MASK |
                 BCHP_CLKGEN_ONOFF_RFM_TOP_INST_CLOCK_ENABLE_RFM_108_CLOCK_ENABLE_MASK |
                 BCHP_CLKGEN_ONOFF_RFM_TOP_INST_CLOCK_ENABLE_RFM_GISB_CLOCK_ENABLE_MASK );
        reg &= ~mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_RFM_TOP_INST_CLOCK_ENABLE, reg);
    }
}

static void BCHP_PWR_P_HW_VIP_BVB_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_VIP_BVB: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP);
    mask = BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_VIP_BVB_216_CLOCK_ENABLE_VIP_MASK;

    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP, reg);
}

static void BCHP_PWR_P_HW_VIP_SCB_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_VIP_SCB: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_SCB_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_AFEC0_AFEC1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_AFEC0_AFEC1: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_SDS_AFEC2X_TOP_INST_CLOCK_ENABLE);
    /* TODO : COnfirm that this is the correc setting */
#if 0
    mask = BCHP_CLKGEN_ONOFF_SDS_AFEC2X_TOP_INST_CLOCK_ENABLE_AFEC0_PLL_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
#endif
    mask = (BCHP_CLKGEN_ONOFF_SDS_AFEC2X_TOP_INST_CLOCK_ENABLE_AFEC0_54_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_SDS_AFEC2X_TOP_INST_CLOCK_ENABLE_AFEC0_108_CLOCK_ENABLE_MASK);
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_SDS_AFEC2X_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_FE_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_FE: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_216_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    /*BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE, reg);*/

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_ENABLE);
    mask = (BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_108_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_216_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_GISB_CLOCK_ENABLE_MASK);
    reg &= ~mask;
    reg |= activate?mask:0;
    /*BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_ENABLE, reg);*/
}

static void BCHP_PWR_P_HW_AIFMDAC_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_AIFMDAC: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_AIF_MDAC_CAL_TOP_INST_ENABLE);
    mask = (BCHP_CLKGEN_ONOFF_AIF_MDAC_CAL_TOP_INST_ENABLE_MDAC_54_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_AIF_MDAC_CAL_TOP_INST_ENABLE_MDAC_108_CLOCK_ENABLE_MASK);
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_AIF_MDAC_CAL_TOP_INST_ENABLE, reg);
}

static void BCHP_PWR_P_HW_AIFSAT0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_AIFSAT0: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_AIF0_54_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_AIF_WB_SAT_TOP_INST_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_AIF_WB_SAT_TOP_INST_ENABLE_AIF0_108_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_AIF_WB_SAT_TOP_INST_ENABLE, reg);
}

static void BCHP_PWR_P_HW_CHAN_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_CHAN: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_STB_CHAN_TOP_INST_CLOCK_ENABLE);
    mask = (BCHP_CLKGEN_ONOFF_STB_CHAN_TOP_INST_CLOCK_ENABLE_CHAN_108_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_STB_CHAN_TOP_INST_CLOCK_ENABLE_CHAN_54_CLOCK_ENABLE_MASK);
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_STB_CHAN_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_FSK_DSEC0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_FSK_DSEC0: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_FSK_TOP_INST_CLOCK_ENABLE);
    mask = (BCHP_CLKGEN_ONOFF_FSK_TOP_INST_CLOCK_ENABLE_FSK_108_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_FSK_TOP_INST_CLOCK_ENABLE_FSK_54_CLOCK_ENABLE_MASK);
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_FSK_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_FSK_FSK_DIG_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_FSK_FSK_DIG: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_FSK_TOP_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_FSK_TOP_INST_CLOCK_DISABLE_DISABLE_FSK_DIG_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_FSK_TOP_INST_CLOCK_DISABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_FSK_TOP_INST_CLOCK_ENABLE);
    mask = BCHP_CLKGEN_ONOFF_FSK_TOP_INST_CLOCK_ENABLE_FSK_DIG_CLOCK_ENABLE_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_FSK_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_LEAP_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_LEAP: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_27_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_DISABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_ENABLE);
    mask = (BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_54_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_SCB_CLOCK_ENABLE_MASK);
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_LEAP_TOP_INST_CLOCK_ENABLE, reg);
}

static void BCHP_PWR_P_HW_DUALSDS_SDS0TFEC0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_DUALSDS_SDS0TFEC0: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK);
    mask = BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK_SDS0TFEC0_PLL_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK, reg);
}

static void BCHP_PWR_P_HW_SDS0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_SDS0: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_DISABLE_DISABLE_SDS0RCVR0_108_PRESPMBALANCE_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_DISABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_ENABLE);
    mask = (BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_ENABLE_SDS0_108_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_ENABLE_SDS0_54_CLOCK_ENABLE_MASK);
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_ENABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK);
    mask = BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK_SDS0RCVR0_PLL_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK, reg);
}

static void BCHP_PWR_P_HW_DUALSDS_SDS0TFEC1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_DUALSDS_SDS0TFEC1: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK);
    mask = BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK_SDS0TFEC1_PLL_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK, reg);
}

static void BCHP_PWR_P_HW_SDS1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_SDS1: %s", activate?"on":"off"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_DISABLE);
    mask = BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_DISABLE_DISABLE_SDS0RCVR1_108_PRESPMBALANCE_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?0:mask;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_DISABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_ENABLE);
    mask = (BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_ENABLE_SDS1_108_CLOCK_ENABLE_MASK |
            BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_ENABLE_SDS1_54_CLOCK_ENABLE_MASK);
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_CLOCK_ENABLE, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK);
    mask = BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK_SDS0RCVR1_PLL_CLOCK_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_DUALSDS_INST_PLL_CLOCK, reg);
}

static void BCHP_PWR_P_MX_SID_CORE_SELECT_Control(BCHP_Handle handle, unsigned *mux, bool set)
{
    uint32_t reg;

    BDBG_MSG(("MX_SID_CORE_SELECT: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT, HVD_SID0_SID_CLOCK_SELECT, *mux);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT, reg);
    } else {
        *mux = BCHP_GET_FIELD_DATA(reg, CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT, HVD_SID0_SID_CLOCK_SELECT);
    }
}

static void BCHP_PWR_P_MX_HVD_SID0_CPU_SELECT_Control(BCHP_Handle handle, unsigned *mux, bool set)
{
    uint32_t reg;

    BDBG_MSG(("MX_HVD_SID0_CPU_SELECT: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT, HVD_SID0_CPU_CLOCK_SELECT, *mux);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT, reg);
    } else {
        *mux = BCHP_GET_FIELD_DATA(reg, CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT, HVD_SID0_CPU_CLOCK_SELECT);
    }
}

static void BCHP_PWR_P_MX_HVD_SID0_CORE_SELECT_Control(BCHP_Handle handle, unsigned *mux, bool set)
{
    uint32_t reg;

    BDBG_MSG(("MX_HVD_SID0_CORE_SELECT: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT, HVD_SID0_CORE_CLOCK_SELECT, *mux);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT, reg);
    } else {
        *mux = BCHP_GET_FIELD_DATA(reg, CLKGEN_ONOFF_HVD_SID0_TOP_INST_SELECT, HVD_SID0_CORE_CLOCK_SELECT);
    }
}

static void BCHP_PWR_P_MX_M2MC0_SELECT_Control(BCHP_Handle handle, unsigned *mux, bool set)
{
    uint32_t reg;

    BDBG_MSG(("MX_M2MC0_SELECT: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_SELECT);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_SELECT, GFX_M2MC0_CLOCK_SELECT, *mux);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_SELECT, reg);
    } else {
        *mux = BCHP_GET_FIELD_DATA(reg, CLKGEN_ONOFF_VEC_AIO_GFX_TOP_INST_CLOCK_SELECT, GFX_M2MC0_CLOCK_SELECT);
    }
}

static void BCHP_PWR_P_MX_V3D_SELECT_Control(BCHP_Handle handle, unsigned *mux, bool set)
{
    uint32_t reg;

    BDBG_MSG(("MX_V3D_SELECT: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_V3D_TOP_INST_CLOCK_SELECT);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_ONOFF_V3D_TOP_INST_CLOCK_SELECT, V3D_CLOCK_SELECT, *mux);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_V3D_TOP_INST_CLOCK_SELECT, reg);
    } else {
        *mux = BCHP_GET_FIELD_DATA(reg, CLKGEN_ONOFF_V3D_TOP_INST_CLOCK_SELECT, V3D_CLOCK_SELECT);
    }
}

static void BCHP_PWR_P_HW_PLL_AVX_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_AVX_CH0: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_CPU_CH3_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_CPU_CH3: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3);
        reg &= ~BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3);
        reg &= ~BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3);
        reg |= BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3);
        reg |= BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_AVX_CH1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_AVX_CH1: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_CPU_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_CPU_CH2: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2);
        reg &= ~BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2);
        reg &= ~BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2);
        reg |= BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2);
        reg |= BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_AVX_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_AVX_CH2: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_AVX_CH3_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_AVX_CH3: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_CPU_CH4_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_CPU_CH4: %s", activate?"on":"off"));

   if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4);
        reg &= ~BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4);
        reg &= ~BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4);
        reg |= BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4);
        reg |= BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_AVX_CH4_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_AVX_CH4: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_CPU_CH5_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_CPU_CH5: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5);
        reg &= ~BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5);
        reg &= ~BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5);
        reg |= BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5);
        reg |= BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5, reg);
    }
}

static void BCHP_PWR_P_DV_PLL_AVX_CH0_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_AVX_CH0: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_DIV);
    if(!set) {
        *mult = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_DIV, NDIV_INT);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_DIV);
    if(!set) {
        *prediv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_DIV, PDIV);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0, MDIV_CH0, *postdiv);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0, reg);
    } else {
        *postdiv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0, MDIV_CH0);
    }
}

static void BCHP_PWR_P_DV_PLL_AVX_CH1_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_AVX_CH1: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_DIV);
    if(!set) {
        *mult = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_DIV, NDIV_INT);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_DIV);
    if(!set) {
        *prediv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_DIV, PDIV);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1, MDIV_CH1, *postdiv);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1, reg);
    } else {
        *postdiv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1, MDIV_CH1);
    }
}

static void BCHP_PWR_P_DV_PLL_AVX_CH3_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_AVX_CH3: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_DIV);
    if(!set) {
        *mult = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_DIV, NDIV_INT);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_DIV);
    if(!set) {
        *prediv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_DIV, PDIV);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3, MDIV_CH3, *postdiv);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3, reg);
    } else {
        *postdiv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3, MDIV_CH3);
    }
}

static void BCHP_PWR_P_DV_PLL_AVX_CH4_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_AVX_CH4: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_DIV);
    if(!set) {
        *mult = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_DIV, NDIV_INT);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_DIV);
    if(!set) {
        *prediv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_DIV, PDIV);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4, MDIV_CH4, *postdiv);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4, reg);
    } else {
        *postdiv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4, MDIV_CH4);
    }
}

static void BCHP_PWR_P_DV_PLL_CPU_CH2_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_CPU_CH2: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_DIV);
    if(!set) {
        *mult = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_DIV, NDIV_INT);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_DIV);
    if(!set) {
        *prediv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_DIV, PDIV);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2, MDIV_CH2, *postdiv);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2, reg);
    } else {
        *postdiv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2, MDIV_CH2);
    }
}

static void BCHP_PWR_P_DV_PLL_CPU_CH3_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_CPU_CH3: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_DIV);
    if(!set) {
        *mult = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_DIV, NDIV_INT);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_DIV);
    if(!set) {
        *prediv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_DIV, PDIV);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3, MDIV_CH3, *postdiv);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3, reg);
    } else {
        *postdiv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3, MDIV_CH3);
    }
}

static void BCHP_PWR_P_DV_PLL_CPU_CH4_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_CPU_CH4: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_DIV);
    if(!set) {
        *mult = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_DIV, NDIV_INT);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_DIV);
    if(!set) {
        *prediv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_DIV, PDIV);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4, MDIV_CH4, *postdiv);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4, reg);
    } else {
        *postdiv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4, MDIV_CH4);
    }
}

static void BCHP_PWR_P_DV_PLL_CPU_CH5_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_CPU_CH5: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_DIV);
    if(!set) {
        *mult = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_DIV, NDIV_INT);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_DIV);
    if(!set) {
        *prediv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_DIV, PDIV);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5, MDIV_CH5, *postdiv);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5, reg);
    } else {
        *postdiv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5, MDIV_CH5);
    }
}

static void BCHP_PWR_P_DV_PLL_AVX_CH2_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_AVX_CH2: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_DIV);
    if(!set) {
        *mult = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_DIV, NDIV_INT);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_DIV);
    if(!set) {
        *prediv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_DIV, PDIV);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2, MDIV_CH2, *postdiv);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2, reg);
    } else {
        *postdiv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2, MDIV_CH2);
    }
}

static void BCHP_PWR_P_HW_PLL_AVX_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_AVX: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON, reg);

        BKNI_Delay(2);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_PWRON);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg &= ~BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_AVX_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_RESET);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_RESET_RESETA_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_RESET, reg);

        BKNI_Delay(30);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_RESET);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_RESET_RESETD_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_RESET, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_RESET);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_RESET_RESETD_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_RESET, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_RESET);
        reg |= BCHP_CLKGEN_PLL_AVX_PLL_RESET_RESETA_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_RESET, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg |= BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_AVX_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_VCXO_PLL0_CH0: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_VCXO_PLL0_CH1: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_VCXO_PLL0_CH2: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2);
        reg &= ~BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2);
        reg &= ~BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2);
        reg |= BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2);
        reg |= BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_PLL_VCXO_PLL0: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON);
        reg |= BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON, reg);

        BKNI_Delay(25);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON);
        reg |= BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg &= ~BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        mask = BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETA_MASK;
        BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_RESET, mask, 0);

        BKNI_Delay(30);

        mask = BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETD_MASK;
        BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_RESET, mask, 0);
    } else {
        mask = BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETD_MASK;
        BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_RESET, mask, mask);

        mask = BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETA_MASK;
        BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_RESET, mask, mask);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg |= BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_VCXO_PLL1_CH0: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_VCXO_PLL1_CH1: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_VCXO_PLL1_CH2: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2);
        reg &= ~BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2);
        reg &= ~BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2);
        reg |= BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2);
        reg |= BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_PLL_VCXO_PLL1: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON);
        reg |= BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON, reg);

        BKNI_Delay(25);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON);
        reg |= BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg &= ~BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        mask = BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETA_MASK;
        BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_RESET, mask, 0);

        BKNI_Delay(30);

        mask = BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETD_MASK;
        BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_RESET, mask, 0);
    } else {
        mask = BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETD_MASK;
        BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_RESET, mask, mask);

        mask = BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETA_MASK;
        BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_RESET, mask, mask);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg |= BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_SCD0_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_SCD0_CH0: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_SCD0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_SCD0: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON);
        reg |= BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON, reg);

        BKNI_Delay(2);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_PWRON);
        reg |= BCHP_CLKGEN_PLL_SC0_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg &= ~BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_SC0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_RESET);
        reg &= ~BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETA_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_RESET, reg);

        BKNI_Delay(30);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_RESET);
        reg &= ~BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETD_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_RESET, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_RESET);
        reg |= BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETD_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_RESET, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_RESET);
        reg |= BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETA_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_RESET, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg |= BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_SC0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_SC0_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_SCD1_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_SCD1_CH0: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_SCD1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_SCD1: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON);
        reg |= BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON, reg);

        BKNI_Delay(2);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_PWRON);
        reg |= BCHP_CLKGEN_PLL_SC1_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg &= ~BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_SC1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_RESET);
        reg &= ~BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETA_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_RESET, reg);

        BKNI_Delay(30);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_RESET);
        reg &= ~BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETD_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_RESET, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_RESET);
        reg |= BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETD_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_RESET, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_RESET);
        reg |= BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETA_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_RESET, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg |= BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_SC1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_SC1_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON, reg);
    }
}

static void BCHP_PWR_P_MX_RAAGA0_DSP_SELECT_Control(BCHP_Handle handle, unsigned *mux, bool set)
{
    uint32_t reg;

    BDBG_MSG(("MX_RAAGA0_DSP_SELECT: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_SELECT);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_SELECT, RAAGA0_DSP_CLOCK_SELECT, *mux);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_SELECT, reg);
    } else {
        *mux = BCHP_GET_FIELD_DATA(reg, CLKGEN_ONOFF_RAAGA_DSP_TOP_0_INST_CLOCK_SELECT, RAAGA0_DSP_CLOCK_SELECT);
    }
}

static void BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_RAAGA_PLL_CH0: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_CPU_CH1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_CPU_CH1: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1, reg);
    }
}

static void BCHP_PWR_P_DV_PLL_RAAGA_PLL_CH0_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_RAAGA_PLL_CH0: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_DIV);
    if(!set) {
        *mult = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_RAAGA_PLL_DIV, NDIV_INT);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_DIV);
    if(!set) {
        *prediv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_RAAGA_PLL_DIV, PDIV);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, MDIV_CH0, *postdiv);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, reg);
    } else {
        *postdiv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, MDIV_CH0);
    }
}

static void BCHP_PWR_P_DV_PLL_CPU_CH1_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_CPU_CH1: %s", set?"write":"read"));

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_DIV);
    if(!set) {
        *mult = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_DIV, NDIV_INT);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_DIV);
    if(!set) {
        *prediv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_DIV, PDIV);
    }

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1);
    if(set) {
        BCHP_SET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1, MDIV_CH1, *postdiv);
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1, reg);
    } else {
        *postdiv = BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1, MDIV_CH1);
    }
}

static void BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_RAAGA_PLL_CH1: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_RAAGA_PLL_CH2: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH3_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_RAAGA_PLL_CH3: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_RAAGA_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_RAAGA: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON, reg);

        BKNI_Delay(2);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg &= ~BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_RAAGA_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_RESET);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_RESET, reg);

        BKNI_Delay(30);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_RESET);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_RESET, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_RESET);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_RESET, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_RESET);
        reg |= BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_RESET, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP);
        reg |= BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_RAAGA_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON);
        reg &= ~BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_NETWORK_CH1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_NETWORK_CH1: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1);
        reg &= ~BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1);
        reg |= BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_LC_CH4_Control(BCHP_Handle handle, bool activate)
{
    uint32_t reg;

    BDBG_MSG(("HW_PLL_LC_CH4: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4);
        reg &= ~BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4);
        reg &= ~BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4);
        reg |= BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4);
        reg |= BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4, reg);
    }
}
