
STM32F407VG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b634  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  0800b7c4  0800b7c4  0001b7c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b938  0800b938  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800b938  0800b938  0001b938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b940  0800b940  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b940  0800b940  0001b940  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b944  0800b944  0001b944  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800b948  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a18  20000200  0800bb48  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c18  0800bb48  00020c18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020c0c  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000414c  00000000  00000000  00040e3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000019d8  00000000  00000000  00044f88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001828  00000000  00000000  00046960  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026283  00000000  00000000  00048188  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00016d4a  00000000  00000000  0006e40b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d999e  00000000  00000000  00085155  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015eaf3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000730c  00000000  00000000  0015eb70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b7ac 	.word	0x0800b7ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	0800b7ac 	.word	0x0800b7ac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_TIM_PeriodElapsedCallback>:
static void MX_ADC1_Init(void);
static void MX_TIM4_Init(void);
void MX_USB_HOST_Process(void);

/* USER CODE BEGIN PFP */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	timer_state=1;// ustawione na razie co jedną sekundę
 8000578:	4b04      	ldr	r3, [pc, #16]	; (800058c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 800057a:	2201      	movs	r2, #1
 800057c:	701a      	strb	r2, [r3, #0]
}
 800057e:	bf00      	nop
 8000580:	370c      	adds	r7, #12
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	2000021c 	.word	0x2000021c

08000590 <HAL_UART_RxCpltCallback>:
 void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 {
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
	 receive_state = 1;
 8000598:	4b04      	ldr	r3, [pc, #16]	; (80005ac <HAL_UART_RxCpltCallback+0x1c>)
 800059a:	2201      	movs	r2, #1
 800059c:	701a      	strb	r2, [r3, #0]
 }
 800059e:	bf00      	nop
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	2000021d 	.word	0x2000021d

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b6:	f000 ffcf 	bl	8001558 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ba:	f000 f8cd 	bl	8000758 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005be:	f000 fb47 	bl	8000c50 <MX_GPIO_Init>
  MX_DMA_Init();
 80005c2:	f000 fb0f 	bl	8000be4 <MX_DMA_Init>
  MX_I2C1_Init();
 80005c6:	f000 f9b3 	bl	8000930 <MX_I2C1_Init>
  MX_I2S3_Init();
 80005ca:	f000 f9df 	bl	800098c <MX_I2S3_Init>
  MX_SPI1_Init();
 80005ce:	f000 fa0d 	bl	80009ec <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80005d2:	f00a f8e1 	bl	800a798 <MX_USB_HOST_Init>
  MX_TIM10_Init();
 80005d6:	f000 fab5 	bl	8000b44 <MX_TIM10_Init>
  MX_USART2_UART_Init();
 80005da:	f000 fad9 	bl	8000b90 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80005de:	f000 f93d 	bl	800085c <MX_ADC1_Init>
  MX_TIM4_Init();
 80005e2:	f000 fa39 	bl	8000a58 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim10);
 80005e6:	484a      	ldr	r0, [pc, #296]	; (8000710 <main+0x160>)
 80005e8:	f005 fba7 	bl	8005d3a <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, ADC_Data, 3);
 80005ec:	2203      	movs	r2, #3
 80005ee:	4949      	ldr	r1, [pc, #292]	; (8000714 <main+0x164>)
 80005f0:	4849      	ldr	r0, [pc, #292]	; (8000718 <main+0x168>)
 80005f2:	f001 f889 	bl	8001708 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim4,TIM_CHANNEL_2, &Duty, 1);
 80005f6:	2301      	movs	r3, #1
 80005f8:	4a48      	ldr	r2, [pc, #288]	; (800071c <main+0x16c>)
 80005fa:	2104      	movs	r1, #4
 80005fc:	4848      	ldr	r0, [pc, #288]	; (8000720 <main+0x170>)
 80005fe:	f005 fbf5 	bl	8005dec <HAL_TIM_PWM_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(timer_state==1)//if TIM10 interrupt, transmitt data via uart:
 8000602:	4b48      	ldr	r3, [pc, #288]	; (8000724 <main+0x174>)
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d131      	bne.n	800066e <main+0xbe>
	  	 {

		  battery=ADC_Data[0];//battery voltage level
 800060a:	4b42      	ldr	r3, [pc, #264]	; (8000714 <main+0x164>)
 800060c:	881a      	ldrh	r2, [r3, #0]
 800060e:	4b46      	ldr	r3, [pc, #280]	; (8000728 <main+0x178>)
 8000610:	801a      	strh	r2, [r3, #0]
		  light_level=ADC_Data[1];//light level given by photoresistor divider
 8000612:	4b40      	ldr	r3, [pc, #256]	; (8000714 <main+0x164>)
 8000614:	885a      	ldrh	r2, [r3, #2]
 8000616:	4b45      	ldr	r3, [pc, #276]	; (800072c <main+0x17c>)
 8000618:	801a      	strh	r2, [r3, #0]
		  charging=ADC_Data[2];//solar panel voltage level
 800061a:	4b3e      	ldr	r3, [pc, #248]	; (8000714 <main+0x164>)
 800061c:	889a      	ldrh	r2, [r3, #4]
 800061e:	4b44      	ldr	r3, [pc, #272]	; (8000730 <main+0x180>)
 8000620:	801a      	strh	r2, [r3, #0]
		  //servo information is stored in static variable
		  //we have to know the last position!!!

		  //dataframe example: c00000b00000ll00000s00000

		  HAL_GPIO_TogglePin(LED_Red_GPIO_Port, LED_Red_Pin);//RED led informs that data is transmitted!
 8000622:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000626:	4843      	ldr	r0, [pc, #268]	; (8000734 <main+0x184>)
 8000628:	f002 fa73 	bl	8002b12 <HAL_GPIO_TogglePin>
		  size = sprintf(data, "c%db%dll%ds%d\n\r",charging,battery,light_level,servo); // Stworzenie wiadomosci do wyslania
 800062c:	4b40      	ldr	r3, [pc, #256]	; (8000730 <main+0x180>)
 800062e:	881b      	ldrh	r3, [r3, #0]
 8000630:	4619      	mov	r1, r3
 8000632:	4b3d      	ldr	r3, [pc, #244]	; (8000728 <main+0x178>)
 8000634:	881b      	ldrh	r3, [r3, #0]
 8000636:	4618      	mov	r0, r3
 8000638:	4b3c      	ldr	r3, [pc, #240]	; (800072c <main+0x17c>)
 800063a:	881b      	ldrh	r3, [r3, #0]
 800063c:	461a      	mov	r2, r3
 800063e:	4b3e      	ldr	r3, [pc, #248]	; (8000738 <main+0x188>)
 8000640:	881b      	ldrh	r3, [r3, #0]
 8000642:	9301      	str	r3, [sp, #4]
 8000644:	9200      	str	r2, [sp, #0]
 8000646:	4603      	mov	r3, r0
 8000648:	460a      	mov	r2, r1
 800064a:	493c      	ldr	r1, [pc, #240]	; (800073c <main+0x18c>)
 800064c:	483c      	ldr	r0, [pc, #240]	; (8000740 <main+0x190>)
 800064e:	f00a fca9 	bl	800afa4 <siprintf>
 8000652:	4603      	mov	r3, r0
 8000654:	b29a      	uxth	r2, r3
 8000656:	4b3b      	ldr	r3, [pc, #236]	; (8000744 <main+0x194>)
 8000658:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit_IT(&huart2, data, size);//data transmittion
 800065a:	4b3a      	ldr	r3, [pc, #232]	; (8000744 <main+0x194>)
 800065c:	881b      	ldrh	r3, [r3, #0]
 800065e:	461a      	mov	r2, r3
 8000660:	4937      	ldr	r1, [pc, #220]	; (8000740 <main+0x190>)
 8000662:	4839      	ldr	r0, [pc, #228]	; (8000748 <main+0x198>)
 8000664:	f006 fc05 	bl	8006e72 <HAL_UART_Transmit_IT>
		  timer_state=0;
 8000668:	4b2e      	ldr	r3, [pc, #184]	; (8000724 <main+0x174>)
 800066a:	2200      	movs	r2, #0
 800066c:	701a      	strb	r2, [r3, #0]
	  	 }


		  if(receive_state==1)//if UART Rx Callback set servo and transmitt feedback message
 800066e:	4b37      	ldr	r3, [pc, #220]	; (800074c <main+0x19c>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	2b01      	cmp	r3, #1
 8000674:	d149      	bne.n	800070a <main+0x15a>
		  {
			//if data received - turn on LED_Green for one sec
			HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_SET);
 8000676:	2201      	movs	r2, #1
 8000678:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800067c:	482d      	ldr	r0, [pc, #180]	; (8000734 <main+0x184>)
 800067e:	f002 fa2f 	bl	8002ae0 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8000682:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000686:	f000 ffd9 	bl	800163c <HAL_Delay>
			HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);
 800068a:	2200      	movs	r2, #0
 800068c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000690:	4828      	ldr	r0, [pc, #160]	; (8000734 <main+0x184>)
 8000692:	f002 fa25 	bl	8002ae0 <HAL_GPIO_WritePin>
			//receiving data:
			HAL_UART_Receive_IT(&huart2,Received_data,10);
 8000696:	220a      	movs	r2, #10
 8000698:	492d      	ldr	r1, [pc, #180]	; (8000750 <main+0x1a0>)
 800069a:	482b      	ldr	r0, [pc, #172]	; (8000748 <main+0x198>)
 800069c:	f006 fc2e 	bl	8006efc <HAL_UART_Receive_IT>

			servo=atoi(&Received_data);//if servo data was received, example s1234
 80006a0:	482b      	ldr	r0, [pc, #172]	; (8000750 <main+0x1a0>)
 80006a2:	f00a fb81 	bl	800ada8 <atoi>
 80006a6:	4603      	mov	r3, r0
 80006a8:	b29a      	uxth	r2, r3
 80006aa:	4b23      	ldr	r3, [pc, #140]	; (8000738 <main+0x188>)
 80006ac:	801a      	strh	r2, [r3, #0]
			Duty = 100*servo/scale;
 80006ae:	4b22      	ldr	r3, [pc, #136]	; (8000738 <main+0x188>)
 80006b0:	881b      	ldrh	r3, [r3, #0]
 80006b2:	461a      	mov	r2, r3
 80006b4:	2364      	movs	r3, #100	; 0x64
 80006b6:	fb03 f302 	mul.w	r3, r3, r2
 80006ba:	4a26      	ldr	r2, [pc, #152]	; (8000754 <main+0x1a4>)
 80006bc:	8812      	ldrh	r2, [r2, #0]
 80006be:	fb93 f3f2 	sdiv	r3, r3, r2
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	4b15      	ldr	r3, [pc, #84]	; (800071c <main+0x16c>)
 80006c6:	701a      	strb	r2, [r3, #0]
			size = sprintf(data, "c%db%dll%ds%d\n\r",charging,battery,light_level,servo); //feedback message  with extra servo data (updated)
 80006c8:	4b19      	ldr	r3, [pc, #100]	; (8000730 <main+0x180>)
 80006ca:	881b      	ldrh	r3, [r3, #0]
 80006cc:	4619      	mov	r1, r3
 80006ce:	4b16      	ldr	r3, [pc, #88]	; (8000728 <main+0x178>)
 80006d0:	881b      	ldrh	r3, [r3, #0]
 80006d2:	4618      	mov	r0, r3
 80006d4:	4b15      	ldr	r3, [pc, #84]	; (800072c <main+0x17c>)
 80006d6:	881b      	ldrh	r3, [r3, #0]
 80006d8:	461a      	mov	r2, r3
 80006da:	4b17      	ldr	r3, [pc, #92]	; (8000738 <main+0x188>)
 80006dc:	881b      	ldrh	r3, [r3, #0]
 80006de:	9301      	str	r3, [sp, #4]
 80006e0:	9200      	str	r2, [sp, #0]
 80006e2:	4603      	mov	r3, r0
 80006e4:	460a      	mov	r2, r1
 80006e6:	4915      	ldr	r1, [pc, #84]	; (800073c <main+0x18c>)
 80006e8:	4815      	ldr	r0, [pc, #84]	; (8000740 <main+0x190>)
 80006ea:	f00a fc5b 	bl	800afa4 <siprintf>
 80006ee:	4603      	mov	r3, r0
 80006f0:	b29a      	uxth	r2, r3
 80006f2:	4b14      	ldr	r3, [pc, #80]	; (8000744 <main+0x194>)
 80006f4:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, data, size);
 80006f6:	4b13      	ldr	r3, [pc, #76]	; (8000744 <main+0x194>)
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	461a      	mov	r2, r3
 80006fc:	4910      	ldr	r1, [pc, #64]	; (8000740 <main+0x190>)
 80006fe:	4812      	ldr	r0, [pc, #72]	; (8000748 <main+0x198>)
 8000700:	f006 fbb7 	bl	8006e72 <HAL_UART_Transmit_IT>
			receive_state=0;
 8000704:	4b11      	ldr	r3, [pc, #68]	; (800074c <main+0x19c>)
 8000706:	2200      	movs	r2, #0
 8000708:	701a      	strb	r2, [r3, #0]




    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800070a:	f00a f86b 	bl	800a7e4 <MX_USB_HOST_Process>
	  if(timer_state==1)//if TIM10 interrupt, transmitt data via uart:
 800070e:	e778      	b.n	8000602 <main+0x52>
 8000710:	20000334 	.word	0x20000334
 8000714:	20000518 	.word	0x20000518
 8000718:	20000374 	.word	0x20000374
 800071c:	2000021e 	.word	0x2000021e
 8000720:	200002a0 	.word	0x200002a0
 8000724:	2000021c 	.word	0x2000021c
 8000728:	20000220 	.word	0x20000220
 800072c:	20000222 	.word	0x20000222
 8000730:	20000224 	.word	0x20000224
 8000734:	40020c00 	.word	0x40020c00
 8000738:	20000226 	.word	0x20000226
 800073c:	0800b7c4 	.word	0x0800b7c4
 8000740:	2000041c 	.word	0x2000041c
 8000744:	20000228 	.word	0x20000228
 8000748:	200004d8 	.word	0x200004d8
 800074c:	2000021d 	.word	0x2000021d
 8000750:	20000568 	.word	0x20000568
 8000754:	20000000 	.word	0x20000000

08000758 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b098      	sub	sp, #96	; 0x60
 800075c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800075e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000762:	2230      	movs	r2, #48	; 0x30
 8000764:	2100      	movs	r1, #0
 8000766:	4618      	mov	r0, r3
 8000768:	f00a fb5c 	bl	800ae24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800076c:	f107 031c 	add.w	r3, r7, #28
 8000770:	2200      	movs	r2, #0
 8000772:	601a      	str	r2, [r3, #0]
 8000774:	605a      	str	r2, [r3, #4]
 8000776:	609a      	str	r2, [r3, #8]
 8000778:	60da      	str	r2, [r3, #12]
 800077a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800077c:	f107 030c 	add.w	r3, r7, #12
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	60bb      	str	r3, [r7, #8]
 800078e:	4b31      	ldr	r3, [pc, #196]	; (8000854 <SystemClock_Config+0xfc>)
 8000790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000792:	4a30      	ldr	r2, [pc, #192]	; (8000854 <SystemClock_Config+0xfc>)
 8000794:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000798:	6413      	str	r3, [r2, #64]	; 0x40
 800079a:	4b2e      	ldr	r3, [pc, #184]	; (8000854 <SystemClock_Config+0xfc>)
 800079c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800079e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	4b2b      	ldr	r3, [pc, #172]	; (8000858 <SystemClock_Config+0x100>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4a2a      	ldr	r2, [pc, #168]	; (8000858 <SystemClock_Config+0x100>)
 80007b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007b4:	6013      	str	r3, [r2, #0]
 80007b6:	4b28      	ldr	r3, [pc, #160]	; (8000858 <SystemClock_Config+0x100>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007c2:	2301      	movs	r3, #1
 80007c4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007ca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007cc:	2302      	movs	r3, #2
 80007ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007d6:	2308      	movs	r3, #8
 80007d8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007da:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007de:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007e0:	2302      	movs	r3, #2
 80007e2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007e4:	2307      	movs	r3, #7
 80007e6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007ec:	4618      	mov	r0, r3
 80007ee:	f004 fc75 	bl	80050dc <HAL_RCC_OscConfig>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80007f8:	f000 fb28 	bl	8000e4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fc:	230f      	movs	r3, #15
 80007fe:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000800:	2302      	movs	r3, #2
 8000802:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000804:	2300      	movs	r3, #0
 8000806:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000808:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800080c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800080e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000812:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000814:	f107 031c 	add.w	r3, r7, #28
 8000818:	2105      	movs	r1, #5
 800081a:	4618      	mov	r0, r3
 800081c:	f004 fece 	bl	80055bc <HAL_RCC_ClockConfig>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000826:	f000 fb11 	bl	8000e4c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800082a:	2301      	movs	r3, #1
 800082c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800082e:	23c0      	movs	r3, #192	; 0xc0
 8000830:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000832:	2302      	movs	r3, #2
 8000834:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000836:	f107 030c 	add.w	r3, r7, #12
 800083a:	4618      	mov	r0, r3
 800083c:	f005 f8b0 	bl	80059a0 <HAL_RCCEx_PeriphCLKConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000846:	f000 fb01 	bl	8000e4c <Error_Handler>
  }
}
 800084a:	bf00      	nop
 800084c:	3760      	adds	r7, #96	; 0x60
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800
 8000858:	40007000 	.word	0x40007000

0800085c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000862:	463b      	mov	r3, r7
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800086e:	4b2d      	ldr	r3, [pc, #180]	; (8000924 <MX_ADC1_Init+0xc8>)
 8000870:	4a2d      	ldr	r2, [pc, #180]	; (8000928 <MX_ADC1_Init+0xcc>)
 8000872:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000874:	4b2b      	ldr	r3, [pc, #172]	; (8000924 <MX_ADC1_Init+0xc8>)
 8000876:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800087a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800087c:	4b29      	ldr	r3, [pc, #164]	; (8000924 <MX_ADC1_Init+0xc8>)
 800087e:	2200      	movs	r2, #0
 8000880:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000882:	4b28      	ldr	r3, [pc, #160]	; (8000924 <MX_ADC1_Init+0xc8>)
 8000884:	2201      	movs	r2, #1
 8000886:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000888:	4b26      	ldr	r3, [pc, #152]	; (8000924 <MX_ADC1_Init+0xc8>)
 800088a:	2201      	movs	r2, #1
 800088c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800088e:	4b25      	ldr	r3, [pc, #148]	; (8000924 <MX_ADC1_Init+0xc8>)
 8000890:	2200      	movs	r2, #0
 8000892:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000896:	4b23      	ldr	r3, [pc, #140]	; (8000924 <MX_ADC1_Init+0xc8>)
 8000898:	2200      	movs	r2, #0
 800089a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800089c:	4b21      	ldr	r3, [pc, #132]	; (8000924 <MX_ADC1_Init+0xc8>)
 800089e:	4a23      	ldr	r2, [pc, #140]	; (800092c <MX_ADC1_Init+0xd0>)
 80008a0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008a2:	4b20      	ldr	r3, [pc, #128]	; (8000924 <MX_ADC1_Init+0xc8>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80008a8:	4b1e      	ldr	r3, [pc, #120]	; (8000924 <MX_ADC1_Init+0xc8>)
 80008aa:	2203      	movs	r2, #3
 80008ac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80008ae:	4b1d      	ldr	r3, [pc, #116]	; (8000924 <MX_ADC1_Init+0xc8>)
 80008b0:	2201      	movs	r2, #1
 80008b2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008b6:	4b1b      	ldr	r3, [pc, #108]	; (8000924 <MX_ADC1_Init+0xc8>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008bc:	4819      	ldr	r0, [pc, #100]	; (8000924 <MX_ADC1_Init+0xc8>)
 80008be:	f000 fedf 	bl	8001680 <HAL_ADC_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80008c8:	f000 fac0 	bl	8000e4c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80008cc:	2301      	movs	r3, #1
 80008ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80008d0:	2301      	movs	r3, #1
 80008d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80008d4:	2304      	movs	r3, #4
 80008d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008d8:	463b      	mov	r3, r7
 80008da:	4619      	mov	r1, r3
 80008dc:	4811      	ldr	r0, [pc, #68]	; (8000924 <MX_ADC1_Init+0xc8>)
 80008de:	f001 f823 	bl	8001928 <HAL_ADC_ConfigChannel>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80008e8:	f000 fab0 	bl	8000e4c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 80008ec:	2302      	movs	r3, #2
 80008ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008f0:	463b      	mov	r3, r7
 80008f2:	4619      	mov	r1, r3
 80008f4:	480b      	ldr	r0, [pc, #44]	; (8000924 <MX_ADC1_Init+0xc8>)
 80008f6:	f001 f817 	bl	8001928 <HAL_ADC_ConfigChannel>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8000900:	f000 faa4 	bl	8000e4c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 8000904:	2303      	movs	r3, #3
 8000906:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000908:	463b      	mov	r3, r7
 800090a:	4619      	mov	r1, r3
 800090c:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_ADC1_Init+0xc8>)
 800090e:	f001 f80b 	bl	8001928 <HAL_ADC_ConfigChannel>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8000918:	f000 fa98 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	3710      	adds	r7, #16
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	20000374 	.word	0x20000374
 8000928:	40012000 	.word	0x40012000
 800092c:	0f000001 	.word	0x0f000001

08000930 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000934:	4b12      	ldr	r3, [pc, #72]	; (8000980 <MX_I2C1_Init+0x50>)
 8000936:	4a13      	ldr	r2, [pc, #76]	; (8000984 <MX_I2C1_Init+0x54>)
 8000938:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800093a:	4b11      	ldr	r3, [pc, #68]	; (8000980 <MX_I2C1_Init+0x50>)
 800093c:	4a12      	ldr	r2, [pc, #72]	; (8000988 <MX_I2C1_Init+0x58>)
 800093e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000940:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <MX_I2C1_Init+0x50>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000946:	4b0e      	ldr	r3, [pc, #56]	; (8000980 <MX_I2C1_Init+0x50>)
 8000948:	2200      	movs	r2, #0
 800094a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800094c:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <MX_I2C1_Init+0x50>)
 800094e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000952:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000954:	4b0a      	ldr	r3, [pc, #40]	; (8000980 <MX_I2C1_Init+0x50>)
 8000956:	2200      	movs	r2, #0
 8000958:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800095a:	4b09      	ldr	r3, [pc, #36]	; (8000980 <MX_I2C1_Init+0x50>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000960:	4b07      	ldr	r3, [pc, #28]	; (8000980 <MX_I2C1_Init+0x50>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000966:	4b06      	ldr	r3, [pc, #24]	; (8000980 <MX_I2C1_Init+0x50>)
 8000968:	2200      	movs	r2, #0
 800096a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800096c:	4804      	ldr	r0, [pc, #16]	; (8000980 <MX_I2C1_Init+0x50>)
 800096e:	f003 fddd 	bl	800452c <HAL_I2C_Init>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000978:	f000 fa68 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}
 8000980:	200002e0 	.word	0x200002e0
 8000984:	40005400 	.word	0x40005400
 8000988:	000186a0 	.word	0x000186a0

0800098c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000990:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <MX_I2S3_Init+0x54>)
 8000992:	4a14      	ldr	r2, [pc, #80]	; (80009e4 <MX_I2S3_Init+0x58>)
 8000994:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000996:	4b12      	ldr	r3, [pc, #72]	; (80009e0 <MX_I2S3_Init+0x54>)
 8000998:	f44f 7200 	mov.w	r2, #512	; 0x200
 800099c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800099e:	4b10      	ldr	r3, [pc, #64]	; (80009e0 <MX_I2S3_Init+0x54>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80009a4:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <MX_I2S3_Init+0x54>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80009aa:	4b0d      	ldr	r3, [pc, #52]	; (80009e0 <MX_I2S3_Init+0x54>)
 80009ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009b0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80009b2:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <MX_I2S3_Init+0x54>)
 80009b4:	4a0c      	ldr	r2, [pc, #48]	; (80009e8 <MX_I2S3_Init+0x5c>)
 80009b6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80009b8:	4b09      	ldr	r3, [pc, #36]	; (80009e0 <MX_I2S3_Init+0x54>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80009be:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <MX_I2S3_Init+0x54>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80009c4:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <MX_I2S3_Init+0x54>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80009ca:	4805      	ldr	r0, [pc, #20]	; (80009e0 <MX_I2S3_Init+0x54>)
 80009cc:	f003 fee6 	bl	800479c <HAL_I2S_Init>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80009d6:	f000 fa39 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20000520 	.word	0x20000520
 80009e4:	40003c00 	.word	0x40003c00
 80009e8:	00017700 	.word	0x00017700

080009ec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009f0:	4b17      	ldr	r3, [pc, #92]	; (8000a50 <MX_SPI1_Init+0x64>)
 80009f2:	4a18      	ldr	r2, [pc, #96]	; (8000a54 <MX_SPI1_Init+0x68>)
 80009f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009f6:	4b16      	ldr	r3, [pc, #88]	; (8000a50 <MX_SPI1_Init+0x64>)
 80009f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80009fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009fe:	4b14      	ldr	r3, [pc, #80]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a04:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a0a:	4b11      	ldr	r3, [pc, #68]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a10:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a16:	4b0e      	ldr	r3, [pc, #56]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a1c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a1e:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a24:	4b0a      	ldr	r3, [pc, #40]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a2a:	4b09      	ldr	r3, [pc, #36]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a30:	4b07      	ldr	r3, [pc, #28]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a36:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a38:	220a      	movs	r2, #10
 8000a3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a3c:	4804      	ldr	r0, [pc, #16]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a3e:	f005 f8ed 	bl	8005c1c <HAL_SPI_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a48:	f000 fa00 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20000480 	.word	0x20000480
 8000a54:	40013000 	.word	0x40013000

08000a58 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b08e      	sub	sp, #56	; 0x38
 8000a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	605a      	str	r2, [r3, #4]
 8000a68:	609a      	str	r2, [r3, #8]
 8000a6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a6c:	f107 0320 	add.w	r3, r7, #32
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a76:	1d3b      	adds	r3, r7, #4
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
 8000a82:	611a      	str	r2, [r3, #16]
 8000a84:	615a      	str	r2, [r3, #20]
 8000a86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000a88:	4b2c      	ldr	r3, [pc, #176]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000a8a:	4a2d      	ldr	r2, [pc, #180]	; (8000b40 <MX_TIM4_Init+0xe8>)
 8000a8c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16799;
 8000a8e:	4b2b      	ldr	r3, [pc, #172]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000a90:	f244 129f 	movw	r2, #16799	; 0x419f
 8000a94:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a96:	4b29      	ldr	r3, [pc, #164]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8000a9c:	4b27      	ldr	r3, [pc, #156]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000a9e:	2263      	movs	r2, #99	; 0x63
 8000aa0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa2:	4b26      	ldr	r3, [pc, #152]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aa8:	4b24      	ldr	r3, [pc, #144]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000aae:	4823      	ldr	r0, [pc, #140]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000ab0:	f005 f918 	bl	8005ce4 <HAL_TIM_Base_Init>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000aba:	f000 f9c7 	bl	8000e4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000abe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ac2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000ac4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ac8:	4619      	mov	r1, r3
 8000aca:	481c      	ldr	r0, [pc, #112]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000acc:	f005 fc6e 	bl	80063ac <HAL_TIM_ConfigClockSource>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000ad6:	f000 f9b9 	bl	8000e4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000ada:	4818      	ldr	r0, [pc, #96]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000adc:	f005 f951 	bl	8005d82 <HAL_TIM_PWM_Init>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000ae6:	f000 f9b1 	bl	8000e4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aea:	2300      	movs	r3, #0
 8000aec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aee:	2300      	movs	r3, #0
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000af2:	f107 0320 	add.w	r3, r7, #32
 8000af6:	4619      	mov	r1, r3
 8000af8:	4810      	ldr	r0, [pc, #64]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000afa:	f006 f8dd 	bl	8006cb8 <HAL_TIMEx_MasterConfigSynchronization>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000b04:	f000 f9a2 	bl	8000e4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b08:	2360      	movs	r3, #96	; 0x60
 8000b0a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b14:	2300      	movs	r3, #0
 8000b16:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	2204      	movs	r2, #4
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4807      	ldr	r0, [pc, #28]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000b20:	f005 fb7e 	bl	8006220 <HAL_TIM_PWM_ConfigChannel>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000b2a:	f000 f98f 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000b2e:	4803      	ldr	r0, [pc, #12]	; (8000b3c <MX_TIM4_Init+0xe4>)
 8000b30:	f000 fbb6 	bl	80012a0 <HAL_TIM_MspPostInit>

}
 8000b34:	bf00      	nop
 8000b36:	3738      	adds	r7, #56	; 0x38
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	200002a0 	.word	0x200002a0
 8000b40:	40000800 	.word	0x40000800

08000b44 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <MX_TIM10_Init+0x44>)
 8000b4a:	4a10      	ldr	r2, [pc, #64]	; (8000b8c <MX_TIM10_Init+0x48>)
 8000b4c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9999;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <MX_TIM10_Init+0x44>)
 8000b50:	f242 720f 	movw	r2, #9999	; 0x270f
 8000b54:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b56:	4b0c      	ldr	r3, [pc, #48]	; (8000b88 <MX_TIM10_Init+0x44>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 33599;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <MX_TIM10_Init+0x44>)
 8000b5e:	f248 323f 	movw	r2, #33599	; 0x833f
 8000b62:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000b64:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <MX_TIM10_Init+0x44>)
 8000b66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b6a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <MX_TIM10_Init+0x44>)
 8000b6e:	2280      	movs	r2, #128	; 0x80
 8000b70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000b72:	4805      	ldr	r0, [pc, #20]	; (8000b88 <MX_TIM10_Init+0x44>)
 8000b74:	f005 f8b6 	bl	8005ce4 <HAL_TIM_Base_Init>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_TIM10_Init+0x3e>
  {
    Error_Handler();
 8000b7e:	f000 f965 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20000334 	.word	0x20000334
 8000b8c:	40014400 	.word	0x40014400

08000b90 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b94:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000b96:	4a12      	ldr	r2, [pc, #72]	; (8000be0 <MX_USART2_UART_Init+0x50>)
 8000b98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b9a:	4b10      	ldr	r3, [pc, #64]	; (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000b9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ba0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ba2:	4b0e      	ldr	r3, [pc, #56]	; (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bae:	4b0b      	ldr	r3, [pc, #44]	; (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bb4:	4b09      	ldr	r3, [pc, #36]	; (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000bb6:	220c      	movs	r2, #12
 8000bb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bba:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bc6:	4805      	ldr	r0, [pc, #20]	; (8000bdc <MX_USART2_UART_Init+0x4c>)
 8000bc8:	f006 f906 	bl	8006dd8 <HAL_UART_Init>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bd2:	f000 f93b 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200004d8 	.word	0x200004d8
 8000be0:	40004400 	.word	0x40004400

08000be4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	607b      	str	r3, [r7, #4]
 8000bee:	4b17      	ldr	r3, [pc, #92]	; (8000c4c <MX_DMA_Init+0x68>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf2:	4a16      	ldr	r2, [pc, #88]	; (8000c4c <MX_DMA_Init+0x68>)
 8000bf4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bfa:	4b14      	ldr	r3, [pc, #80]	; (8000c4c <MX_DMA_Init+0x68>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c02:	607b      	str	r3, [r7, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	603b      	str	r3, [r7, #0]
 8000c0a:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <MX_DMA_Init+0x68>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0e:	4a0f      	ldr	r2, [pc, #60]	; (8000c4c <MX_DMA_Init+0x68>)
 8000c10:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c14:	6313      	str	r3, [r2, #48]	; 0x30
 8000c16:	4b0d      	ldr	r3, [pc, #52]	; (8000c4c <MX_DMA_Init+0x68>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c1e:	603b      	str	r3, [r7, #0]
 8000c20:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000c22:	2200      	movs	r2, #0
 8000c24:	2100      	movs	r1, #0
 8000c26:	200e      	movs	r0, #14
 8000c28:	f001 f9f9 	bl	800201e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000c2c:	200e      	movs	r0, #14
 8000c2e:	f001 fa12 	bl	8002056 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000c32:	2200      	movs	r2, #0
 8000c34:	2100      	movs	r1, #0
 8000c36:	2038      	movs	r0, #56	; 0x38
 8000c38:	f001 f9f1 	bl	800201e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000c3c:	2038      	movs	r0, #56	; 0x38
 8000c3e:	f001 fa0a 	bl	8002056 <HAL_NVIC_EnableIRQ>

}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40023800 	.word	0x40023800

08000c50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08c      	sub	sp, #48	; 0x30
 8000c54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c56:	f107 031c 	add.w	r3, r7, #28
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	60da      	str	r2, [r3, #12]
 8000c64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	61bb      	str	r3, [r7, #24]
 8000c6a:	4b71      	ldr	r3, [pc, #452]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a70      	ldr	r2, [pc, #448]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000c70:	f043 0310 	orr.w	r3, r3, #16
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b6e      	ldr	r3, [pc, #440]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0310 	and.w	r3, r3, #16
 8000c7e:	61bb      	str	r3, [r7, #24]
 8000c80:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	617b      	str	r3, [r7, #20]
 8000c86:	4b6a      	ldr	r3, [pc, #424]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	4a69      	ldr	r2, [pc, #420]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000c8c:	f043 0304 	orr.w	r3, r3, #4
 8000c90:	6313      	str	r3, [r2, #48]	; 0x30
 8000c92:	4b67      	ldr	r3, [pc, #412]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	f003 0304 	and.w	r3, r3, #4
 8000c9a:	617b      	str	r3, [r7, #20]
 8000c9c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	613b      	str	r3, [r7, #16]
 8000ca2:	4b63      	ldr	r3, [pc, #396]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	4a62      	ldr	r2, [pc, #392]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000ca8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cac:	6313      	str	r3, [r2, #48]	; 0x30
 8000cae:	4b60      	ldr	r3, [pc, #384]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	4b5c      	ldr	r3, [pc, #368]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	4a5b      	ldr	r2, [pc, #364]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000cc4:	f043 0301 	orr.w	r3, r3, #1
 8000cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cca:	4b59      	ldr	r3, [pc, #356]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	f003 0301 	and.w	r3, r3, #1
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	60bb      	str	r3, [r7, #8]
 8000cda:	4b55      	ldr	r3, [pc, #340]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cde:	4a54      	ldr	r2, [pc, #336]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000ce0:	f043 0302 	orr.w	r3, r3, #2
 8000ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce6:	4b52      	ldr	r3, [pc, #328]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	f003 0302 	and.w	r3, r3, #2
 8000cee:	60bb      	str	r3, [r7, #8]
 8000cf0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	607b      	str	r3, [r7, #4]
 8000cf6:	4b4e      	ldr	r3, [pc, #312]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	4a4d      	ldr	r2, [pc, #308]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000cfc:	f043 0308 	orr.w	r3, r3, #8
 8000d00:	6313      	str	r3, [r2, #48]	; 0x30
 8000d02:	4b4b      	ldr	r3, [pc, #300]	; (8000e30 <MX_GPIO_Init+0x1e0>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	f003 0308 	and.w	r3, r3, #8
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2108      	movs	r1, #8
 8000d12:	4848      	ldr	r0, [pc, #288]	; (8000e34 <MX_GPIO_Init+0x1e4>)
 8000d14:	f001 fee4 	bl	8002ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	4846      	ldr	r0, [pc, #280]	; (8000e38 <MX_GPIO_Init+0x1e8>)
 8000d1e:	f001 fedf 	bl	8002ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_Green_Pin|LED_Red_Pin|Audio_RST_Pin, GPIO_PIN_RESET);
 8000d22:	2200      	movs	r2, #0
 8000d24:	f245 0110 	movw	r1, #20496	; 0x5010
 8000d28:	4844      	ldr	r0, [pc, #272]	; (8000e3c <MX_GPIO_Init+0x1ec>)
 8000d2a:	f001 fed9 	bl	8002ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000d2e:	2308      	movs	r3, #8
 8000d30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d32:	2301      	movs	r3, #1
 8000d34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d36:	2300      	movs	r3, #0
 8000d38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000d3e:	f107 031c 	add.w	r3, r7, #28
 8000d42:	4619      	mov	r1, r3
 8000d44:	483b      	ldr	r0, [pc, #236]	; (8000e34 <MX_GPIO_Init+0x1e4>)
 8000d46:	f001 fd31 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d56:	2300      	movs	r3, #0
 8000d58:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d5a:	f107 031c 	add.w	r3, r7, #28
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4835      	ldr	r0, [pc, #212]	; (8000e38 <MX_GPIO_Init+0x1e8>)
 8000d62:	f001 fd23 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000d66:	2308      	movs	r3, #8
 8000d68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d72:	2300      	movs	r3, #0
 8000d74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d76:	2305      	movs	r3, #5
 8000d78:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000d7a:	f107 031c 	add.w	r3, r7, #28
 8000d7e:	4619      	mov	r1, r3
 8000d80:	482d      	ldr	r0, [pc, #180]	; (8000e38 <MX_GPIO_Init+0x1e8>)
 8000d82:	f001 fd13 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d86:	2301      	movs	r3, #1
 8000d88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d8a:	4b2d      	ldr	r3, [pc, #180]	; (8000e40 <MX_GPIO_Init+0x1f0>)
 8000d8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d92:	f107 031c 	add.w	r3, r7, #28
 8000d96:	4619      	mov	r1, r3
 8000d98:	482a      	ldr	r0, [pc, #168]	; (8000e44 <MX_GPIO_Init+0x1f4>)
 8000d9a:	f001 fd07 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d9e:	2304      	movs	r3, #4
 8000da0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000da2:	2300      	movs	r3, #0
 8000da4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da6:	2300      	movs	r3, #0
 8000da8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000daa:	f107 031c 	add.w	r3, r7, #28
 8000dae:	4619      	mov	r1, r3
 8000db0:	4825      	ldr	r0, [pc, #148]	; (8000e48 <MX_GPIO_Init+0x1f8>)
 8000db2:	f001 fcfb 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000db6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dc8:	2305      	movs	r3, #5
 8000dca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000dcc:	f107 031c 	add.w	r3, r7, #28
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	481d      	ldr	r0, [pc, #116]	; (8000e48 <MX_GPIO_Init+0x1f8>)
 8000dd4:	f001 fcea 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Green_Pin LED_Red_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = LED_Green_Pin|LED_Red_Pin|Audio_RST_Pin;
 8000dd8:	f245 0310 	movw	r3, #20496	; 0x5010
 8000ddc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dde:	2301      	movs	r3, #1
 8000de0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2300      	movs	r3, #0
 8000de8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dea:	f107 031c 	add.w	r3, r7, #28
 8000dee:	4619      	mov	r1, r3
 8000df0:	4812      	ldr	r0, [pc, #72]	; (8000e3c <MX_GPIO_Init+0x1ec>)
 8000df2:	f001 fcdb 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000df6:	2320      	movs	r3, #32
 8000df8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e02:	f107 031c 	add.w	r3, r7, #28
 8000e06:	4619      	mov	r1, r3
 8000e08:	480c      	ldr	r0, [pc, #48]	; (8000e3c <MX_GPIO_Init+0x1ec>)
 8000e0a:	f001 fccf 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e12:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <MX_GPIO_Init+0x1f0>)
 8000e14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000e1a:	f107 031c 	add.w	r3, r7, #28
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4804      	ldr	r0, [pc, #16]	; (8000e34 <MX_GPIO_Init+0x1e4>)
 8000e22:	f001 fcc3 	bl	80027ac <HAL_GPIO_Init>

}
 8000e26:	bf00      	nop
 8000e28:	3730      	adds	r7, #48	; 0x30
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40023800 	.word	0x40023800
 8000e34:	40021000 	.word	0x40021000
 8000e38:	40020800 	.word	0x40020800
 8000e3c:	40020c00 	.word	0x40020c00
 8000e40:	10120000 	.word	0x10120000
 8000e44:	40020000 	.word	0x40020000
 8000e48:	40020400 	.word	0x40020400

08000e4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e50:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e52:	e7fe      	b.n	8000e52 <Error_Handler+0x6>

08000e54 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	607b      	str	r3, [r7, #4]
 8000e5e:	4b10      	ldr	r3, [pc, #64]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e62:	4a0f      	ldr	r2, [pc, #60]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e68:	6453      	str	r3, [r2, #68]	; 0x44
 8000e6a:	4b0d      	ldr	r3, [pc, #52]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e76:	2300      	movs	r3, #0
 8000e78:	603b      	str	r3, [r7, #0]
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7e:	4a08      	ldr	r2, [pc, #32]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e84:	6413      	str	r3, [r2, #64]	; 0x40
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e92:	2007      	movs	r0, #7
 8000e94:	f001 f8b8 	bl	8002008 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	40023800 	.word	0x40023800

08000ea4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08a      	sub	sp, #40	; 0x28
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a3c      	ldr	r2, [pc, #240]	; (8000fb4 <HAL_ADC_MspInit+0x110>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d171      	bne.n	8000faa <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	613b      	str	r3, [r7, #16]
 8000eca:	4b3b      	ldr	r3, [pc, #236]	; (8000fb8 <HAL_ADC_MspInit+0x114>)
 8000ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ece:	4a3a      	ldr	r2, [pc, #232]	; (8000fb8 <HAL_ADC_MspInit+0x114>)
 8000ed0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ed4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ed6:	4b38      	ldr	r3, [pc, #224]	; (8000fb8 <HAL_ADC_MspInit+0x114>)
 8000ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ede:	613b      	str	r3, [r7, #16]
 8000ee0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	60fb      	str	r3, [r7, #12]
 8000ee6:	4b34      	ldr	r3, [pc, #208]	; (8000fb8 <HAL_ADC_MspInit+0x114>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	4a33      	ldr	r2, [pc, #204]	; (8000fb8 <HAL_ADC_MspInit+0x114>)
 8000eec:	f043 0301 	orr.w	r3, r3, #1
 8000ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef2:	4b31      	ldr	r3, [pc, #196]	; (8000fb8 <HAL_ADC_MspInit+0x114>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef6:	f003 0301 	and.w	r3, r3, #1
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efe:	2300      	movs	r3, #0
 8000f00:	60bb      	str	r3, [r7, #8]
 8000f02:	4b2d      	ldr	r3, [pc, #180]	; (8000fb8 <HAL_ADC_MspInit+0x114>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	4a2c      	ldr	r2, [pc, #176]	; (8000fb8 <HAL_ADC_MspInit+0x114>)
 8000f08:	f043 0302 	orr.w	r3, r3, #2
 8000f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0e:	4b2a      	ldr	r3, [pc, #168]	; (8000fb8 <HAL_ADC_MspInit+0x114>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	60bb      	str	r3, [r7, #8]
 8000f18:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f26:	f107 0314 	add.w	r3, r7, #20
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4823      	ldr	r0, [pc, #140]	; (8000fbc <HAL_ADC_MspInit+0x118>)
 8000f2e:	f001 fc3d 	bl	80027ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f32:	2303      	movs	r3, #3
 8000f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f36:	2303      	movs	r3, #3
 8000f38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3e:	f107 0314 	add.w	r3, r7, #20
 8000f42:	4619      	mov	r1, r3
 8000f44:	481e      	ldr	r0, [pc, #120]	; (8000fc0 <HAL_ADC_MspInit+0x11c>)
 8000f46:	f001 fc31 	bl	80027ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000f4a:	4b1e      	ldr	r3, [pc, #120]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000f4c:	4a1e      	ldr	r2, [pc, #120]	; (8000fc8 <HAL_ADC_MspInit+0x124>)
 8000f4e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000f50:	4b1c      	ldr	r3, [pc, #112]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f56:	4b1b      	ldr	r3, [pc, #108]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f5c:	4b19      	ldr	r3, [pc, #100]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f62:	4b18      	ldr	r3, [pc, #96]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000f64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f68:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f6a:	4b16      	ldr	r3, [pc, #88]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000f6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f70:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f72:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000f74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f78:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f7a:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000f7c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f80:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f82:	4b10      	ldr	r3, [pc, #64]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f88:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f8e:	480d      	ldr	r0, [pc, #52]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000f90:	f001 f87c 	bl	800208c <HAL_DMA_Init>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000f9a:	f7ff ff57 	bl	8000e4c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a08      	ldr	r2, [pc, #32]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000fa2:	639a      	str	r2, [r3, #56]	; 0x38
 8000fa4:	4a07      	ldr	r2, [pc, #28]	; (8000fc4 <HAL_ADC_MspInit+0x120>)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000faa:	bf00      	nop
 8000fac:	3728      	adds	r7, #40	; 0x28
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40012000 	.word	0x40012000
 8000fb8:	40023800 	.word	0x40023800
 8000fbc:	40020000 	.word	0x40020000
 8000fc0:	40020400 	.word	0x40020400
 8000fc4:	200003bc 	.word	0x200003bc
 8000fc8:	40026410 	.word	0x40026410

08000fcc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08a      	sub	sp, #40	; 0x28
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a19      	ldr	r2, [pc, #100]	; (8001050 <HAL_I2C_MspInit+0x84>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d12c      	bne.n	8001048 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	613b      	str	r3, [r7, #16]
 8000ff2:	4b18      	ldr	r3, [pc, #96]	; (8001054 <HAL_I2C_MspInit+0x88>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	4a17      	ldr	r2, [pc, #92]	; (8001054 <HAL_I2C_MspInit+0x88>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ffe:	4b15      	ldr	r3, [pc, #84]	; (8001054 <HAL_I2C_MspInit+0x88>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	613b      	str	r3, [r7, #16]
 8001008:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800100a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800100e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001010:	2312      	movs	r3, #18
 8001012:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001014:	2301      	movs	r3, #1
 8001016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001018:	2300      	movs	r3, #0
 800101a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800101c:	2304      	movs	r3, #4
 800101e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001020:	f107 0314 	add.w	r3, r7, #20
 8001024:	4619      	mov	r1, r3
 8001026:	480c      	ldr	r0, [pc, #48]	; (8001058 <HAL_I2C_MspInit+0x8c>)
 8001028:	f001 fbc0 	bl	80027ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800102c:	2300      	movs	r3, #0
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	4b08      	ldr	r3, [pc, #32]	; (8001054 <HAL_I2C_MspInit+0x88>)
 8001032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001034:	4a07      	ldr	r2, [pc, #28]	; (8001054 <HAL_I2C_MspInit+0x88>)
 8001036:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800103a:	6413      	str	r3, [r2, #64]	; 0x40
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <HAL_I2C_MspInit+0x88>)
 800103e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001040:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001048:	bf00      	nop
 800104a:	3728      	adds	r7, #40	; 0x28
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40005400 	.word	0x40005400
 8001054:	40023800 	.word	0x40023800
 8001058:	40020400 	.word	0x40020400

0800105c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b08a      	sub	sp, #40	; 0x28
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	609a      	str	r2, [r3, #8]
 8001070:	60da      	str	r2, [r3, #12]
 8001072:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a28      	ldr	r2, [pc, #160]	; (800111c <HAL_I2S_MspInit+0xc0>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d14a      	bne.n	8001114 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	613b      	str	r3, [r7, #16]
 8001082:	4b27      	ldr	r3, [pc, #156]	; (8001120 <HAL_I2S_MspInit+0xc4>)
 8001084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001086:	4a26      	ldr	r2, [pc, #152]	; (8001120 <HAL_I2S_MspInit+0xc4>)
 8001088:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800108c:	6413      	str	r3, [r2, #64]	; 0x40
 800108e:	4b24      	ldr	r3, [pc, #144]	; (8001120 <HAL_I2S_MspInit+0xc4>)
 8001090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001092:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001096:	613b      	str	r3, [r7, #16]
 8001098:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	4b20      	ldr	r3, [pc, #128]	; (8001120 <HAL_I2S_MspInit+0xc4>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	4a1f      	ldr	r2, [pc, #124]	; (8001120 <HAL_I2S_MspInit+0xc4>)
 80010a4:	f043 0301 	orr.w	r3, r3, #1
 80010a8:	6313      	str	r3, [r2, #48]	; 0x30
 80010aa:	4b1d      	ldr	r3, [pc, #116]	; (8001120 <HAL_I2S_MspInit+0xc4>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	4b19      	ldr	r3, [pc, #100]	; (8001120 <HAL_I2S_MspInit+0xc4>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	4a18      	ldr	r2, [pc, #96]	; (8001120 <HAL_I2S_MspInit+0xc4>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	6313      	str	r3, [r2, #48]	; 0x30
 80010c6:	4b16      	ldr	r3, [pc, #88]	; (8001120 <HAL_I2S_MspInit+0xc4>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	60bb      	str	r3, [r7, #8]
 80010d0:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80010d2:	2310      	movs	r3, #16
 80010d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d6:	2302      	movs	r3, #2
 80010d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010da:	2300      	movs	r3, #0
 80010dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010de:	2300      	movs	r3, #0
 80010e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010e2:	2306      	movs	r3, #6
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	4619      	mov	r1, r3
 80010ec:	480d      	ldr	r0, [pc, #52]	; (8001124 <HAL_I2S_MspInit+0xc8>)
 80010ee:	f001 fb5d 	bl	80027ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80010f2:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80010f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f8:	2302      	movs	r3, #2
 80010fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001104:	2306      	movs	r3, #6
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001108:	f107 0314 	add.w	r3, r7, #20
 800110c:	4619      	mov	r1, r3
 800110e:	4806      	ldr	r0, [pc, #24]	; (8001128 <HAL_I2S_MspInit+0xcc>)
 8001110:	f001 fb4c 	bl	80027ac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001114:	bf00      	nop
 8001116:	3728      	adds	r7, #40	; 0x28
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40003c00 	.word	0x40003c00
 8001120:	40023800 	.word	0x40023800
 8001124:	40020000 	.word	0x40020000
 8001128:	40020800 	.word	0x40020800

0800112c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08a      	sub	sp, #40	; 0x28
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	f107 0314 	add.w	r3, r7, #20
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a19      	ldr	r2, [pc, #100]	; (80011b0 <HAL_SPI_MspInit+0x84>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d12b      	bne.n	80011a6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
 8001152:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <HAL_SPI_MspInit+0x88>)
 8001154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001156:	4a17      	ldr	r2, [pc, #92]	; (80011b4 <HAL_SPI_MspInit+0x88>)
 8001158:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800115c:	6453      	str	r3, [r2, #68]	; 0x44
 800115e:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <HAL_SPI_MspInit+0x88>)
 8001160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001162:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	4b11      	ldr	r3, [pc, #68]	; (80011b4 <HAL_SPI_MspInit+0x88>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a10      	ldr	r2, [pc, #64]	; (80011b4 <HAL_SPI_MspInit+0x88>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <HAL_SPI_MspInit+0x88>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001186:	23e0      	movs	r3, #224	; 0xe0
 8001188:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118a:	2302      	movs	r3, #2
 800118c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001192:	2300      	movs	r3, #0
 8001194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001196:	2305      	movs	r3, #5
 8001198:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119a:	f107 0314 	add.w	r3, r7, #20
 800119e:	4619      	mov	r1, r3
 80011a0:	4805      	ldr	r0, [pc, #20]	; (80011b8 <HAL_SPI_MspInit+0x8c>)
 80011a2:	f001 fb03 	bl	80027ac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80011a6:	bf00      	nop
 80011a8:	3728      	adds	r7, #40	; 0x28
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40013000 	.word	0x40013000
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40020000 	.word	0x40020000

080011bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a30      	ldr	r2, [pc, #192]	; (800128c <HAL_TIM_Base_MspInit+0xd0>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d13f      	bne.n	800124e <HAL_TIM_Base_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	60fb      	str	r3, [r7, #12]
 80011d2:	4b2f      	ldr	r3, [pc, #188]	; (8001290 <HAL_TIM_Base_MspInit+0xd4>)
 80011d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d6:	4a2e      	ldr	r2, [pc, #184]	; (8001290 <HAL_TIM_Base_MspInit+0xd4>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	6413      	str	r3, [r2, #64]	; 0x40
 80011de:	4b2c      	ldr	r3, [pc, #176]	; (8001290 <HAL_TIM_Base_MspInit+0xd4>)
 80011e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH2 Init */
    hdma_tim4_ch2.Instance = DMA1_Stream3;
 80011ea:	4b2a      	ldr	r3, [pc, #168]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 80011ec:	4a2a      	ldr	r2, [pc, #168]	; (8001298 <HAL_TIM_Base_MspInit+0xdc>)
 80011ee:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch2.Init.Channel = DMA_CHANNEL_2;
 80011f0:	4b28      	ldr	r3, [pc, #160]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 80011f2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80011f6:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011f8:	4b26      	ldr	r3, [pc, #152]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 80011fa:	2240      	movs	r2, #64	; 0x40
 80011fc:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80011fe:	4b25      	ldr	r3, [pc, #148]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 8001200:	2200      	movs	r2, #0
 8001202:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8001204:	4b23      	ldr	r3, [pc, #140]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 8001206:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800120a:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800120c:	4b21      	ldr	r3, [pc, #132]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 800120e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001212:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001214:	4b1f      	ldr	r3, [pc, #124]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 8001216:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800121a:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch2.Init.Mode = DMA_CIRCULAR;
 800121c:	4b1d      	ldr	r3, [pc, #116]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 800121e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001222:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8001224:	4b1b      	ldr	r3, [pc, #108]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 8001226:	2200      	movs	r2, #0
 8001228:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800122a:	4b1a      	ldr	r3, [pc, #104]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 800122c:	2200      	movs	r2, #0
 800122e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch2) != HAL_OK)
 8001230:	4818      	ldr	r0, [pc, #96]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 8001232:	f000 ff2b 	bl	800208c <HAL_DMA_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 800123c:	f7ff fe06 	bl	8000e4c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim4_ch2);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4a14      	ldr	r2, [pc, #80]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 8001244:	629a      	str	r2, [r3, #40]	; 0x28
 8001246:	4a13      	ldr	r2, [pc, #76]	; (8001294 <HAL_TIM_Base_MspInit+0xd8>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 800124c:	e01a      	b.n	8001284 <HAL_TIM_Base_MspInit+0xc8>
  else if(htim_base->Instance==TIM10)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a12      	ldr	r2, [pc, #72]	; (800129c <HAL_TIM_Base_MspInit+0xe0>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d115      	bne.n	8001284 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001258:	2300      	movs	r3, #0
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <HAL_TIM_Base_MspInit+0xd4>)
 800125e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001260:	4a0b      	ldr	r2, [pc, #44]	; (8001290 <HAL_TIM_Base_MspInit+0xd4>)
 8001262:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001266:	6453      	str	r3, [r2, #68]	; 0x44
 8001268:	4b09      	ldr	r3, [pc, #36]	; (8001290 <HAL_TIM_Base_MspInit+0xd4>)
 800126a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001274:	2200      	movs	r2, #0
 8001276:	2100      	movs	r1, #0
 8001278:	2019      	movs	r0, #25
 800127a:	f000 fed0 	bl	800201e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800127e:	2019      	movs	r0, #25
 8001280:	f000 fee9 	bl	8002056 <HAL_NVIC_EnableIRQ>
}
 8001284:	bf00      	nop
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40000800 	.word	0x40000800
 8001290:	40023800 	.word	0x40023800
 8001294:	20000240 	.word	0x20000240
 8001298:	40026058 	.word	0x40026058
 800129c:	40014400 	.word	0x40014400

080012a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]
 80012b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a12      	ldr	r2, [pc, #72]	; (8001308 <HAL_TIM_MspPostInit+0x68>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d11e      	bne.n	8001300 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	60bb      	str	r3, [r7, #8]
 80012c6:	4b11      	ldr	r3, [pc, #68]	; (800130c <HAL_TIM_MspPostInit+0x6c>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	4a10      	ldr	r2, [pc, #64]	; (800130c <HAL_TIM_MspPostInit+0x6c>)
 80012cc:	f043 0308 	orr.w	r3, r3, #8
 80012d0:	6313      	str	r3, [r2, #48]	; 0x30
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <HAL_TIM_MspPostInit+0x6c>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	f003 0308 	and.w	r3, r3, #8
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80012de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e4:	2302      	movs	r3, #2
 80012e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80012f0:	2302      	movs	r3, #2
 80012f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	4619      	mov	r1, r3
 80012fa:	4805      	ldr	r0, [pc, #20]	; (8001310 <HAL_TIM_MspPostInit+0x70>)
 80012fc:	f001 fa56 	bl	80027ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001300:	bf00      	nop
 8001302:	3720      	adds	r7, #32
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40000800 	.word	0x40000800
 800130c:	40023800 	.word	0x40023800
 8001310:	40020c00 	.word	0x40020c00

08001314 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08a      	sub	sp, #40	; 0x28
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131c:	f107 0314 	add.w	r3, r7, #20
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a1d      	ldr	r2, [pc, #116]	; (80013a8 <HAL_UART_MspInit+0x94>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d133      	bne.n	800139e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]
 800133a:	4b1c      	ldr	r3, [pc, #112]	; (80013ac <HAL_UART_MspInit+0x98>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	4a1b      	ldr	r2, [pc, #108]	; (80013ac <HAL_UART_MspInit+0x98>)
 8001340:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001344:	6413      	str	r3, [r2, #64]	; 0x40
 8001346:	4b19      	ldr	r3, [pc, #100]	; (80013ac <HAL_UART_MspInit+0x98>)
 8001348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	4b15      	ldr	r3, [pc, #84]	; (80013ac <HAL_UART_MspInit+0x98>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a14      	ldr	r2, [pc, #80]	; (80013ac <HAL_UART_MspInit+0x98>)
 800135c:	f043 0301 	orr.w	r3, r3, #1
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
 8001362:	4b12      	ldr	r3, [pc, #72]	; (80013ac <HAL_UART_MspInit+0x98>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800136e:	230c      	movs	r3, #12
 8001370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001372:	2302      	movs	r3, #2
 8001374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800137a:	2303      	movs	r3, #3
 800137c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800137e:	2307      	movs	r3, #7
 8001380:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	4619      	mov	r1, r3
 8001388:	4809      	ldr	r0, [pc, #36]	; (80013b0 <HAL_UART_MspInit+0x9c>)
 800138a:	f001 fa0f 	bl	80027ac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800138e:	2200      	movs	r2, #0
 8001390:	2100      	movs	r1, #0
 8001392:	2026      	movs	r0, #38	; 0x26
 8001394:	f000 fe43 	bl	800201e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001398:	2026      	movs	r0, #38	; 0x26
 800139a:	f000 fe5c 	bl	8002056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800139e:	bf00      	nop
 80013a0:	3728      	adds	r7, #40	; 0x28
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40004400 	.word	0x40004400
 80013ac:	40023800 	.word	0x40023800
 80013b0:	40020000 	.word	0x40020000

080013b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <NMI_Handler+0x4>

080013ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013be:	e7fe      	b.n	80013be <HardFault_Handler+0x4>

080013c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013c4:	e7fe      	b.n	80013c4 <MemManage_Handler+0x4>

080013c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ca:	e7fe      	b.n	80013ca <BusFault_Handler+0x4>

080013cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d0:	e7fe      	b.n	80013d0 <UsageFault_Handler+0x4>

080013d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013d2:	b480      	push	{r7}
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013d6:	bf00      	nop
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013e4:	bf00      	nop
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr

080013ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ee:	b480      	push	{r7}
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001400:	f000 f8fc 	bl	80015fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}

08001408 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch2);
 800140c:	4802      	ldr	r0, [pc, #8]	; (8001418 <DMA1_Stream3_IRQHandler+0x10>)
 800140e:	f000 ff65 	bl	80022dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000240 	.word	0x20000240

0800141c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001420:	4802      	ldr	r0, [pc, #8]	; (800142c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001422:	f004 fdf5 	bl	8006010 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20000334 	.word	0x20000334

08001430 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001434:	4802      	ldr	r0, [pc, #8]	; (8001440 <USART2_IRQHandler+0x10>)
 8001436:	f005 fdb7 	bl	8006fa8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	200004d8 	.word	0x200004d8

08001444 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001448:	4802      	ldr	r0, [pc, #8]	; (8001454 <DMA2_Stream0_IRQHandler+0x10>)
 800144a:	f000 ff47 	bl	80022dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	200003bc 	.word	0x200003bc

08001458 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800145c:	4802      	ldr	r0, [pc, #8]	; (8001468 <OTG_FS_IRQHandler+0x10>)
 800145e:	f001 fe03 	bl	8003068 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000950 	.word	0x20000950

0800146c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001474:	4a14      	ldr	r2, [pc, #80]	; (80014c8 <_sbrk+0x5c>)
 8001476:	4b15      	ldr	r3, [pc, #84]	; (80014cc <_sbrk+0x60>)
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001480:	4b13      	ldr	r3, [pc, #76]	; (80014d0 <_sbrk+0x64>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d102      	bne.n	800148e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001488:	4b11      	ldr	r3, [pc, #68]	; (80014d0 <_sbrk+0x64>)
 800148a:	4a12      	ldr	r2, [pc, #72]	; (80014d4 <_sbrk+0x68>)
 800148c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800148e:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <_sbrk+0x64>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4413      	add	r3, r2
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	429a      	cmp	r2, r3
 800149a:	d207      	bcs.n	80014ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800149c:	f009 fc88 	bl	800adb0 <__errno>
 80014a0:	4602      	mov	r2, r0
 80014a2:	230c      	movs	r3, #12
 80014a4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80014a6:	f04f 33ff 	mov.w	r3, #4294967295
 80014aa:	e009      	b.n	80014c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014ac:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <_sbrk+0x64>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014b2:	4b07      	ldr	r3, [pc, #28]	; (80014d0 <_sbrk+0x64>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	4a05      	ldr	r2, [pc, #20]	; (80014d0 <_sbrk+0x64>)
 80014bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014be:	68fb      	ldr	r3, [r7, #12]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20020000 	.word	0x20020000
 80014cc:	00000400 	.word	0x00000400
 80014d0:	2000022c 	.word	0x2000022c
 80014d4:	20000c18 	.word	0x20000c18

080014d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014dc:	4b08      	ldr	r3, [pc, #32]	; (8001500 <SystemInit+0x28>)
 80014de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014e2:	4a07      	ldr	r2, [pc, #28]	; (8001500 <SystemInit+0x28>)
 80014e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80014ec:	4b04      	ldr	r3, [pc, #16]	; (8001500 <SystemInit+0x28>)
 80014ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80014f2:	609a      	str	r2, [r3, #8]
#endif
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	e000ed00 	.word	0xe000ed00

08001504 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001504:	f8df d034 	ldr.w	sp, [pc, #52]	; 800153c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001508:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800150a:	e003      	b.n	8001514 <LoopCopyDataInit>

0800150c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800150c:	4b0c      	ldr	r3, [pc, #48]	; (8001540 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800150e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001510:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001512:	3104      	adds	r1, #4

08001514 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001514:	480b      	ldr	r0, [pc, #44]	; (8001544 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001516:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001518:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800151a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800151c:	d3f6      	bcc.n	800150c <CopyDataInit>
  ldr  r2, =_sbss
 800151e:	4a0b      	ldr	r2, [pc, #44]	; (800154c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001520:	e002      	b.n	8001528 <LoopFillZerobss>

08001522 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001522:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001524:	f842 3b04 	str.w	r3, [r2], #4

08001528 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001528:	4b09      	ldr	r3, [pc, #36]	; (8001550 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800152a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800152c:	d3f9      	bcc.n	8001522 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800152e:	f7ff ffd3 	bl	80014d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001532:	f009 fc43 	bl	800adbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001536:	f7ff f83b 	bl	80005b0 <main>
  bx  lr    
 800153a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800153c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001540:	0800b948 	.word	0x0800b948
  ldr  r0, =_sdata
 8001544:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001548:	20000200 	.word	0x20000200
  ldr  r2, =_sbss
 800154c:	20000200 	.word	0x20000200
  ldr  r3, = _ebss
 8001550:	20000c18 	.word	0x20000c18

08001554 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001554:	e7fe      	b.n	8001554 <ADC_IRQHandler>
	...

08001558 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800155c:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <HAL_Init+0x40>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a0d      	ldr	r2, [pc, #52]	; (8001598 <HAL_Init+0x40>)
 8001562:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001566:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001568:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <HAL_Init+0x40>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a0a      	ldr	r2, [pc, #40]	; (8001598 <HAL_Init+0x40>)
 800156e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001572:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001574:	4b08      	ldr	r3, [pc, #32]	; (8001598 <HAL_Init+0x40>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a07      	ldr	r2, [pc, #28]	; (8001598 <HAL_Init+0x40>)
 800157a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800157e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001580:	2003      	movs	r0, #3
 8001582:	f000 fd41 	bl	8002008 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001586:	2000      	movs	r0, #0
 8001588:	f000 f808 	bl	800159c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800158c:	f7ff fc62 	bl	8000e54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40023c00 	.word	0x40023c00

0800159c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <HAL_InitTick+0x54>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <HAL_InitTick+0x58>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4619      	mov	r1, r3
 80015ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ba:	4618      	mov	r0, r3
 80015bc:	f000 fd59 	bl	8002072 <HAL_SYSTICK_Config>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e00e      	b.n	80015e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b0f      	cmp	r3, #15
 80015ce:	d80a      	bhi.n	80015e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d0:	2200      	movs	r2, #0
 80015d2:	6879      	ldr	r1, [r7, #4]
 80015d4:	f04f 30ff 	mov.w	r0, #4294967295
 80015d8:	f000 fd21 	bl	800201e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015dc:	4a06      	ldr	r2, [pc, #24]	; (80015f8 <HAL_InitTick+0x5c>)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015e2:	2300      	movs	r3, #0
 80015e4:	e000      	b.n	80015e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000004 	.word	0x20000004
 80015f4:	2000000c 	.word	0x2000000c
 80015f8:	20000008 	.word	0x20000008

080015fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001600:	4b06      	ldr	r3, [pc, #24]	; (800161c <HAL_IncTick+0x20>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	461a      	mov	r2, r3
 8001606:	4b06      	ldr	r3, [pc, #24]	; (8001620 <HAL_IncTick+0x24>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4413      	add	r3, r2
 800160c:	4a04      	ldr	r2, [pc, #16]	; (8001620 <HAL_IncTick+0x24>)
 800160e:	6013      	str	r3, [r2, #0]
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	2000000c 	.word	0x2000000c
 8001620:	20000574 	.word	0x20000574

08001624 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  return uwTick;
 8001628:	4b03      	ldr	r3, [pc, #12]	; (8001638 <HAL_GetTick+0x14>)
 800162a:	681b      	ldr	r3, [r3, #0]
}
 800162c:	4618      	mov	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	20000574 	.word	0x20000574

0800163c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001644:	f7ff ffee 	bl	8001624 <HAL_GetTick>
 8001648:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001654:	d005      	beq.n	8001662 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001656:	4b09      	ldr	r3, [pc, #36]	; (800167c <HAL_Delay+0x40>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	461a      	mov	r2, r3
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4413      	add	r3, r2
 8001660:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001662:	bf00      	nop
 8001664:	f7ff ffde 	bl	8001624 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	68fa      	ldr	r2, [r7, #12]
 8001670:	429a      	cmp	r2, r3
 8001672:	d8f7      	bhi.n	8001664 <HAL_Delay+0x28>
  {
  }
}
 8001674:	bf00      	nop
 8001676:	3710      	adds	r7, #16
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	2000000c 	.word	0x2000000c

08001680 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001688:	2300      	movs	r3, #0
 800168a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d101      	bne.n	8001696 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e033      	b.n	80016fe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	2b00      	cmp	r3, #0
 800169c:	d109      	bne.n	80016b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff fc00 	bl	8000ea4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2200      	movs	r2, #0
 80016a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2200      	movs	r2, #0
 80016ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	f003 0310 	and.w	r3, r3, #16
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d118      	bne.n	80016f0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80016c6:	f023 0302 	bic.w	r3, r3, #2
 80016ca:	f043 0202 	orr.w	r2, r3, #2
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f000 fa4a 	bl	8001b6c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2200      	movs	r2, #0
 80016dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e2:	f023 0303 	bic.w	r3, r3, #3
 80016e6:	f043 0201 	orr.w	r2, r3, #1
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	641a      	str	r2, [r3, #64]	; 0x40
 80016ee:	e001      	b.n	80016f4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80016fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001714:	2300      	movs	r3, #0
 8001716:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800171e:	2b01      	cmp	r3, #1
 8001720:	d101      	bne.n	8001726 <HAL_ADC_Start_DMA+0x1e>
 8001722:	2302      	movs	r3, #2
 8001724:	e0cc      	b.n	80018c0 <HAL_ADC_Start_DMA+0x1b8>
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2201      	movs	r2, #1
 800172a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	f003 0301 	and.w	r3, r3, #1
 8001738:	2b01      	cmp	r3, #1
 800173a:	d018      	beq.n	800176e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f042 0201 	orr.w	r2, r2, #1
 800174a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800174c:	4b5e      	ldr	r3, [pc, #376]	; (80018c8 <HAL_ADC_Start_DMA+0x1c0>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a5e      	ldr	r2, [pc, #376]	; (80018cc <HAL_ADC_Start_DMA+0x1c4>)
 8001752:	fba2 2303 	umull	r2, r3, r2, r3
 8001756:	0c9a      	lsrs	r2, r3, #18
 8001758:	4613      	mov	r3, r2
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	4413      	add	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001760:	e002      	b.n	8001768 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	3b01      	subs	r3, #1
 8001766:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1f9      	bne.n	8001762 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	2b01      	cmp	r3, #1
 800177a:	f040 80a0 	bne.w	80018be <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001782:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001786:	f023 0301 	bic.w	r3, r3, #1
 800178a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800179c:	2b00      	cmp	r3, #0
 800179e:	d007      	beq.n	80017b0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017a8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80017bc:	d106      	bne.n	80017cc <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c2:	f023 0206 	bic.w	r2, r3, #6
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	645a      	str	r2, [r3, #68]	; 0x44
 80017ca:	e002      	b.n	80017d2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2200      	movs	r2, #0
 80017d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017da:	4b3d      	ldr	r3, [pc, #244]	; (80018d0 <HAL_ADC_Start_DMA+0x1c8>)
 80017dc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017e2:	4a3c      	ldr	r2, [pc, #240]	; (80018d4 <HAL_ADC_Start_DMA+0x1cc>)
 80017e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ea:	4a3b      	ldr	r2, [pc, #236]	; (80018d8 <HAL_ADC_Start_DMA+0x1d0>)
 80017ec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017f2:	4a3a      	ldr	r2, [pc, #232]	; (80018dc <HAL_ADC_Start_DMA+0x1d4>)
 80017f4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80017fe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	685a      	ldr	r2, [r3, #4]
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800180e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	689a      	ldr	r2, [r3, #8]
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800181e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	334c      	adds	r3, #76	; 0x4c
 800182a:	4619      	mov	r1, r3
 800182c:	68ba      	ldr	r2, [r7, #8]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f000 fcda 	bl	80021e8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f003 031f 	and.w	r3, r3, #31
 800183c:	2b00      	cmp	r3, #0
 800183e:	d12a      	bne.n	8001896 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a26      	ldr	r2, [pc, #152]	; (80018e0 <HAL_ADC_Start_DMA+0x1d8>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d015      	beq.n	8001876 <HAL_ADC_Start_DMA+0x16e>
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a25      	ldr	r2, [pc, #148]	; (80018e4 <HAL_ADC_Start_DMA+0x1dc>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d105      	bne.n	8001860 <HAL_ADC_Start_DMA+0x158>
 8001854:	4b1e      	ldr	r3, [pc, #120]	; (80018d0 <HAL_ADC_Start_DMA+0x1c8>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f003 031f 	and.w	r3, r3, #31
 800185c:	2b00      	cmp	r3, #0
 800185e:	d00a      	beq.n	8001876 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a20      	ldr	r2, [pc, #128]	; (80018e8 <HAL_ADC_Start_DMA+0x1e0>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d129      	bne.n	80018be <HAL_ADC_Start_DMA+0x1b6>
 800186a:	4b19      	ldr	r3, [pc, #100]	; (80018d0 <HAL_ADC_Start_DMA+0x1c8>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f003 031f 	and.w	r3, r3, #31
 8001872:	2b0f      	cmp	r3, #15
 8001874:	d823      	bhi.n	80018be <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d11c      	bne.n	80018be <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	689a      	ldr	r2, [r3, #8]
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	e013      	b.n	80018be <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a11      	ldr	r2, [pc, #68]	; (80018e0 <HAL_ADC_Start_DMA+0x1d8>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d10e      	bne.n	80018be <HAL_ADC_Start_DMA+0x1b6>
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d107      	bne.n	80018be <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	689a      	ldr	r2, [r3, #8]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80018bc:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20000004 	.word	0x20000004
 80018cc:	431bde83 	.word	0x431bde83
 80018d0:	40012300 	.word	0x40012300
 80018d4:	08001d65 	.word	0x08001d65
 80018d8:	08001e1f 	.word	0x08001e1f
 80018dc:	08001e3b 	.word	0x08001e3b
 80018e0:	40012000 	.word	0x40012000
 80018e4:	40012100 	.word	0x40012100
 80018e8:	40012200 	.word	0x40012200

080018ec <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr

08001900 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800191c:	bf00      	nop
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001932:	2300      	movs	r3, #0
 8001934:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800193c:	2b01      	cmp	r3, #1
 800193e:	d101      	bne.n	8001944 <HAL_ADC_ConfigChannel+0x1c>
 8001940:	2302      	movs	r3, #2
 8001942:	e105      	b.n	8001b50 <HAL_ADC_ConfigChannel+0x228>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2201      	movs	r2, #1
 8001948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2b09      	cmp	r3, #9
 8001952:	d925      	bls.n	80019a0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	68d9      	ldr	r1, [r3, #12]
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	b29b      	uxth	r3, r3
 8001960:	461a      	mov	r2, r3
 8001962:	4613      	mov	r3, r2
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	4413      	add	r3, r2
 8001968:	3b1e      	subs	r3, #30
 800196a:	2207      	movs	r2, #7
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	43da      	mvns	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	400a      	ands	r2, r1
 8001978:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	68d9      	ldr	r1, [r3, #12]
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	689a      	ldr	r2, [r3, #8]
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	b29b      	uxth	r3, r3
 800198a:	4618      	mov	r0, r3
 800198c:	4603      	mov	r3, r0
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	4403      	add	r3, r0
 8001992:	3b1e      	subs	r3, #30
 8001994:	409a      	lsls	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	430a      	orrs	r2, r1
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	e022      	b.n	80019e6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	6919      	ldr	r1, [r3, #16]
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	461a      	mov	r2, r3
 80019ae:	4613      	mov	r3, r2
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	4413      	add	r3, r2
 80019b4:	2207      	movs	r2, #7
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43da      	mvns	r2, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	400a      	ands	r2, r1
 80019c2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6919      	ldr	r1, [r3, #16]
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	689a      	ldr	r2, [r3, #8]
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	4618      	mov	r0, r3
 80019d6:	4603      	mov	r3, r0
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	4403      	add	r3, r0
 80019dc:	409a      	lsls	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	430a      	orrs	r2, r1
 80019e4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	2b06      	cmp	r3, #6
 80019ec:	d824      	bhi.n	8001a38 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685a      	ldr	r2, [r3, #4]
 80019f8:	4613      	mov	r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4413      	add	r3, r2
 80019fe:	3b05      	subs	r3, #5
 8001a00:	221f      	movs	r2, #31
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	43da      	mvns	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	400a      	ands	r2, r1
 8001a0e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685a      	ldr	r2, [r3, #4]
 8001a22:	4613      	mov	r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	4413      	add	r3, r2
 8001a28:	3b05      	subs	r3, #5
 8001a2a:	fa00 f203 	lsl.w	r2, r0, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	430a      	orrs	r2, r1
 8001a34:	635a      	str	r2, [r3, #52]	; 0x34
 8001a36:	e04c      	b.n	8001ad2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	2b0c      	cmp	r3, #12
 8001a3e:	d824      	bhi.n	8001a8a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685a      	ldr	r2, [r3, #4]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	4413      	add	r3, r2
 8001a50:	3b23      	subs	r3, #35	; 0x23
 8001a52:	221f      	movs	r2, #31
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	43da      	mvns	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	400a      	ands	r2, r1
 8001a60:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	4618      	mov	r0, r3
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685a      	ldr	r2, [r3, #4]
 8001a74:	4613      	mov	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	4413      	add	r3, r2
 8001a7a:	3b23      	subs	r3, #35	; 0x23
 8001a7c:	fa00 f203 	lsl.w	r2, r0, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	430a      	orrs	r2, r1
 8001a86:	631a      	str	r2, [r3, #48]	; 0x30
 8001a88:	e023      	b.n	8001ad2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685a      	ldr	r2, [r3, #4]
 8001a94:	4613      	mov	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	4413      	add	r3, r2
 8001a9a:	3b41      	subs	r3, #65	; 0x41
 8001a9c:	221f      	movs	r2, #31
 8001a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa2:	43da      	mvns	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	400a      	ands	r2, r1
 8001aaa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	4618      	mov	r0, r3
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685a      	ldr	r2, [r3, #4]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	4413      	add	r3, r2
 8001ac4:	3b41      	subs	r3, #65	; 0x41
 8001ac6:	fa00 f203 	lsl.w	r2, r0, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ad2:	4b22      	ldr	r3, [pc, #136]	; (8001b5c <HAL_ADC_ConfigChannel+0x234>)
 8001ad4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a21      	ldr	r2, [pc, #132]	; (8001b60 <HAL_ADC_ConfigChannel+0x238>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d109      	bne.n	8001af4 <HAL_ADC_ConfigChannel+0x1cc>
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b12      	cmp	r3, #18
 8001ae6:	d105      	bne.n	8001af4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a19      	ldr	r2, [pc, #100]	; (8001b60 <HAL_ADC_ConfigChannel+0x238>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d123      	bne.n	8001b46 <HAL_ADC_ConfigChannel+0x21e>
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2b10      	cmp	r3, #16
 8001b04:	d003      	beq.n	8001b0e <HAL_ADC_ConfigChannel+0x1e6>
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2b11      	cmp	r3, #17
 8001b0c:	d11b      	bne.n	8001b46 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2b10      	cmp	r3, #16
 8001b20:	d111      	bne.n	8001b46 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <HAL_ADC_ConfigChannel+0x23c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a10      	ldr	r2, [pc, #64]	; (8001b68 <HAL_ADC_ConfigChannel+0x240>)
 8001b28:	fba2 2303 	umull	r2, r3, r2, r3
 8001b2c:	0c9a      	lsrs	r2, r3, #18
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001b38:	e002      	b.n	8001b40 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	3b01      	subs	r3, #1
 8001b3e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f9      	bne.n	8001b3a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	40012300 	.word	0x40012300
 8001b60:	40012000 	.word	0x40012000
 8001b64:	20000004 	.word	0x20000004
 8001b68:	431bde83 	.word	0x431bde83

08001b6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b085      	sub	sp, #20
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b74:	4b79      	ldr	r3, [pc, #484]	; (8001d5c <ADC_Init+0x1f0>)
 8001b76:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	685a      	ldr	r2, [r3, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	431a      	orrs	r2, r3
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ba0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	6859      	ldr	r1, [r3, #4]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	021a      	lsls	r2, r3, #8
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	430a      	orrs	r2, r1
 8001bb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	685a      	ldr	r2, [r3, #4]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001bc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	6859      	ldr	r1, [r3, #4]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689a      	ldr	r2, [r3, #8]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	689a      	ldr	r2, [r3, #8]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001be6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6899      	ldr	r1, [r3, #8]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	68da      	ldr	r2, [r3, #12]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bfe:	4a58      	ldr	r2, [pc, #352]	; (8001d60 <ADC_Init+0x1f4>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d022      	beq.n	8001c4a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	689a      	ldr	r2, [r3, #8]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6899      	ldr	r1, [r3, #8]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	430a      	orrs	r2, r1
 8001c24:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	6899      	ldr	r1, [r3, #8]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	e00f      	b.n	8001c6a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	689a      	ldr	r2, [r3, #8]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	689a      	ldr	r2, [r3, #8]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c68:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	689a      	ldr	r2, [r3, #8]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f022 0202 	bic.w	r2, r2, #2
 8001c78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	6899      	ldr	r1, [r3, #8]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	7e1b      	ldrb	r3, [r3, #24]
 8001c84:	005a      	lsls	r2, r3, #1
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d01b      	beq.n	8001cd0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	685a      	ldr	r2, [r3, #4]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ca6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001cb6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6859      	ldr	r1, [r3, #4]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	035a      	lsls	r2, r3, #13
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	e007      	b.n	8001ce0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	685a      	ldr	r2, [r3, #4]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cde:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001cee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	051a      	lsls	r2, r3, #20
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	430a      	orrs	r2, r1
 8001d04:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	689a      	ldr	r2, [r3, #8]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001d14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	6899      	ldr	r1, [r3, #8]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001d22:	025a      	lsls	r2, r3, #9
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689a      	ldr	r2, [r3, #8]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	6899      	ldr	r1, [r3, #8]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	695b      	ldr	r3, [r3, #20]
 8001d46:	029a      	lsls	r2, r3, #10
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	609a      	str	r2, [r3, #8]
}
 8001d50:	bf00      	nop
 8001d52:	3714      	adds	r7, #20
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr
 8001d5c:	40012300 	.word	0x40012300
 8001d60:	0f000001 	.word	0x0f000001

08001d64 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d70:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d13c      	bne.n	8001df8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d12b      	bne.n	8001df0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d127      	bne.n	8001df0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d006      	beq.n	8001dbc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d119      	bne.n	8001df0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	685a      	ldr	r2, [r3, #4]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f022 0220 	bic.w	r2, r2, #32
 8001dca:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ddc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d105      	bne.n	8001df0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de8:	f043 0201 	orr.w	r2, r3, #1
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001df0:	68f8      	ldr	r0, [r7, #12]
 8001df2:	f7ff fd7b 	bl	80018ec <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001df6:	e00e      	b.n	8001e16 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfc:	f003 0310 	and.w	r3, r3, #16
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d003      	beq.n	8001e0c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001e04:	68f8      	ldr	r0, [r7, #12]
 8001e06:	f7ff fd85 	bl	8001914 <HAL_ADC_ErrorCallback>
}
 8001e0a:	e004      	b.n	8001e16 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	4798      	blx	r3
}
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b084      	sub	sp, #16
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e2a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001e2c:	68f8      	ldr	r0, [r7, #12]
 8001e2e:	f7ff fd67 	bl	8001900 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e32:	bf00      	nop
 8001e34:	3710      	adds	r7, #16
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b084      	sub	sp, #16
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e46:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2240      	movs	r2, #64	; 0x40
 8001e4c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e52:	f043 0204 	orr.w	r2, r3, #4
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001e5a:	68f8      	ldr	r0, [r7, #12]
 8001e5c:	f7ff fd5a 	bl	8001914 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e60:	bf00      	nop
 8001e62:	3710      	adds	r7, #16
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e78:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <__NVIC_SetPriorityGrouping+0x44>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e7e:	68ba      	ldr	r2, [r7, #8]
 8001e80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e84:	4013      	ands	r3, r2
 8001e86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e9a:	4a04      	ldr	r2, [pc, #16]	; (8001eac <__NVIC_SetPriorityGrouping+0x44>)
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	60d3      	str	r3, [r2, #12]
}
 8001ea0:	bf00      	nop
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	e000ed00 	.word	0xe000ed00

08001eb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eb4:	4b04      	ldr	r3, [pc, #16]	; (8001ec8 <__NVIC_GetPriorityGrouping+0x18>)
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	0a1b      	lsrs	r3, r3, #8
 8001eba:	f003 0307 	and.w	r3, r3, #7
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr
 8001ec8:	e000ed00 	.word	0xe000ed00

08001ecc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	db0b      	blt.n	8001ef6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	f003 021f 	and.w	r2, r3, #31
 8001ee4:	4907      	ldr	r1, [pc, #28]	; (8001f04 <__NVIC_EnableIRQ+0x38>)
 8001ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eea:	095b      	lsrs	r3, r3, #5
 8001eec:	2001      	movs	r0, #1
 8001eee:	fa00 f202 	lsl.w	r2, r0, r2
 8001ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	e000e100 	.word	0xe000e100

08001f08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	6039      	str	r1, [r7, #0]
 8001f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	db0a      	blt.n	8001f32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	b2da      	uxtb	r2, r3
 8001f20:	490c      	ldr	r1, [pc, #48]	; (8001f54 <__NVIC_SetPriority+0x4c>)
 8001f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f26:	0112      	lsls	r2, r2, #4
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f30:	e00a      	b.n	8001f48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	4908      	ldr	r1, [pc, #32]	; (8001f58 <__NVIC_SetPriority+0x50>)
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	f003 030f 	and.w	r3, r3, #15
 8001f3e:	3b04      	subs	r3, #4
 8001f40:	0112      	lsls	r2, r2, #4
 8001f42:	b2d2      	uxtb	r2, r2
 8001f44:	440b      	add	r3, r1
 8001f46:	761a      	strb	r2, [r3, #24]
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr
 8001f54:	e000e100 	.word	0xe000e100
 8001f58:	e000ed00 	.word	0xe000ed00

08001f5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b089      	sub	sp, #36	; 0x24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	f1c3 0307 	rsb	r3, r3, #7
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	bf28      	it	cs
 8001f7a:	2304      	movcs	r3, #4
 8001f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	3304      	adds	r3, #4
 8001f82:	2b06      	cmp	r3, #6
 8001f84:	d902      	bls.n	8001f8c <NVIC_EncodePriority+0x30>
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	3b03      	subs	r3, #3
 8001f8a:	e000      	b.n	8001f8e <NVIC_EncodePriority+0x32>
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f90:	f04f 32ff 	mov.w	r2, #4294967295
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43da      	mvns	r2, r3
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	401a      	ands	r2, r3
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	fa01 f303 	lsl.w	r3, r1, r3
 8001fae:	43d9      	mvns	r1, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb4:	4313      	orrs	r3, r2
         );
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3724      	adds	r7, #36	; 0x24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
	...

08001fc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fd4:	d301      	bcc.n	8001fda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e00f      	b.n	8001ffa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fda:	4a0a      	ldr	r2, [pc, #40]	; (8002004 <SysTick_Config+0x40>)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fe2:	210f      	movs	r1, #15
 8001fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fe8:	f7ff ff8e 	bl	8001f08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fec:	4b05      	ldr	r3, [pc, #20]	; (8002004 <SysTick_Config+0x40>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ff2:	4b04      	ldr	r3, [pc, #16]	; (8002004 <SysTick_Config+0x40>)
 8001ff4:	2207      	movs	r2, #7
 8001ff6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	e000e010 	.word	0xe000e010

08002008 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f7ff ff29 	bl	8001e68 <__NVIC_SetPriorityGrouping>
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800201e:	b580      	push	{r7, lr}
 8002020:	b086      	sub	sp, #24
 8002022:	af00      	add	r7, sp, #0
 8002024:	4603      	mov	r3, r0
 8002026:	60b9      	str	r1, [r7, #8]
 8002028:	607a      	str	r2, [r7, #4]
 800202a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800202c:	2300      	movs	r3, #0
 800202e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002030:	f7ff ff3e 	bl	8001eb0 <__NVIC_GetPriorityGrouping>
 8002034:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	68b9      	ldr	r1, [r7, #8]
 800203a:	6978      	ldr	r0, [r7, #20]
 800203c:	f7ff ff8e 	bl	8001f5c <NVIC_EncodePriority>
 8002040:	4602      	mov	r2, r0
 8002042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002046:	4611      	mov	r1, r2
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ff5d 	bl	8001f08 <__NVIC_SetPriority>
}
 800204e:	bf00      	nop
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	4603      	mov	r3, r0
 800205e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff ff31 	bl	8001ecc <__NVIC_EnableIRQ>
}
 800206a:	bf00      	nop
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b082      	sub	sp, #8
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7ff ffa2 	bl	8001fc4 <SysTick_Config>
 8002080:	4603      	mov	r3, r0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
	...

0800208c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002098:	f7ff fac4 	bl	8001624 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d101      	bne.n	80020a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e099      	b.n	80021dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2202      	movs	r2, #2
 80020b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 0201 	bic.w	r2, r2, #1
 80020c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020c8:	e00f      	b.n	80020ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020ca:	f7ff faab 	bl	8001624 <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b05      	cmp	r3, #5
 80020d6:	d908      	bls.n	80020ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2220      	movs	r2, #32
 80020dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2203      	movs	r2, #3
 80020e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e078      	b.n	80021dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0301 	and.w	r3, r3, #1
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1e8      	bne.n	80020ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	4b38      	ldr	r3, [pc, #224]	; (80021e4 <HAL_DMA_Init+0x158>)
 8002104:	4013      	ands	r3, r2
 8002106:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002116:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002122:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800212e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	4313      	orrs	r3, r2
 800213a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002140:	2b04      	cmp	r3, #4
 8002142:	d107      	bne.n	8002154 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214c:	4313      	orrs	r3, r2
 800214e:	697a      	ldr	r2, [r7, #20]
 8002150:	4313      	orrs	r3, r2
 8002152:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	f023 0307 	bic.w	r3, r3, #7
 800216a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002170:	697a      	ldr	r2, [r7, #20]
 8002172:	4313      	orrs	r3, r2
 8002174:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217a:	2b04      	cmp	r3, #4
 800217c:	d117      	bne.n	80021ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	4313      	orrs	r3, r2
 8002186:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800218c:	2b00      	cmp	r3, #0
 800218e:	d00e      	beq.n	80021ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f000 fa91 	bl	80026b8 <DMA_CheckFifoParam>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d008      	beq.n	80021ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2240      	movs	r2, #64	; 0x40
 80021a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2201      	movs	r2, #1
 80021a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80021aa:	2301      	movs	r3, #1
 80021ac:	e016      	b.n	80021dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	697a      	ldr	r2, [r7, #20]
 80021b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 fa48 	bl	800264c <DMA_CalcBaseAndBitshift>
 80021bc:	4603      	mov	r3, r0
 80021be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c4:	223f      	movs	r2, #63	; 0x3f
 80021c6:	409a      	lsls	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3718      	adds	r7, #24
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	f010803f 	.word	0xf010803f

080021e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	60f8      	str	r0, [r7, #12]
 80021f0:	60b9      	str	r1, [r7, #8]
 80021f2:	607a      	str	r2, [r7, #4]
 80021f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021f6:	2300      	movs	r3, #0
 80021f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002206:	2b01      	cmp	r3, #1
 8002208:	d101      	bne.n	800220e <HAL_DMA_Start_IT+0x26>
 800220a:	2302      	movs	r3, #2
 800220c:	e040      	b.n	8002290 <HAL_DMA_Start_IT+0xa8>
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2201      	movs	r2, #1
 8002212:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800221c:	b2db      	uxtb	r3, r3
 800221e:	2b01      	cmp	r3, #1
 8002220:	d12f      	bne.n	8002282 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2202      	movs	r2, #2
 8002226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2200      	movs	r2, #0
 800222e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	68b9      	ldr	r1, [r7, #8]
 8002236:	68f8      	ldr	r0, [r7, #12]
 8002238:	f000 f9da 	bl	80025f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002240:	223f      	movs	r2, #63	; 0x3f
 8002242:	409a      	lsls	r2, r3
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0216 	orr.w	r2, r2, #22
 8002256:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	2b00      	cmp	r3, #0
 800225e:	d007      	beq.n	8002270 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f042 0208 	orr.w	r2, r2, #8
 800226e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f042 0201 	orr.w	r2, r2, #1
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	e005      	b.n	800228e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800228a:	2302      	movs	r3, #2
 800228c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800228e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002290:	4618      	mov	r0, r3
 8002292:	3718      	adds	r7, #24
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d004      	beq.n	80022b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2280      	movs	r2, #128	; 0x80
 80022b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e00c      	b.n	80022d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2205      	movs	r2, #5
 80022ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f022 0201 	bic.w	r2, r2, #1
 80022cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80022e4:	2300      	movs	r3, #0
 80022e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80022e8:	4b92      	ldr	r3, [pc, #584]	; (8002534 <HAL_DMA_IRQHandler+0x258>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a92      	ldr	r2, [pc, #584]	; (8002538 <HAL_DMA_IRQHandler+0x25c>)
 80022ee:	fba2 2303 	umull	r2, r3, r2, r3
 80022f2:	0a9b      	lsrs	r3, r3, #10
 80022f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002306:	2208      	movs	r2, #8
 8002308:	409a      	lsls	r2, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	4013      	ands	r3, r2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d01a      	beq.n	8002348 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0304 	and.w	r3, r3, #4
 800231c:	2b00      	cmp	r3, #0
 800231e:	d013      	beq.n	8002348 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f022 0204 	bic.w	r2, r2, #4
 800232e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002334:	2208      	movs	r2, #8
 8002336:	409a      	lsls	r2, r3
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002340:	f043 0201 	orr.w	r2, r3, #1
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800234c:	2201      	movs	r2, #1
 800234e:	409a      	lsls	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4013      	ands	r3, r2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d012      	beq.n	800237e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	695b      	ldr	r3, [r3, #20]
 800235e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00b      	beq.n	800237e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800236a:	2201      	movs	r2, #1
 800236c:	409a      	lsls	r2, r3
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002376:	f043 0202 	orr.w	r2, r3, #2
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002382:	2204      	movs	r2, #4
 8002384:	409a      	lsls	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	4013      	ands	r3, r2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d012      	beq.n	80023b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d00b      	beq.n	80023b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023a0:	2204      	movs	r2, #4
 80023a2:	409a      	lsls	r2, r3
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ac:	f043 0204 	orr.w	r2, r3, #4
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023b8:	2210      	movs	r2, #16
 80023ba:	409a      	lsls	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	4013      	ands	r3, r2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d043      	beq.n	800244c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0308 	and.w	r3, r3, #8
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d03c      	beq.n	800244c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023d6:	2210      	movs	r2, #16
 80023d8:	409a      	lsls	r2, r3
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d018      	beq.n	800241e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d108      	bne.n	800240c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d024      	beq.n	800244c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	4798      	blx	r3
 800240a:	e01f      	b.n	800244c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002410:	2b00      	cmp	r3, #0
 8002412:	d01b      	beq.n	800244c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	4798      	blx	r3
 800241c:	e016      	b.n	800244c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002428:	2b00      	cmp	r3, #0
 800242a:	d107      	bne.n	800243c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0208 	bic.w	r2, r2, #8
 800243a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002440:	2b00      	cmp	r3, #0
 8002442:	d003      	beq.n	800244c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002450:	2220      	movs	r2, #32
 8002452:	409a      	lsls	r2, r3
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	4013      	ands	r3, r2
 8002458:	2b00      	cmp	r3, #0
 800245a:	f000 808e 	beq.w	800257a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0310 	and.w	r3, r3, #16
 8002468:	2b00      	cmp	r3, #0
 800246a:	f000 8086 	beq.w	800257a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002472:	2220      	movs	r2, #32
 8002474:	409a      	lsls	r2, r3
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b05      	cmp	r3, #5
 8002484:	d136      	bne.n	80024f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f022 0216 	bic.w	r2, r2, #22
 8002494:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	695a      	ldr	r2, [r3, #20]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d103      	bne.n	80024b6 <HAL_DMA_IRQHandler+0x1da>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d007      	beq.n	80024c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 0208 	bic.w	r2, r2, #8
 80024c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ca:	223f      	movs	r2, #63	; 0x3f
 80024cc:	409a      	lsls	r2, r3
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2201      	movs	r2, #1
 80024de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d07d      	beq.n	80025e6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	4798      	blx	r3
        }
        return;
 80024f2:	e078      	b.n	80025e6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d01c      	beq.n	800253c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d108      	bne.n	8002522 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002514:	2b00      	cmp	r3, #0
 8002516:	d030      	beq.n	800257a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	4798      	blx	r3
 8002520:	e02b      	b.n	800257a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002526:	2b00      	cmp	r3, #0
 8002528:	d027      	beq.n	800257a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	4798      	blx	r3
 8002532:	e022      	b.n	800257a <HAL_DMA_IRQHandler+0x29e>
 8002534:	20000004 	.word	0x20000004
 8002538:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002546:	2b00      	cmp	r3, #0
 8002548:	d10f      	bne.n	800256a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f022 0210 	bic.w	r2, r2, #16
 8002558:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2201      	movs	r2, #1
 8002566:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800257e:	2b00      	cmp	r3, #0
 8002580:	d032      	beq.n	80025e8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d022      	beq.n	80025d4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2205      	movs	r2, #5
 8002592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 0201 	bic.w	r2, r2, #1
 80025a4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	3301      	adds	r3, #1
 80025aa:	60bb      	str	r3, [r7, #8]
 80025ac:	697a      	ldr	r2, [r7, #20]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d307      	bcc.n	80025c2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1f2      	bne.n	80025a6 <HAL_DMA_IRQHandler+0x2ca>
 80025c0:	e000      	b.n	80025c4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80025c2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d005      	beq.n	80025e8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	4798      	blx	r3
 80025e4:	e000      	b.n	80025e8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80025e6:	bf00      	nop
    }
  }
}
 80025e8:	3718      	adds	r7, #24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop

080025f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
 80025fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800260c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	683a      	ldr	r2, [r7, #0]
 8002614:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	2b40      	cmp	r3, #64	; 0x40
 800261c:	d108      	bne.n	8002630 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68ba      	ldr	r2, [r7, #8]
 800262c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800262e:	e007      	b.n	8002640 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68ba      	ldr	r2, [r7, #8]
 8002636:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	60da      	str	r2, [r3, #12]
}
 8002640:	bf00      	nop
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	b2db      	uxtb	r3, r3
 800265a:	3b10      	subs	r3, #16
 800265c:	4a14      	ldr	r2, [pc, #80]	; (80026b0 <DMA_CalcBaseAndBitshift+0x64>)
 800265e:	fba2 2303 	umull	r2, r3, r2, r3
 8002662:	091b      	lsrs	r3, r3, #4
 8002664:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002666:	4a13      	ldr	r2, [pc, #76]	; (80026b4 <DMA_CalcBaseAndBitshift+0x68>)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	4413      	add	r3, r2
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	461a      	mov	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2b03      	cmp	r3, #3
 8002678:	d909      	bls.n	800268e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002682:	f023 0303 	bic.w	r3, r3, #3
 8002686:	1d1a      	adds	r2, r3, #4
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	659a      	str	r2, [r3, #88]	; 0x58
 800268c:	e007      	b.n	800269e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002696:	f023 0303 	bic.w	r3, r3, #3
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3714      	adds	r7, #20
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	aaaaaaab 	.word	0xaaaaaaab
 80026b4:	0800b7f0 	.word	0x0800b7f0

080026b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026c0:	2300      	movs	r3, #0
 80026c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	699b      	ldr	r3, [r3, #24]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d11f      	bne.n	8002712 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	2b03      	cmp	r3, #3
 80026d6:	d855      	bhi.n	8002784 <DMA_CheckFifoParam+0xcc>
 80026d8:	a201      	add	r2, pc, #4	; (adr r2, 80026e0 <DMA_CheckFifoParam+0x28>)
 80026da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026de:	bf00      	nop
 80026e0:	080026f1 	.word	0x080026f1
 80026e4:	08002703 	.word	0x08002703
 80026e8:	080026f1 	.word	0x080026f1
 80026ec:	08002785 	.word	0x08002785
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d045      	beq.n	8002788 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002700:	e042      	b.n	8002788 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002706:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800270a:	d13f      	bne.n	800278c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002710:	e03c      	b.n	800278c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800271a:	d121      	bne.n	8002760 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	2b03      	cmp	r3, #3
 8002720:	d836      	bhi.n	8002790 <DMA_CheckFifoParam+0xd8>
 8002722:	a201      	add	r2, pc, #4	; (adr r2, 8002728 <DMA_CheckFifoParam+0x70>)
 8002724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002728:	08002739 	.word	0x08002739
 800272c:	0800273f 	.word	0x0800273f
 8002730:	08002739 	.word	0x08002739
 8002734:	08002751 	.word	0x08002751
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	73fb      	strb	r3, [r7, #15]
      break;
 800273c:	e02f      	b.n	800279e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002742:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d024      	beq.n	8002794 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800274e:	e021      	b.n	8002794 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002754:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002758:	d11e      	bne.n	8002798 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800275e:	e01b      	b.n	8002798 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	2b02      	cmp	r3, #2
 8002764:	d902      	bls.n	800276c <DMA_CheckFifoParam+0xb4>
 8002766:	2b03      	cmp	r3, #3
 8002768:	d003      	beq.n	8002772 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800276a:	e018      	b.n	800279e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	73fb      	strb	r3, [r7, #15]
      break;
 8002770:	e015      	b.n	800279e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002776:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00e      	beq.n	800279c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	73fb      	strb	r3, [r7, #15]
      break;
 8002782:	e00b      	b.n	800279c <DMA_CheckFifoParam+0xe4>
      break;
 8002784:	bf00      	nop
 8002786:	e00a      	b.n	800279e <DMA_CheckFifoParam+0xe6>
      break;
 8002788:	bf00      	nop
 800278a:	e008      	b.n	800279e <DMA_CheckFifoParam+0xe6>
      break;
 800278c:	bf00      	nop
 800278e:	e006      	b.n	800279e <DMA_CheckFifoParam+0xe6>
      break;
 8002790:	bf00      	nop
 8002792:	e004      	b.n	800279e <DMA_CheckFifoParam+0xe6>
      break;
 8002794:	bf00      	nop
 8002796:	e002      	b.n	800279e <DMA_CheckFifoParam+0xe6>
      break;   
 8002798:	bf00      	nop
 800279a:	e000      	b.n	800279e <DMA_CheckFifoParam+0xe6>
      break;
 800279c:	bf00      	nop
    }
  } 
  
  return status; 
 800279e:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b089      	sub	sp, #36	; 0x24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027b6:	2300      	movs	r3, #0
 80027b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027be:	2300      	movs	r3, #0
 80027c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027c2:	2300      	movs	r3, #0
 80027c4:	61fb      	str	r3, [r7, #28]
 80027c6:	e16b      	b.n	8002aa0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027c8:	2201      	movs	r2, #1
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	697a      	ldr	r2, [r7, #20]
 80027d8:	4013      	ands	r3, r2
 80027da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027dc:	693a      	ldr	r2, [r7, #16]
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	f040 815a 	bne.w	8002a9a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d00b      	beq.n	8002806 <HAL_GPIO_Init+0x5a>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d007      	beq.n	8002806 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027fa:	2b11      	cmp	r3, #17
 80027fc:	d003      	beq.n	8002806 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b12      	cmp	r3, #18
 8002804:	d130      	bne.n	8002868 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	2203      	movs	r2, #3
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	43db      	mvns	r3, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4013      	ands	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	68da      	ldr	r2, [r3, #12]
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	4313      	orrs	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800283c:	2201      	movs	r2, #1
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	4013      	ands	r3, r2
 800284a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	091b      	lsrs	r3, r3, #4
 8002852:	f003 0201 	and.w	r2, r3, #1
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4313      	orrs	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	2203      	movs	r2, #3
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	43db      	mvns	r3, r3
 800287a:	69ba      	ldr	r2, [r7, #24]
 800287c:	4013      	ands	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	689a      	ldr	r2, [r3, #8]
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	4313      	orrs	r3, r2
 8002890:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2b02      	cmp	r3, #2
 800289e:	d003      	beq.n	80028a8 <HAL_GPIO_Init+0xfc>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	2b12      	cmp	r3, #18
 80028a6:	d123      	bne.n	80028f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	08da      	lsrs	r2, r3, #3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	3208      	adds	r2, #8
 80028b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	220f      	movs	r2, #15
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	43db      	mvns	r3, r3
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	4013      	ands	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	691a      	ldr	r2, [r3, #16]
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	f003 0307 	and.w	r3, r3, #7
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	4313      	orrs	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	08da      	lsrs	r2, r3, #3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	3208      	adds	r2, #8
 80028ea:	69b9      	ldr	r1, [r7, #24]
 80028ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	2203      	movs	r2, #3
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	43db      	mvns	r3, r3
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	4013      	ands	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f003 0203 	and.w	r2, r3, #3
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	005b      	lsls	r3, r3, #1
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	4313      	orrs	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	69ba      	ldr	r2, [r7, #24]
 8002922:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800292c:	2b00      	cmp	r3, #0
 800292e:	f000 80b4 	beq.w	8002a9a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	4b5f      	ldr	r3, [pc, #380]	; (8002ab4 <HAL_GPIO_Init+0x308>)
 8002938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293a:	4a5e      	ldr	r2, [pc, #376]	; (8002ab4 <HAL_GPIO_Init+0x308>)
 800293c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002940:	6453      	str	r3, [r2, #68]	; 0x44
 8002942:	4b5c      	ldr	r3, [pc, #368]	; (8002ab4 <HAL_GPIO_Init+0x308>)
 8002944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002946:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800294e:	4a5a      	ldr	r2, [pc, #360]	; (8002ab8 <HAL_GPIO_Init+0x30c>)
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	089b      	lsrs	r3, r3, #2
 8002954:	3302      	adds	r3, #2
 8002956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800295a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	220f      	movs	r2, #15
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43db      	mvns	r3, r3
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	4013      	ands	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4a51      	ldr	r2, [pc, #324]	; (8002abc <HAL_GPIO_Init+0x310>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d02b      	beq.n	80029d2 <HAL_GPIO_Init+0x226>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a50      	ldr	r2, [pc, #320]	; (8002ac0 <HAL_GPIO_Init+0x314>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d025      	beq.n	80029ce <HAL_GPIO_Init+0x222>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a4f      	ldr	r2, [pc, #316]	; (8002ac4 <HAL_GPIO_Init+0x318>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d01f      	beq.n	80029ca <HAL_GPIO_Init+0x21e>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a4e      	ldr	r2, [pc, #312]	; (8002ac8 <HAL_GPIO_Init+0x31c>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d019      	beq.n	80029c6 <HAL_GPIO_Init+0x21a>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a4d      	ldr	r2, [pc, #308]	; (8002acc <HAL_GPIO_Init+0x320>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d013      	beq.n	80029c2 <HAL_GPIO_Init+0x216>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a4c      	ldr	r2, [pc, #304]	; (8002ad0 <HAL_GPIO_Init+0x324>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d00d      	beq.n	80029be <HAL_GPIO_Init+0x212>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a4b      	ldr	r2, [pc, #300]	; (8002ad4 <HAL_GPIO_Init+0x328>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d007      	beq.n	80029ba <HAL_GPIO_Init+0x20e>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a4a      	ldr	r2, [pc, #296]	; (8002ad8 <HAL_GPIO_Init+0x32c>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d101      	bne.n	80029b6 <HAL_GPIO_Init+0x20a>
 80029b2:	2307      	movs	r3, #7
 80029b4:	e00e      	b.n	80029d4 <HAL_GPIO_Init+0x228>
 80029b6:	2308      	movs	r3, #8
 80029b8:	e00c      	b.n	80029d4 <HAL_GPIO_Init+0x228>
 80029ba:	2306      	movs	r3, #6
 80029bc:	e00a      	b.n	80029d4 <HAL_GPIO_Init+0x228>
 80029be:	2305      	movs	r3, #5
 80029c0:	e008      	b.n	80029d4 <HAL_GPIO_Init+0x228>
 80029c2:	2304      	movs	r3, #4
 80029c4:	e006      	b.n	80029d4 <HAL_GPIO_Init+0x228>
 80029c6:	2303      	movs	r3, #3
 80029c8:	e004      	b.n	80029d4 <HAL_GPIO_Init+0x228>
 80029ca:	2302      	movs	r3, #2
 80029cc:	e002      	b.n	80029d4 <HAL_GPIO_Init+0x228>
 80029ce:	2301      	movs	r3, #1
 80029d0:	e000      	b.n	80029d4 <HAL_GPIO_Init+0x228>
 80029d2:	2300      	movs	r3, #0
 80029d4:	69fa      	ldr	r2, [r7, #28]
 80029d6:	f002 0203 	and.w	r2, r2, #3
 80029da:	0092      	lsls	r2, r2, #2
 80029dc:	4093      	lsls	r3, r2
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029e4:	4934      	ldr	r1, [pc, #208]	; (8002ab8 <HAL_GPIO_Init+0x30c>)
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	089b      	lsrs	r3, r3, #2
 80029ea:	3302      	adds	r3, #2
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029f2:	4b3a      	ldr	r3, [pc, #232]	; (8002adc <HAL_GPIO_Init+0x330>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	43db      	mvns	r3, r3
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	4013      	ands	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d003      	beq.n	8002a16 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a0e:	69ba      	ldr	r2, [r7, #24]
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a16:	4a31      	ldr	r2, [pc, #196]	; (8002adc <HAL_GPIO_Init+0x330>)
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002a1c:	4b2f      	ldr	r3, [pc, #188]	; (8002adc <HAL_GPIO_Init+0x330>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	43db      	mvns	r3, r3
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d003      	beq.n	8002a40 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a40:	4a26      	ldr	r2, [pc, #152]	; (8002adc <HAL_GPIO_Init+0x330>)
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a46:	4b25      	ldr	r3, [pc, #148]	; (8002adc <HAL_GPIO_Init+0x330>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	4013      	ands	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d003      	beq.n	8002a6a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a6a:	4a1c      	ldr	r2, [pc, #112]	; (8002adc <HAL_GPIO_Init+0x330>)
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a70:	4b1a      	ldr	r3, [pc, #104]	; (8002adc <HAL_GPIO_Init+0x330>)
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	43db      	mvns	r3, r3
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d003      	beq.n	8002a94 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a94:	4a11      	ldr	r2, [pc, #68]	; (8002adc <HAL_GPIO_Init+0x330>)
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	61fb      	str	r3, [r7, #28]
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	2b0f      	cmp	r3, #15
 8002aa4:	f67f ae90 	bls.w	80027c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002aa8:	bf00      	nop
 8002aaa:	3724      	adds	r7, #36	; 0x24
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr
 8002ab4:	40023800 	.word	0x40023800
 8002ab8:	40013800 	.word	0x40013800
 8002abc:	40020000 	.word	0x40020000
 8002ac0:	40020400 	.word	0x40020400
 8002ac4:	40020800 	.word	0x40020800
 8002ac8:	40020c00 	.word	0x40020c00
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	40021400 	.word	0x40021400
 8002ad4:	40021800 	.word	0x40021800
 8002ad8:	40021c00 	.word	0x40021c00
 8002adc:	40013c00 	.word	0x40013c00

08002ae0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	460b      	mov	r3, r1
 8002aea:	807b      	strh	r3, [r7, #2]
 8002aec:	4613      	mov	r3, r2
 8002aee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002af0:	787b      	ldrb	r3, [r7, #1]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d003      	beq.n	8002afe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002af6:	887a      	ldrh	r2, [r7, #2]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002afc:	e003      	b.n	8002b06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002afe:	887b      	ldrh	r3, [r7, #2]
 8002b00:	041a      	lsls	r2, r3, #16
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	619a      	str	r2, [r3, #24]
}
 8002b06:	bf00      	nop
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr

08002b12 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b083      	sub	sp, #12
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	695a      	ldr	r2, [r3, #20]
 8002b22:	887b      	ldrh	r3, [r7, #2]
 8002b24:	401a      	ands	r2, r3
 8002b26:	887b      	ldrh	r3, [r7, #2]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d104      	bne.n	8002b36 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002b2c:	887b      	ldrh	r3, [r7, #2]
 8002b2e:	041a      	lsls	r2, r3, #16
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002b34:	e002      	b.n	8002b3c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002b36:	887a      	ldrh	r2, [r7, #2]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	619a      	str	r2, [r3, #24]
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b4a:	b08f      	sub	sp, #60	; 0x3c
 8002b4c:	af0a      	add	r7, sp, #40	; 0x28
 8002b4e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e054      	b.n	8002c04 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d106      	bne.n	8002b7a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f007 fe6d 	bl	800a854 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2203      	movs	r2, #3
 8002b7e:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d102      	bne.n	8002b94 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f005 f829 	bl	8007bf0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	603b      	str	r3, [r7, #0]
 8002ba4:	687e      	ldr	r6, [r7, #4]
 8002ba6:	466d      	mov	r5, sp
 8002ba8:	f106 0410 	add.w	r4, r6, #16
 8002bac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bb4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002bb8:	e885 0003 	stmia.w	r5, {r0, r1}
 8002bbc:	1d33      	adds	r3, r6, #4
 8002bbe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bc0:	6838      	ldr	r0, [r7, #0]
 8002bc2:	f004 ffa3 	bl	8007b0c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2101      	movs	r1, #1
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f005 f820 	bl	8007c12 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	603b      	str	r3, [r7, #0]
 8002bd8:	687e      	ldr	r6, [r7, #4]
 8002bda:	466d      	mov	r5, sp
 8002bdc:	f106 0410 	add.w	r4, r6, #16
 8002be0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002be2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002be4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002be6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002be8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002bec:	e885 0003 	stmia.w	r5, {r0, r1}
 8002bf0:	1d33      	adds	r3, r6, #4
 8002bf2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bf4:	6838      	ldr	r0, [r7, #0]
 8002bf6:	f005 f933 	bl	8007e60 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c0c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002c0c:	b590      	push	{r4, r7, lr}
 8002c0e:	b089      	sub	sp, #36	; 0x24
 8002c10:	af04      	add	r7, sp, #16
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	4608      	mov	r0, r1
 8002c16:	4611      	mov	r1, r2
 8002c18:	461a      	mov	r2, r3
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	70fb      	strb	r3, [r7, #3]
 8002c1e:	460b      	mov	r3, r1
 8002c20:	70bb      	strb	r3, [r7, #2]
 8002c22:	4613      	mov	r3, r2
 8002c24:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d101      	bne.n	8002c34 <HAL_HCD_HC_Init+0x28>
 8002c30:	2302      	movs	r3, #2
 8002c32:	e07f      	b.n	8002d34 <HAL_HCD_HC_Init+0x128>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2201      	movs	r2, #1
 8002c38:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002c3c:	78fa      	ldrb	r2, [r7, #3]
 8002c3e:	6879      	ldr	r1, [r7, #4]
 8002c40:	4613      	mov	r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	4413      	add	r3, r2
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	440b      	add	r3, r1
 8002c4a:	333d      	adds	r3, #61	; 0x3d
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002c50:	78fa      	ldrb	r2, [r7, #3]
 8002c52:	6879      	ldr	r1, [r7, #4]
 8002c54:	4613      	mov	r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4413      	add	r3, r2
 8002c5a:	00db      	lsls	r3, r3, #3
 8002c5c:	440b      	add	r3, r1
 8002c5e:	3338      	adds	r3, #56	; 0x38
 8002c60:	787a      	ldrb	r2, [r7, #1]
 8002c62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002c64:	78fa      	ldrb	r2, [r7, #3]
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	00db      	lsls	r3, r3, #3
 8002c70:	440b      	add	r3, r1
 8002c72:	3340      	adds	r3, #64	; 0x40
 8002c74:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002c76:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002c78:	78fa      	ldrb	r2, [r7, #3]
 8002c7a:	6879      	ldr	r1, [r7, #4]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4413      	add	r3, r2
 8002c82:	00db      	lsls	r3, r3, #3
 8002c84:	440b      	add	r3, r1
 8002c86:	3339      	adds	r3, #57	; 0x39
 8002c88:	78fa      	ldrb	r2, [r7, #3]
 8002c8a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002c8c:	78fa      	ldrb	r2, [r7, #3]
 8002c8e:	6879      	ldr	r1, [r7, #4]
 8002c90:	4613      	mov	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	440b      	add	r3, r1
 8002c9a:	333f      	adds	r3, #63	; 0x3f
 8002c9c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002ca0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002ca2:	78fa      	ldrb	r2, [r7, #3]
 8002ca4:	78bb      	ldrb	r3, [r7, #2]
 8002ca6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002caa:	b2d8      	uxtb	r0, r3
 8002cac:	6879      	ldr	r1, [r7, #4]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	00db      	lsls	r3, r3, #3
 8002cb6:	440b      	add	r3, r1
 8002cb8:	333a      	adds	r3, #58	; 0x3a
 8002cba:	4602      	mov	r2, r0
 8002cbc:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002cbe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	da0a      	bge.n	8002cdc <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002cc6:	78fa      	ldrb	r2, [r7, #3]
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	4413      	add	r3, r2
 8002cd0:	00db      	lsls	r3, r3, #3
 8002cd2:	440b      	add	r3, r1
 8002cd4:	333b      	adds	r3, #59	; 0x3b
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	701a      	strb	r2, [r3, #0]
 8002cda:	e009      	b.n	8002cf0 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002cdc:	78fa      	ldrb	r2, [r7, #3]
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	4413      	add	r3, r2
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	440b      	add	r3, r1
 8002cea:	333b      	adds	r3, #59	; 0x3b
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	4413      	add	r3, r2
 8002cfa:	00db      	lsls	r3, r3, #3
 8002cfc:	440b      	add	r3, r1
 8002cfe:	333c      	adds	r3, #60	; 0x3c
 8002d00:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d04:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6818      	ldr	r0, [r3, #0]
 8002d0a:	787c      	ldrb	r4, [r7, #1]
 8002d0c:	78ba      	ldrb	r2, [r7, #2]
 8002d0e:	78f9      	ldrb	r1, [r7, #3]
 8002d10:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002d12:	9302      	str	r3, [sp, #8]
 8002d14:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d18:	9301      	str	r3, [sp, #4]
 8002d1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d1e:	9300      	str	r3, [sp, #0]
 8002d20:	4623      	mov	r3, r4
 8002d22:	f005 fa1f 	bl	8008164 <USB_HC_Init>
 8002d26:	4603      	mov	r3, r0
 8002d28:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3714      	adds	r7, #20
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd90      	pop	{r4, r7, pc}

08002d3c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	460b      	mov	r3, r1
 8002d46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d101      	bne.n	8002d5a <HAL_HCD_HC_Halt+0x1e>
 8002d56:	2302      	movs	r3, #2
 8002d58:	e00f      	b.n	8002d7a <HAL_HCD_HC_Halt+0x3e>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	78fa      	ldrb	r2, [r7, #3]
 8002d68:	4611      	mov	r1, r2
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f005 fc5b 	bl	8008626 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
	...

08002d84 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	4608      	mov	r0, r1
 8002d8e:	4611      	mov	r1, r2
 8002d90:	461a      	mov	r2, r3
 8002d92:	4603      	mov	r3, r0
 8002d94:	70fb      	strb	r3, [r7, #3]
 8002d96:	460b      	mov	r3, r1
 8002d98:	70bb      	strb	r3, [r7, #2]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002d9e:	78fa      	ldrb	r2, [r7, #3]
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	4613      	mov	r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4413      	add	r3, r2
 8002da8:	00db      	lsls	r3, r3, #3
 8002daa:	440b      	add	r3, r1
 8002dac:	333b      	adds	r3, #59	; 0x3b
 8002dae:	78ba      	ldrb	r2, [r7, #2]
 8002db0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002db2:	78fa      	ldrb	r2, [r7, #3]
 8002db4:	6879      	ldr	r1, [r7, #4]
 8002db6:	4613      	mov	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4413      	add	r3, r2
 8002dbc:	00db      	lsls	r3, r3, #3
 8002dbe:	440b      	add	r3, r1
 8002dc0:	333f      	adds	r3, #63	; 0x3f
 8002dc2:	787a      	ldrb	r2, [r7, #1]
 8002dc4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002dc6:	7c3b      	ldrb	r3, [r7, #16]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d114      	bne.n	8002df6 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002dcc:	78fa      	ldrb	r2, [r7, #3]
 8002dce:	6879      	ldr	r1, [r7, #4]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	4413      	add	r3, r2
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	440b      	add	r3, r1
 8002dda:	3342      	adds	r3, #66	; 0x42
 8002ddc:	2203      	movs	r2, #3
 8002dde:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	4413      	add	r3, r2
 8002dea:	00db      	lsls	r3, r3, #3
 8002dec:	440b      	add	r3, r1
 8002dee:	333d      	adds	r3, #61	; 0x3d
 8002df0:	7f3a      	ldrb	r2, [r7, #28]
 8002df2:	701a      	strb	r2, [r3, #0]
 8002df4:	e009      	b.n	8002e0a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002df6:	78fa      	ldrb	r2, [r7, #3]
 8002df8:	6879      	ldr	r1, [r7, #4]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	4413      	add	r3, r2
 8002e00:	00db      	lsls	r3, r3, #3
 8002e02:	440b      	add	r3, r1
 8002e04:	3342      	adds	r3, #66	; 0x42
 8002e06:	2202      	movs	r2, #2
 8002e08:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002e0a:	787b      	ldrb	r3, [r7, #1]
 8002e0c:	2b03      	cmp	r3, #3
 8002e0e:	f200 80d6 	bhi.w	8002fbe <HAL_HCD_HC_SubmitRequest+0x23a>
 8002e12:	a201      	add	r2, pc, #4	; (adr r2, 8002e18 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e18:	08002e29 	.word	0x08002e29
 8002e1c:	08002fa9 	.word	0x08002fa9
 8002e20:	08002e95 	.word	0x08002e95
 8002e24:	08002f1f 	.word	0x08002f1f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002e28:	7c3b      	ldrb	r3, [r7, #16]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	f040 80c9 	bne.w	8002fc2 <HAL_HCD_HC_SubmitRequest+0x23e>
 8002e30:	78bb      	ldrb	r3, [r7, #2]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	f040 80c5 	bne.w	8002fc2 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8002e38:	8b3b      	ldrh	r3, [r7, #24]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d109      	bne.n	8002e52 <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002e3e:	78fa      	ldrb	r2, [r7, #3]
 8002e40:	6879      	ldr	r1, [r7, #4]
 8002e42:	4613      	mov	r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	4413      	add	r3, r2
 8002e48:	00db      	lsls	r3, r3, #3
 8002e4a:	440b      	add	r3, r1
 8002e4c:	3351      	adds	r3, #81	; 0x51
 8002e4e:	2201      	movs	r2, #1
 8002e50:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002e52:	78fa      	ldrb	r2, [r7, #3]
 8002e54:	6879      	ldr	r1, [r7, #4]
 8002e56:	4613      	mov	r3, r2
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	4413      	add	r3, r2
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	440b      	add	r3, r1
 8002e60:	3351      	adds	r3, #81	; 0x51
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d10a      	bne.n	8002e7e <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e68:	78fa      	ldrb	r2, [r7, #3]
 8002e6a:	6879      	ldr	r1, [r7, #4]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	4413      	add	r3, r2
 8002e72:	00db      	lsls	r3, r3, #3
 8002e74:	440b      	add	r3, r1
 8002e76:	3342      	adds	r3, #66	; 0x42
 8002e78:	2200      	movs	r2, #0
 8002e7a:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002e7c:	e0a1      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e7e:	78fa      	ldrb	r2, [r7, #3]
 8002e80:	6879      	ldr	r1, [r7, #4]
 8002e82:	4613      	mov	r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	4413      	add	r3, r2
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	440b      	add	r3, r1
 8002e8c:	3342      	adds	r3, #66	; 0x42
 8002e8e:	2202      	movs	r2, #2
 8002e90:	701a      	strb	r2, [r3, #0]
      break;
 8002e92:	e096      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002e94:	78bb      	ldrb	r3, [r7, #2]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d120      	bne.n	8002edc <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002e9a:	78fa      	ldrb	r2, [r7, #3]
 8002e9c:	6879      	ldr	r1, [r7, #4]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4413      	add	r3, r2
 8002ea4:	00db      	lsls	r3, r3, #3
 8002ea6:	440b      	add	r3, r1
 8002ea8:	3351      	adds	r3, #81	; 0x51
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d10a      	bne.n	8002ec6 <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002eb0:	78fa      	ldrb	r2, [r7, #3]
 8002eb2:	6879      	ldr	r1, [r7, #4]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	4413      	add	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	440b      	add	r3, r1
 8002ebe:	3342      	adds	r3, #66	; 0x42
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002ec4:	e07e      	b.n	8002fc4 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ec6:	78fa      	ldrb	r2, [r7, #3]
 8002ec8:	6879      	ldr	r1, [r7, #4]
 8002eca:	4613      	mov	r3, r2
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	4413      	add	r3, r2
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	440b      	add	r3, r1
 8002ed4:	3342      	adds	r3, #66	; 0x42
 8002ed6:	2202      	movs	r2, #2
 8002ed8:	701a      	strb	r2, [r3, #0]
      break;
 8002eda:	e073      	b.n	8002fc4 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002edc:	78fa      	ldrb	r2, [r7, #3]
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	00db      	lsls	r3, r3, #3
 8002ee8:	440b      	add	r3, r1
 8002eea:	3350      	adds	r3, #80	; 0x50
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10a      	bne.n	8002f08 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ef2:	78fa      	ldrb	r2, [r7, #3]
 8002ef4:	6879      	ldr	r1, [r7, #4]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	4413      	add	r3, r2
 8002efc:	00db      	lsls	r3, r3, #3
 8002efe:	440b      	add	r3, r1
 8002f00:	3342      	adds	r3, #66	; 0x42
 8002f02:	2200      	movs	r2, #0
 8002f04:	701a      	strb	r2, [r3, #0]
      break;
 8002f06:	e05d      	b.n	8002fc4 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f08:	78fa      	ldrb	r2, [r7, #3]
 8002f0a:	6879      	ldr	r1, [r7, #4]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	4413      	add	r3, r2
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	440b      	add	r3, r1
 8002f16:	3342      	adds	r3, #66	; 0x42
 8002f18:	2202      	movs	r2, #2
 8002f1a:	701a      	strb	r2, [r3, #0]
      break;
 8002f1c:	e052      	b.n	8002fc4 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002f1e:	78bb      	ldrb	r3, [r7, #2]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d120      	bne.n	8002f66 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f24:	78fa      	ldrb	r2, [r7, #3]
 8002f26:	6879      	ldr	r1, [r7, #4]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	440b      	add	r3, r1
 8002f32:	3351      	adds	r3, #81	; 0x51
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10a      	bne.n	8002f50 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f3a:	78fa      	ldrb	r2, [r7, #3]
 8002f3c:	6879      	ldr	r1, [r7, #4]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	4413      	add	r3, r2
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	440b      	add	r3, r1
 8002f48:	3342      	adds	r3, #66	; 0x42
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002f4e:	e039      	b.n	8002fc4 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f50:	78fa      	ldrb	r2, [r7, #3]
 8002f52:	6879      	ldr	r1, [r7, #4]
 8002f54:	4613      	mov	r3, r2
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	4413      	add	r3, r2
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	440b      	add	r3, r1
 8002f5e:	3342      	adds	r3, #66	; 0x42
 8002f60:	2202      	movs	r2, #2
 8002f62:	701a      	strb	r2, [r3, #0]
      break;
 8002f64:	e02e      	b.n	8002fc4 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f66:	78fa      	ldrb	r2, [r7, #3]
 8002f68:	6879      	ldr	r1, [r7, #4]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	4413      	add	r3, r2
 8002f70:	00db      	lsls	r3, r3, #3
 8002f72:	440b      	add	r3, r1
 8002f74:	3350      	adds	r3, #80	; 0x50
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d10a      	bne.n	8002f92 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f7c:	78fa      	ldrb	r2, [r7, #3]
 8002f7e:	6879      	ldr	r1, [r7, #4]
 8002f80:	4613      	mov	r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	4413      	add	r3, r2
 8002f86:	00db      	lsls	r3, r3, #3
 8002f88:	440b      	add	r3, r1
 8002f8a:	3342      	adds	r3, #66	; 0x42
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	701a      	strb	r2, [r3, #0]
      break;
 8002f90:	e018      	b.n	8002fc4 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f92:	78fa      	ldrb	r2, [r7, #3]
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	4613      	mov	r3, r2
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	4413      	add	r3, r2
 8002f9c:	00db      	lsls	r3, r3, #3
 8002f9e:	440b      	add	r3, r1
 8002fa0:	3342      	adds	r3, #66	; 0x42
 8002fa2:	2202      	movs	r2, #2
 8002fa4:	701a      	strb	r2, [r3, #0]
      break;
 8002fa6:	e00d      	b.n	8002fc4 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fa8:	78fa      	ldrb	r2, [r7, #3]
 8002faa:	6879      	ldr	r1, [r7, #4]
 8002fac:	4613      	mov	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	00db      	lsls	r3, r3, #3
 8002fb4:	440b      	add	r3, r1
 8002fb6:	3342      	adds	r3, #66	; 0x42
 8002fb8:	2200      	movs	r2, #0
 8002fba:	701a      	strb	r2, [r3, #0]
      break;
 8002fbc:	e002      	b.n	8002fc4 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8002fbe:	bf00      	nop
 8002fc0:	e000      	b.n	8002fc4 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8002fc2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002fc4:	78fa      	ldrb	r2, [r7, #3]
 8002fc6:	6879      	ldr	r1, [r7, #4]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4413      	add	r3, r2
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	440b      	add	r3, r1
 8002fd2:	3344      	adds	r3, #68	; 0x44
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002fd8:	78fa      	ldrb	r2, [r7, #3]
 8002fda:	8b39      	ldrh	r1, [r7, #24]
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	4413      	add	r3, r2
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	4403      	add	r3, r0
 8002fe8:	3348      	adds	r3, #72	; 0x48
 8002fea:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002fec:	78fa      	ldrb	r2, [r7, #3]
 8002fee:	6879      	ldr	r1, [r7, #4]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	4413      	add	r3, r2
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	440b      	add	r3, r1
 8002ffa:	335c      	adds	r3, #92	; 0x5c
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003000:	78fa      	ldrb	r2, [r7, #3]
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	4613      	mov	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4413      	add	r3, r2
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	440b      	add	r3, r1
 800300e:	334c      	adds	r3, #76	; 0x4c
 8003010:	2200      	movs	r2, #0
 8003012:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003014:	78fa      	ldrb	r2, [r7, #3]
 8003016:	6879      	ldr	r1, [r7, #4]
 8003018:	4613      	mov	r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	4413      	add	r3, r2
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	440b      	add	r3, r1
 8003022:	3339      	adds	r3, #57	; 0x39
 8003024:	78fa      	ldrb	r2, [r7, #3]
 8003026:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003028:	78fa      	ldrb	r2, [r7, #3]
 800302a:	6879      	ldr	r1, [r7, #4]
 800302c:	4613      	mov	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	440b      	add	r3, r1
 8003036:	335d      	adds	r3, #93	; 0x5d
 8003038:	2200      	movs	r2, #0
 800303a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6818      	ldr	r0, [r3, #0]
 8003040:	78fa      	ldrb	r2, [r7, #3]
 8003042:	4613      	mov	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	3338      	adds	r3, #56	; 0x38
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	18d1      	adds	r1, r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	b2db      	uxtb	r3, r3
 8003056:	461a      	mov	r2, r3
 8003058:	f005 f98e 	bl	8008378 <USB_HC_StartXfer>
 800305c:	4603      	mov	r3, r0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop

08003068 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f004 feab 	bl	8007dda <USB_GetMode>
 8003084:	4603      	mov	r3, r0
 8003086:	2b01      	cmp	r3, #1
 8003088:	f040 80ef 	bne.w	800326a <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f004 fe8f 	bl	8007db4 <USB_ReadInterrupts>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 80e5 	beq.w	8003268 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f004 fe86 	bl	8007db4 <USB_ReadInterrupts>
 80030a8:	4603      	mov	r3, r0
 80030aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80030b2:	d104      	bne.n	80030be <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80030bc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f004 fe76 	bl	8007db4 <USB_ReadInterrupts>
 80030c8:	4603      	mov	r3, r0
 80030ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030d2:	d104      	bne.n	80030de <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80030dc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f004 fe66 	bl	8007db4 <USB_ReadInterrupts>
 80030e8:	4603      	mov	r3, r0
 80030ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80030ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030f2:	d104      	bne.n	80030fe <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80030fc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f004 fe56 	bl	8007db4 <USB_ReadInterrupts>
 8003108:	4603      	mov	r3, r0
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	2b02      	cmp	r3, #2
 8003110:	d103      	bne.n	800311a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2202      	movs	r2, #2
 8003118:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f004 fe48 	bl	8007db4 <USB_ReadInterrupts>
 8003124:	4603      	mov	r3, r0
 8003126:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800312a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800312e:	d115      	bne.n	800315c <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003138:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d108      	bne.n	800315c <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f007 fc00 	bl	800a950 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2101      	movs	r1, #1
 8003156:	4618      	mov	r0, r3
 8003158:	f004 ff3e 	bl	8007fd8 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4618      	mov	r0, r3
 8003162:	f004 fe27 	bl	8007db4 <USB_ReadInterrupts>
 8003166:	4603      	mov	r3, r0
 8003168:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800316c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003170:	d102      	bne.n	8003178 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f001 f966 	bl	8004444 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4618      	mov	r0, r3
 800317e:	f004 fe19 	bl	8007db4 <USB_ReadInterrupts>
 8003182:	4603      	mov	r3, r0
 8003184:	f003 0308 	and.w	r3, r3, #8
 8003188:	2b08      	cmp	r3, #8
 800318a:	d106      	bne.n	800319a <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f007 fbc3 	bl	800a918 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2208      	movs	r2, #8
 8003198:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4618      	mov	r0, r3
 80031a0:	f004 fe08 	bl	8007db4 <USB_ReadInterrupts>
 80031a4:	4603      	mov	r3, r0
 80031a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80031ae:	d138      	bne.n	8003222 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4618      	mov	r0, r3
 80031b6:	f005 fa25 	bl	8008604 <USB_HC_ReadInterrupt>
 80031ba:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80031bc:	2300      	movs	r3, #0
 80031be:	617b      	str	r3, [r7, #20]
 80031c0:	e025      	b.n	800320e <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	f003 030f 	and.w	r3, r3, #15
 80031c8:	68ba      	ldr	r2, [r7, #8]
 80031ca:	fa22 f303 	lsr.w	r3, r2, r3
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d018      	beq.n	8003208 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	015a      	lsls	r2, r3, #5
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	4413      	add	r3, r2
 80031de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031ec:	d106      	bne.n	80031fc <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	4619      	mov	r1, r3
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f000 f8cf 	bl	8003398 <HCD_HC_IN_IRQHandler>
 80031fa:	e005      	b.n	8003208 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	4619      	mov	r1, r3
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 fcfd 	bl	8003c02 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	3301      	adds	r3, #1
 800320c:	617b      	str	r3, [r7, #20]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	429a      	cmp	r2, r3
 8003216:	d3d4      	bcc.n	80031c2 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003220:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4618      	mov	r0, r3
 8003228:	f004 fdc4 	bl	8007db4 <USB_ReadInterrupts>
 800322c:	4603      	mov	r3, r0
 800322e:	f003 0310 	and.w	r3, r3, #16
 8003232:	2b10      	cmp	r3, #16
 8003234:	d101      	bne.n	800323a <HAL_HCD_IRQHandler+0x1d2>
 8003236:	2301      	movs	r3, #1
 8003238:	e000      	b.n	800323c <HAL_HCD_IRQHandler+0x1d4>
 800323a:	2300      	movs	r3, #0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d014      	beq.n	800326a <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	699a      	ldr	r2, [r3, #24]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f022 0210 	bic.w	r2, r2, #16
 800324e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	f001 f84b 	bl	80042ec <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	699a      	ldr	r2, [r3, #24]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f042 0210 	orr.w	r2, r2, #16
 8003264:	619a      	str	r2, [r3, #24]
 8003266:	e000      	b.n	800326a <HAL_HCD_IRQHandler+0x202>
      return;
 8003268:	bf00      	nop
    }
  }
}
 800326a:	3718      	adds	r7, #24
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800327e:	2b01      	cmp	r3, #1
 8003280:	d101      	bne.n	8003286 <HAL_HCD_Start+0x16>
 8003282:	2302      	movs	r3, #2
 8003284:	e013      	b.n	80032ae <HAL_HCD_Start+0x3e>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f004 fc9b 	bl	8007bce <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2101      	movs	r1, #1
 800329e:	4618      	mov	r0, r3
 80032a0:	f004 fefe 	bl	80080a0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b082      	sub	sp, #8
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d101      	bne.n	80032cc <HAL_HCD_Stop+0x16>
 80032c8:	2302      	movs	r3, #2
 80032ca:	e00d      	b.n	80032e8 <HAL_HCD_Stop+0x32>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4618      	mov	r0, r3
 80032da:	f005 fadf 	bl	800889c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3708      	adds	r7, #8
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f004 fea5 	bl	800804c <USB_ResetPort>
 8003302:	4603      	mov	r3, r0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3708      	adds	r7, #8
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	460b      	mov	r3, r1
 8003316:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003318:	78fa      	ldrb	r2, [r7, #3]
 800331a:	6879      	ldr	r1, [r7, #4]
 800331c:	4613      	mov	r3, r2
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	4413      	add	r3, r2
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	440b      	add	r3, r1
 8003326:	335c      	adds	r3, #92	; 0x5c
 8003328:	781b      	ldrb	r3, [r3, #0]
}
 800332a:	4618      	mov	r0, r3
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003336:	b480      	push	{r7}
 8003338:	b083      	sub	sp, #12
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
 800333e:	460b      	mov	r3, r1
 8003340:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003342:	78fa      	ldrb	r2, [r7, #3]
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	00db      	lsls	r3, r3, #3
 800334e:	440b      	add	r3, r1
 8003350:	334c      	adds	r3, #76	; 0x4c
 8003352:	681b      	ldr	r3, [r3, #0]
}
 8003354:	4618      	mov	r0, r3
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f004 fee7 	bl	8008140 <USB_GetCurrentFrame>
 8003372:	4603      	mov	r3, r0
}
 8003374:	4618      	mov	r0, r3
 8003376:	3708      	adds	r7, #8
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4618      	mov	r0, r3
 800338a:	f004 fec2 	bl	8008112 <USB_GetHostSpeed>
 800338e:	4603      	mov	r3, r0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	460b      	mov	r3, r1
 80033a2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80033ae:	78fb      	ldrb	r3, [r7, #3]
 80033b0:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	015a      	lsls	r2, r3, #5
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	4413      	add	r3, r2
 80033ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f003 0304 	and.w	r3, r3, #4
 80033c4:	2b04      	cmp	r3, #4
 80033c6:	d119      	bne.n	80033fc <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	015a      	lsls	r2, r3, #5
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	4413      	add	r3, r2
 80033d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033d4:	461a      	mov	r2, r3
 80033d6:	2304      	movs	r3, #4
 80033d8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	015a      	lsls	r2, r3, #5
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	4413      	add	r3, r2
 80033e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	68fa      	ldr	r2, [r7, #12]
 80033ea:	0151      	lsls	r1, r2, #5
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	440a      	add	r2, r1
 80033f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80033f4:	f043 0302 	orr.w	r3, r3, #2
 80033f8:	60d3      	str	r3, [r2, #12]
 80033fa:	e0ce      	b.n	800359a <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	015a      	lsls	r2, r3, #5
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	4413      	add	r3, r2
 8003404:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800340e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003412:	d12c      	bne.n	800346e <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	015a      	lsls	r2, r3, #5
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	4413      	add	r3, r2
 800341c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003420:	461a      	mov	r2, r3
 8003422:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003426:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003428:	6879      	ldr	r1, [r7, #4]
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	4613      	mov	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4413      	add	r3, r2
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	440b      	add	r3, r1
 8003436:	335d      	adds	r3, #93	; 0x5d
 8003438:	2207      	movs	r2, #7
 800343a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	015a      	lsls	r2, r3, #5
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	4413      	add	r3, r2
 8003444:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	0151      	lsls	r1, r2, #5
 800344e:	693a      	ldr	r2, [r7, #16]
 8003450:	440a      	add	r2, r1
 8003452:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003456:	f043 0302 	orr.w	r3, r3, #2
 800345a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	b2d2      	uxtb	r2, r2
 8003464:	4611      	mov	r1, r2
 8003466:	4618      	mov	r0, r3
 8003468:	f005 f8dd 	bl	8008626 <USB_HC_Halt>
 800346c:	e095      	b.n	800359a <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	015a      	lsls	r2, r3, #5
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	4413      	add	r3, r2
 8003476:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f003 0320 	and.w	r3, r3, #32
 8003480:	2b20      	cmp	r3, #32
 8003482:	d109      	bne.n	8003498 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	015a      	lsls	r2, r3, #5
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	4413      	add	r3, r2
 800348c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003490:	461a      	mov	r2, r3
 8003492:	2320      	movs	r3, #32
 8003494:	6093      	str	r3, [r2, #8]
 8003496:	e080      	b.n	800359a <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	015a      	lsls	r2, r3, #5
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4413      	add	r3, r2
 80034a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f003 0308 	and.w	r3, r3, #8
 80034aa:	2b08      	cmp	r3, #8
 80034ac:	d134      	bne.n	8003518 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	015a      	lsls	r2, r3, #5
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	4413      	add	r3, r2
 80034b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	68fa      	ldr	r2, [r7, #12]
 80034be:	0151      	lsls	r1, r2, #5
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	440a      	add	r2, r1
 80034c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034c8:	f043 0302 	orr.w	r3, r3, #2
 80034cc:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	4613      	mov	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	4413      	add	r3, r2
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	440b      	add	r3, r1
 80034dc:	335d      	adds	r3, #93	; 0x5d
 80034de:	2205      	movs	r2, #5
 80034e0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	015a      	lsls	r2, r3, #5
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	4413      	add	r3, r2
 80034ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034ee:	461a      	mov	r2, r3
 80034f0:	2310      	movs	r3, #16
 80034f2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	015a      	lsls	r2, r3, #5
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	4413      	add	r3, r2
 80034fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003500:	461a      	mov	r2, r3
 8003502:	2308      	movs	r3, #8
 8003504:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	b2d2      	uxtb	r2, r2
 800350e:	4611      	mov	r1, r2
 8003510:	4618      	mov	r0, r3
 8003512:	f005 f888 	bl	8008626 <USB_HC_Halt>
 8003516:	e040      	b.n	800359a <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	015a      	lsls	r2, r3, #5
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	4413      	add	r3, r2
 8003520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800352a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800352e:	d134      	bne.n	800359a <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	015a      	lsls	r2, r3, #5
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	4413      	add	r3, r2
 8003538:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	0151      	lsls	r1, r2, #5
 8003542:	693a      	ldr	r2, [r7, #16]
 8003544:	440a      	add	r2, r1
 8003546:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800354a:	f043 0302 	orr.w	r3, r3, #2
 800354e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	b2d2      	uxtb	r2, r2
 8003558:	4611      	mov	r1, r2
 800355a:	4618      	mov	r0, r3
 800355c:	f005 f863 	bl	8008626 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	015a      	lsls	r2, r3, #5
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	4413      	add	r3, r2
 8003568:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800356c:	461a      	mov	r2, r3
 800356e:	2310      	movs	r3, #16
 8003570:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003572:	6879      	ldr	r1, [r7, #4]
 8003574:	68fa      	ldr	r2, [r7, #12]
 8003576:	4613      	mov	r3, r2
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	4413      	add	r3, r2
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	440b      	add	r3, r1
 8003580:	335d      	adds	r3, #93	; 0x5d
 8003582:	2208      	movs	r2, #8
 8003584:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	015a      	lsls	r2, r3, #5
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	4413      	add	r3, r2
 800358e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003592:	461a      	mov	r2, r3
 8003594:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003598:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	015a      	lsls	r2, r3, #5
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	4413      	add	r3, r2
 80035a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035b0:	d122      	bne.n	80035f8 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	015a      	lsls	r2, r3, #5
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	4413      	add	r3, r2
 80035ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	0151      	lsls	r1, r2, #5
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	440a      	add	r2, r1
 80035c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035cc:	f043 0302 	orr.w	r3, r3, #2
 80035d0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	b2d2      	uxtb	r2, r2
 80035da:	4611      	mov	r1, r2
 80035dc:	4618      	mov	r0, r3
 80035de:	f005 f822 	bl	8008626 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	015a      	lsls	r2, r3, #5
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	4413      	add	r3, r2
 80035ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035ee:	461a      	mov	r2, r3
 80035f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035f4:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80035f6:	e300      	b.n	8003bfa <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	015a      	lsls	r2, r3, #5
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	4413      	add	r3, r2
 8003600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b01      	cmp	r3, #1
 800360c:	f040 80fd 	bne.w	800380a <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01b      	beq.n	8003650 <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8003618:	6879      	ldr	r1, [r7, #4]
 800361a:	68fa      	ldr	r2, [r7, #12]
 800361c:	4613      	mov	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	4413      	add	r3, r2
 8003622:	00db      	lsls	r3, r3, #3
 8003624:	440b      	add	r3, r1
 8003626:	3348      	adds	r3, #72	; 0x48
 8003628:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	0159      	lsls	r1, r3, #5
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	440b      	add	r3, r1
 8003632:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800363c:	1ad1      	subs	r1, r2, r3
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	4613      	mov	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	4413      	add	r3, r2
 8003648:	00db      	lsls	r3, r3, #3
 800364a:	4403      	add	r3, r0
 800364c:	334c      	adds	r3, #76	; 0x4c
 800364e:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003650:	6879      	ldr	r1, [r7, #4]
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	4613      	mov	r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	4413      	add	r3, r2
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	440b      	add	r3, r1
 800365e:	335d      	adds	r3, #93	; 0x5d
 8003660:	2201      	movs	r2, #1
 8003662:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003664:	6879      	ldr	r1, [r7, #4]
 8003666:	68fa      	ldr	r2, [r7, #12]
 8003668:	4613      	mov	r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	4413      	add	r3, r2
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	440b      	add	r3, r1
 8003672:	3358      	adds	r3, #88	; 0x58
 8003674:	2200      	movs	r2, #0
 8003676:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	015a      	lsls	r2, r3, #5
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	4413      	add	r3, r2
 8003680:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003684:	461a      	mov	r2, r3
 8003686:	2301      	movs	r3, #1
 8003688:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800368a:	6879      	ldr	r1, [r7, #4]
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	4613      	mov	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	4413      	add	r3, r2
 8003694:	00db      	lsls	r3, r3, #3
 8003696:	440b      	add	r3, r1
 8003698:	333f      	adds	r3, #63	; 0x3f
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00a      	beq.n	80036b6 <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80036a0:	6879      	ldr	r1, [r7, #4]
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	4613      	mov	r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4413      	add	r3, r2
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	440b      	add	r3, r1
 80036ae:	333f      	adds	r3, #63	; 0x3f
 80036b0:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d121      	bne.n	80036fa <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	015a      	lsls	r2, r3, #5
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	4413      	add	r3, r2
 80036be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	0151      	lsls	r1, r2, #5
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	440a      	add	r2, r1
 80036cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80036d0:	f043 0302 	orr.w	r3, r3, #2
 80036d4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68fa      	ldr	r2, [r7, #12]
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	4611      	mov	r1, r2
 80036e0:	4618      	mov	r0, r3
 80036e2:	f004 ffa0 	bl	8008626 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	015a      	lsls	r2, r3, #5
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	4413      	add	r3, r2
 80036ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036f2:	461a      	mov	r2, r3
 80036f4:	2310      	movs	r3, #16
 80036f6:	6093      	str	r3, [r2, #8]
 80036f8:	e070      	b.n	80037dc <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80036fa:	6879      	ldr	r1, [r7, #4]
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	4613      	mov	r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	4413      	add	r3, r2
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	440b      	add	r3, r1
 8003708:	333f      	adds	r3, #63	; 0x3f
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	2b03      	cmp	r3, #3
 800370e:	d12a      	bne.n	8003766 <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	015a      	lsls	r2, r3, #5
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	4413      	add	r3, r2
 8003718:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	0151      	lsls	r1, r2, #5
 8003722:	693a      	ldr	r2, [r7, #16]
 8003724:	440a      	add	r2, r1
 8003726:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800372a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800372e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003730:	6879      	ldr	r1, [r7, #4]
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	4613      	mov	r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	4413      	add	r3, r2
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	440b      	add	r3, r1
 800373e:	335c      	adds	r3, #92	; 0x5c
 8003740:	2201      	movs	r2, #1
 8003742:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	b2d8      	uxtb	r0, r3
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	4613      	mov	r3, r2
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	4413      	add	r3, r2
 8003752:	00db      	lsls	r3, r3, #3
 8003754:	440b      	add	r3, r1
 8003756:	335c      	adds	r3, #92	; 0x5c
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	461a      	mov	r2, r3
 800375c:	4601      	mov	r1, r0
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f007 f904 	bl	800a96c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003764:	e03a      	b.n	80037dc <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8003766:	6879      	ldr	r1, [r7, #4]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	4613      	mov	r3, r2
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	4413      	add	r3, r2
 8003770:	00db      	lsls	r3, r3, #3
 8003772:	440b      	add	r3, r1
 8003774:	333f      	adds	r3, #63	; 0x3f
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d12f      	bne.n	80037dc <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800377c:	6879      	ldr	r1, [r7, #4]
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	4613      	mov	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	440b      	add	r3, r1
 800378a:	335c      	adds	r3, #92	; 0x5c
 800378c:	2201      	movs	r2, #1
 800378e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003790:	6879      	ldr	r1, [r7, #4]
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	4613      	mov	r3, r2
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	4413      	add	r3, r2
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	440b      	add	r3, r1
 800379e:	3350      	adds	r3, #80	; 0x50
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	f083 0301 	eor.w	r3, r3, #1
 80037a6:	b2d8      	uxtb	r0, r3
 80037a8:	6879      	ldr	r1, [r7, #4]
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	4613      	mov	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	4413      	add	r3, r2
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	440b      	add	r3, r1
 80037b6:	3350      	adds	r3, #80	; 0x50
 80037b8:	4602      	mov	r2, r0
 80037ba:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	b2d8      	uxtb	r0, r3
 80037c0:	6879      	ldr	r1, [r7, #4]
 80037c2:	68fa      	ldr	r2, [r7, #12]
 80037c4:	4613      	mov	r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	4413      	add	r3, r2
 80037ca:	00db      	lsls	r3, r3, #3
 80037cc:	440b      	add	r3, r1
 80037ce:	335c      	adds	r3, #92	; 0x5c
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	461a      	mov	r2, r3
 80037d4:	4601      	mov	r1, r0
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f007 f8c8 	bl	800a96c <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80037dc:	6879      	ldr	r1, [r7, #4]
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	4613      	mov	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4413      	add	r3, r2
 80037e6:	00db      	lsls	r3, r3, #3
 80037e8:	440b      	add	r3, r1
 80037ea:	3350      	adds	r3, #80	; 0x50
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	f083 0301 	eor.w	r3, r3, #1
 80037f2:	b2d8      	uxtb	r0, r3
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	4613      	mov	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	440b      	add	r3, r1
 8003802:	3350      	adds	r3, #80	; 0x50
 8003804:	4602      	mov	r2, r0
 8003806:	701a      	strb	r2, [r3, #0]
}
 8003808:	e1f7      	b.n	8003bfa <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	015a      	lsls	r2, r3, #5
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	4413      	add	r3, r2
 8003812:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b02      	cmp	r3, #2
 800381e:	f040 811a 	bne.w	8003a56 <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	015a      	lsls	r2, r3, #5
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	4413      	add	r3, r2
 800382a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	0151      	lsls	r1, r2, #5
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	440a      	add	r2, r1
 8003838:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800383c:	f023 0302 	bic.w	r3, r3, #2
 8003840:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003842:	6879      	ldr	r1, [r7, #4]
 8003844:	68fa      	ldr	r2, [r7, #12]
 8003846:	4613      	mov	r3, r2
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	4413      	add	r3, r2
 800384c:	00db      	lsls	r3, r3, #3
 800384e:	440b      	add	r3, r1
 8003850:	335d      	adds	r3, #93	; 0x5d
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d10a      	bne.n	800386e <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003858:	6879      	ldr	r1, [r7, #4]
 800385a:	68fa      	ldr	r2, [r7, #12]
 800385c:	4613      	mov	r3, r2
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	4413      	add	r3, r2
 8003862:	00db      	lsls	r3, r3, #3
 8003864:	440b      	add	r3, r1
 8003866:	335c      	adds	r3, #92	; 0x5c
 8003868:	2201      	movs	r2, #1
 800386a:	701a      	strb	r2, [r3, #0]
 800386c:	e0d9      	b.n	8003a22 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	4613      	mov	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4413      	add	r3, r2
 8003878:	00db      	lsls	r3, r3, #3
 800387a:	440b      	add	r3, r1
 800387c:	335d      	adds	r3, #93	; 0x5d
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	2b05      	cmp	r3, #5
 8003882:	d10a      	bne.n	800389a <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	4613      	mov	r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	4413      	add	r3, r2
 800388e:	00db      	lsls	r3, r3, #3
 8003890:	440b      	add	r3, r1
 8003892:	335c      	adds	r3, #92	; 0x5c
 8003894:	2205      	movs	r2, #5
 8003896:	701a      	strb	r2, [r3, #0]
 8003898:	e0c3      	b.n	8003a22 <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800389a:	6879      	ldr	r1, [r7, #4]
 800389c:	68fa      	ldr	r2, [r7, #12]
 800389e:	4613      	mov	r3, r2
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	4413      	add	r3, r2
 80038a4:	00db      	lsls	r3, r3, #3
 80038a6:	440b      	add	r3, r1
 80038a8:	335d      	adds	r3, #93	; 0x5d
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	2b06      	cmp	r3, #6
 80038ae:	d00a      	beq.n	80038c6 <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80038b0:	6879      	ldr	r1, [r7, #4]
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	4613      	mov	r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	4413      	add	r3, r2
 80038ba:	00db      	lsls	r3, r3, #3
 80038bc:	440b      	add	r3, r1
 80038be:	335d      	adds	r3, #93	; 0x5d
 80038c0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80038c2:	2b08      	cmp	r3, #8
 80038c4:	d156      	bne.n	8003974 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 80038c6:	6879      	ldr	r1, [r7, #4]
 80038c8:	68fa      	ldr	r2, [r7, #12]
 80038ca:	4613      	mov	r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	4413      	add	r3, r2
 80038d0:	00db      	lsls	r3, r3, #3
 80038d2:	440b      	add	r3, r1
 80038d4:	3358      	adds	r3, #88	; 0x58
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	1c59      	adds	r1, r3, #1
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	4613      	mov	r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	4413      	add	r3, r2
 80038e4:	00db      	lsls	r3, r3, #3
 80038e6:	4403      	add	r3, r0
 80038e8:	3358      	adds	r3, #88	; 0x58
 80038ea:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80038ec:	6879      	ldr	r1, [r7, #4]
 80038ee:	68fa      	ldr	r2, [r7, #12]
 80038f0:	4613      	mov	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4413      	add	r3, r2
 80038f6:	00db      	lsls	r3, r3, #3
 80038f8:	440b      	add	r3, r1
 80038fa:	3358      	adds	r3, #88	; 0x58
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2b03      	cmp	r3, #3
 8003900:	d914      	bls.n	800392c <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003902:	6879      	ldr	r1, [r7, #4]
 8003904:	68fa      	ldr	r2, [r7, #12]
 8003906:	4613      	mov	r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	4413      	add	r3, r2
 800390c:	00db      	lsls	r3, r3, #3
 800390e:	440b      	add	r3, r1
 8003910:	3358      	adds	r3, #88	; 0x58
 8003912:	2200      	movs	r2, #0
 8003914:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003916:	6879      	ldr	r1, [r7, #4]
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	4613      	mov	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	4413      	add	r3, r2
 8003920:	00db      	lsls	r3, r3, #3
 8003922:	440b      	add	r3, r1
 8003924:	335c      	adds	r3, #92	; 0x5c
 8003926:	2204      	movs	r2, #4
 8003928:	701a      	strb	r2, [r3, #0]
 800392a:	e009      	b.n	8003940 <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800392c:	6879      	ldr	r1, [r7, #4]
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	00db      	lsls	r3, r3, #3
 8003938:	440b      	add	r3, r1
 800393a:	335c      	adds	r3, #92	; 0x5c
 800393c:	2202      	movs	r2, #2
 800393e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	015a      	lsls	r2, r3, #5
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	4413      	add	r3, r2
 8003948:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003956:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800395e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	015a      	lsls	r2, r3, #5
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	4413      	add	r3, r2
 8003968:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800396c:	461a      	mov	r2, r3
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	6013      	str	r3, [r2, #0]
 8003972:	e056      	b.n	8003a22 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	440b      	add	r3, r1
 8003982:	335d      	adds	r3, #93	; 0x5d
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	2b03      	cmp	r3, #3
 8003988:	d123      	bne.n	80039d2 <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	4613      	mov	r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	4413      	add	r3, r2
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	440b      	add	r3, r1
 8003998:	335c      	adds	r3, #92	; 0x5c
 800399a:	2202      	movs	r2, #2
 800399c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	015a      	lsls	r2, r3, #5
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	4413      	add	r3, r2
 80039a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80039b4:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80039bc:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	015a      	lsls	r2, r3, #5
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	4413      	add	r3, r2
 80039c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039ca:	461a      	mov	r2, r3
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	6013      	str	r3, [r2, #0]
 80039d0:	e027      	b.n	8003a22 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80039d2:	6879      	ldr	r1, [r7, #4]
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	4613      	mov	r3, r2
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	4413      	add	r3, r2
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	440b      	add	r3, r1
 80039e0:	335d      	adds	r3, #93	; 0x5d
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	2b07      	cmp	r3, #7
 80039e6:	d11c      	bne.n	8003a22 <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 80039e8:	6879      	ldr	r1, [r7, #4]
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	4613      	mov	r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	4413      	add	r3, r2
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	440b      	add	r3, r1
 80039f6:	3358      	adds	r3, #88	; 0x58
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	1c59      	adds	r1, r3, #1
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	4613      	mov	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4413      	add	r3, r2
 8003a06:	00db      	lsls	r3, r3, #3
 8003a08:	4403      	add	r3, r0
 8003a0a:	3358      	adds	r3, #88	; 0x58
 8003a0c:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003a0e:	6879      	ldr	r1, [r7, #4]
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	4613      	mov	r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	4413      	add	r3, r2
 8003a18:	00db      	lsls	r3, r3, #3
 8003a1a:	440b      	add	r3, r1
 8003a1c:	335c      	adds	r3, #92	; 0x5c
 8003a1e:	2204      	movs	r2, #4
 8003a20:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	015a      	lsls	r2, r3, #5
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	4413      	add	r3, r2
 8003a2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a2e:	461a      	mov	r2, r3
 8003a30:	2302      	movs	r3, #2
 8003a32:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	b2d8      	uxtb	r0, r3
 8003a38:	6879      	ldr	r1, [r7, #4]
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	4413      	add	r3, r2
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	440b      	add	r3, r1
 8003a46:	335c      	adds	r3, #92	; 0x5c
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	4601      	mov	r1, r0
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f006 ff8c 	bl	800a96c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003a54:	e0d1      	b.n	8003bfa <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	015a      	lsls	r2, r3, #5
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a68:	2b80      	cmp	r3, #128	; 0x80
 8003a6a:	d13e      	bne.n	8003aea <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	015a      	lsls	r2, r3, #5
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	4413      	add	r3, r2
 8003a74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	68fa      	ldr	r2, [r7, #12]
 8003a7c:	0151      	lsls	r1, r2, #5
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	440a      	add	r2, r1
 8003a82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003a86:	f043 0302 	orr.w	r3, r3, #2
 8003a8a:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8003a8c:	6879      	ldr	r1, [r7, #4]
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	4613      	mov	r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	4413      	add	r3, r2
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	440b      	add	r3, r1
 8003a9a:	3358      	adds	r3, #88	; 0x58
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	1c59      	adds	r1, r3, #1
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4413      	add	r3, r2
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	4403      	add	r3, r0
 8003aae:	3358      	adds	r3, #88	; 0x58
 8003ab0:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003ab2:	6879      	ldr	r1, [r7, #4]
 8003ab4:	68fa      	ldr	r2, [r7, #12]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4413      	add	r3, r2
 8003abc:	00db      	lsls	r3, r3, #3
 8003abe:	440b      	add	r3, r1
 8003ac0:	335d      	adds	r3, #93	; 0x5d
 8003ac2:	2206      	movs	r2, #6
 8003ac4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68fa      	ldr	r2, [r7, #12]
 8003acc:	b2d2      	uxtb	r2, r2
 8003ace:	4611      	mov	r1, r2
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f004 fda8 	bl	8008626 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	015a      	lsls	r2, r3, #5
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	4413      	add	r3, r2
 8003ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	2380      	movs	r3, #128	; 0x80
 8003ae6:	6093      	str	r3, [r2, #8]
}
 8003ae8:	e087      	b.n	8003bfa <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	015a      	lsls	r2, r3, #5
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	4413      	add	r3, r2
 8003af2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 0310 	and.w	r3, r3, #16
 8003afc:	2b10      	cmp	r3, #16
 8003afe:	d17c      	bne.n	8003bfa <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003b00:	6879      	ldr	r1, [r7, #4]
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	4613      	mov	r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	4413      	add	r3, r2
 8003b0a:	00db      	lsls	r3, r3, #3
 8003b0c:	440b      	add	r3, r1
 8003b0e:	333f      	adds	r3, #63	; 0x3f
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	2b03      	cmp	r3, #3
 8003b14:	d122      	bne.n	8003b5c <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003b16:	6879      	ldr	r1, [r7, #4]
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4413      	add	r3, r2
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	440b      	add	r3, r1
 8003b24:	3358      	adds	r3, #88	; 0x58
 8003b26:	2200      	movs	r2, #0
 8003b28:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	015a      	lsls	r2, r3, #5
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	4413      	add	r3, r2
 8003b32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	0151      	lsls	r1, r2, #5
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	440a      	add	r2, r1
 8003b40:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b44:	f043 0302 	orr.w	r3, r3, #2
 8003b48:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	b2d2      	uxtb	r2, r2
 8003b52:	4611      	mov	r1, r2
 8003b54:	4618      	mov	r0, r3
 8003b56:	f004 fd66 	bl	8008626 <USB_HC_Halt>
 8003b5a:	e045      	b.n	8003be8 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003b5c:	6879      	ldr	r1, [r7, #4]
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	4613      	mov	r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	4413      	add	r3, r2
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	440b      	add	r3, r1
 8003b6a:	333f      	adds	r3, #63	; 0x3f
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d00a      	beq.n	8003b88 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003b72:	6879      	ldr	r1, [r7, #4]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	4613      	mov	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	440b      	add	r3, r1
 8003b80:	333f      	adds	r3, #63	; 0x3f
 8003b82:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d12f      	bne.n	8003be8 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003b88:	6879      	ldr	r1, [r7, #4]
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4413      	add	r3, r2
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	440b      	add	r3, r1
 8003b96:	3358      	adds	r3, #88	; 0x58
 8003b98:	2200      	movs	r2, #0
 8003b9a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d121      	bne.n	8003be8 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8003ba4:	6879      	ldr	r1, [r7, #4]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	4413      	add	r3, r2
 8003bae:	00db      	lsls	r3, r3, #3
 8003bb0:	440b      	add	r3, r1
 8003bb2:	335d      	adds	r3, #93	; 0x5d
 8003bb4:	2203      	movs	r2, #3
 8003bb6:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	015a      	lsls	r2, r3, #5
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	0151      	lsls	r1, r2, #5
 8003bca:	693a      	ldr	r2, [r7, #16]
 8003bcc:	440a      	add	r2, r1
 8003bce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003bd2:	f043 0302 	orr.w	r3, r3, #2
 8003bd6:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	b2d2      	uxtb	r2, r2
 8003be0:	4611      	mov	r1, r2
 8003be2:	4618      	mov	r0, r3
 8003be4:	f004 fd1f 	bl	8008626 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	015a      	lsls	r2, r3, #5
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	4413      	add	r3, r2
 8003bf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	2310      	movs	r3, #16
 8003bf8:	6093      	str	r3, [r2, #8]
}
 8003bfa:	bf00      	nop
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b086      	sub	sp, #24
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
 8003c0a:	460b      	mov	r3, r1
 8003c0c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003c18:	78fb      	ldrb	r3, [r7, #3]
 8003c1a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	015a      	lsls	r2, r3, #5
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	4413      	add	r3, r2
 8003c24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 0304 	and.w	r3, r3, #4
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	d119      	bne.n	8003c66 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	015a      	lsls	r2, r3, #5
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	4413      	add	r3, r2
 8003c3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c3e:	461a      	mov	r2, r3
 8003c40:	2304      	movs	r3, #4
 8003c42:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	015a      	lsls	r2, r3, #5
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	0151      	lsls	r1, r2, #5
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	440a      	add	r2, r1
 8003c5a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c5e:	f043 0302 	orr.w	r3, r3, #2
 8003c62:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003c64:	e33e      	b.n	80042e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	015a      	lsls	r2, r3, #5
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f003 0320 	and.w	r3, r3, #32
 8003c78:	2b20      	cmp	r3, #32
 8003c7a:	d141      	bne.n	8003d00 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	015a      	lsls	r2, r3, #5
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	4413      	add	r3, r2
 8003c84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c88:	461a      	mov	r2, r3
 8003c8a:	2320      	movs	r3, #32
 8003c8c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	4613      	mov	r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	4413      	add	r3, r2
 8003c98:	00db      	lsls	r3, r3, #3
 8003c9a:	440b      	add	r3, r1
 8003c9c:	333d      	adds	r3, #61	; 0x3d
 8003c9e:	781b      	ldrb	r3, [r3, #0]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	f040 831f 	bne.w	80042e4 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003ca6:	6879      	ldr	r1, [r7, #4]
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	4613      	mov	r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	4413      	add	r3, r2
 8003cb0:	00db      	lsls	r3, r3, #3
 8003cb2:	440b      	add	r3, r1
 8003cb4:	333d      	adds	r3, #61	; 0x3d
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	4613      	mov	r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	4413      	add	r3, r2
 8003cc4:	00db      	lsls	r3, r3, #3
 8003cc6:	440b      	add	r3, r1
 8003cc8:	335c      	adds	r3, #92	; 0x5c
 8003cca:	2202      	movs	r2, #2
 8003ccc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	015a      	lsls	r2, r3, #5
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	4413      	add	r3, r2
 8003cd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	0151      	lsls	r1, r2, #5
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	440a      	add	r2, r1
 8003ce4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ce8:	f043 0302 	orr.w	r3, r3, #2
 8003cec:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	b2d2      	uxtb	r2, r2
 8003cf6:	4611      	mov	r1, r2
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f004 fc94 	bl	8008626 <USB_HC_Halt>
}
 8003cfe:	e2f1      	b.n	80042e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	015a      	lsls	r2, r3, #5
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	4413      	add	r3, r2
 8003d08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d12:	2b40      	cmp	r3, #64	; 0x40
 8003d14:	d13f      	bne.n	8003d96 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	4413      	add	r3, r2
 8003d20:	00db      	lsls	r3, r3, #3
 8003d22:	440b      	add	r3, r1
 8003d24:	335d      	adds	r3, #93	; 0x5d
 8003d26:	2204      	movs	r2, #4
 8003d28:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003d2a:	6879      	ldr	r1, [r7, #4]
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	4413      	add	r3, r2
 8003d34:	00db      	lsls	r3, r3, #3
 8003d36:	440b      	add	r3, r1
 8003d38:	333d      	adds	r3, #61	; 0x3d
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d3e:	6879      	ldr	r1, [r7, #4]
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	4613      	mov	r3, r2
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	4413      	add	r3, r2
 8003d48:	00db      	lsls	r3, r3, #3
 8003d4a:	440b      	add	r3, r1
 8003d4c:	3358      	adds	r3, #88	; 0x58
 8003d4e:	2200      	movs	r2, #0
 8003d50:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	015a      	lsls	r2, r3, #5
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	4413      	add	r3, r2
 8003d5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	0151      	lsls	r1, r2, #5
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	440a      	add	r2, r1
 8003d68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d6c:	f043 0302 	orr.w	r3, r3, #2
 8003d70:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	b2d2      	uxtb	r2, r2
 8003d7a:	4611      	mov	r1, r2
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f004 fc52 	bl	8008626 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	015a      	lsls	r2, r3, #5
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	4413      	add	r3, r2
 8003d8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d8e:	461a      	mov	r2, r3
 8003d90:	2340      	movs	r3, #64	; 0x40
 8003d92:	6093      	str	r3, [r2, #8]
}
 8003d94:	e2a6      	b.n	80042e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	015a      	lsls	r2, r3, #5
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003da8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dac:	d122      	bne.n	8003df4 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	015a      	lsls	r2, r3, #5
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	4413      	add	r3, r2
 8003db6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	68fa      	ldr	r2, [r7, #12]
 8003dbe:	0151      	lsls	r1, r2, #5
 8003dc0:	693a      	ldr	r2, [r7, #16]
 8003dc2:	440a      	add	r2, r1
 8003dc4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003dc8:	f043 0302 	orr.w	r3, r3, #2
 8003dcc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68fa      	ldr	r2, [r7, #12]
 8003dd4:	b2d2      	uxtb	r2, r2
 8003dd6:	4611      	mov	r1, r2
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f004 fc24 	bl	8008626 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	015a      	lsls	r2, r3, #5
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	4413      	add	r3, r2
 8003de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dea:	461a      	mov	r2, r3
 8003dec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003df0:	6093      	str	r3, [r2, #8]
}
 8003df2:	e277      	b.n	80042e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	015a      	lsls	r2, r3, #5
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d135      	bne.n	8003e76 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003e0a:	6879      	ldr	r1, [r7, #4]
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	4413      	add	r3, r2
 8003e14:	00db      	lsls	r3, r3, #3
 8003e16:	440b      	add	r3, r1
 8003e18:	3358      	adds	r3, #88	; 0x58
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	015a      	lsls	r2, r3, #5
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	4413      	add	r3, r2
 8003e26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	68fa      	ldr	r2, [r7, #12]
 8003e2e:	0151      	lsls	r1, r2, #5
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	440a      	add	r2, r1
 8003e34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e38:	f043 0302 	orr.w	r3, r3, #2
 8003e3c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	b2d2      	uxtb	r2, r2
 8003e46:	4611      	mov	r1, r2
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f004 fbec 	bl	8008626 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	015a      	lsls	r2, r3, #5
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	4413      	add	r3, r2
 8003e56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003e60:	6879      	ldr	r1, [r7, #4]
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	4613      	mov	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	440b      	add	r3, r1
 8003e6e:	335d      	adds	r3, #93	; 0x5d
 8003e70:	2201      	movs	r2, #1
 8003e72:	701a      	strb	r2, [r3, #0]
}
 8003e74:	e236      	b.n	80042e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	015a      	lsls	r2, r3, #5
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	f003 0308 	and.w	r3, r3, #8
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d12b      	bne.n	8003ee4 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	015a      	lsls	r2, r3, #5
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	4413      	add	r3, r2
 8003e94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e98:	461a      	mov	r2, r3
 8003e9a:	2308      	movs	r3, #8
 8003e9c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	015a      	lsls	r2, r3, #5
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	4413      	add	r3, r2
 8003ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	68fa      	ldr	r2, [r7, #12]
 8003eae:	0151      	lsls	r1, r2, #5
 8003eb0:	693a      	ldr	r2, [r7, #16]
 8003eb2:	440a      	add	r2, r1
 8003eb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003eb8:	f043 0302 	orr.w	r3, r3, #2
 8003ebc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	b2d2      	uxtb	r2, r2
 8003ec6:	4611      	mov	r1, r2
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f004 fbac 	bl	8008626 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003ece:	6879      	ldr	r1, [r7, #4]
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	4413      	add	r3, r2
 8003ed8:	00db      	lsls	r3, r3, #3
 8003eda:	440b      	add	r3, r1
 8003edc:	335d      	adds	r3, #93	; 0x5d
 8003ede:	2205      	movs	r2, #5
 8003ee0:	701a      	strb	r2, [r3, #0]
}
 8003ee2:	e1ff      	b.n	80042e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	015a      	lsls	r2, r3, #5
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	4413      	add	r3, r2
 8003eec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f003 0310 	and.w	r3, r3, #16
 8003ef6:	2b10      	cmp	r3, #16
 8003ef8:	d155      	bne.n	8003fa6 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003efa:	6879      	ldr	r1, [r7, #4]
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	4613      	mov	r3, r2
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	4413      	add	r3, r2
 8003f04:	00db      	lsls	r3, r3, #3
 8003f06:	440b      	add	r3, r1
 8003f08:	3358      	adds	r3, #88	; 0x58
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003f0e:	6879      	ldr	r1, [r7, #4]
 8003f10:	68fa      	ldr	r2, [r7, #12]
 8003f12:	4613      	mov	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4413      	add	r3, r2
 8003f18:	00db      	lsls	r3, r3, #3
 8003f1a:	440b      	add	r3, r1
 8003f1c:	335d      	adds	r3, #93	; 0x5d
 8003f1e:	2203      	movs	r2, #3
 8003f20:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003f22:	6879      	ldr	r1, [r7, #4]
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	4613      	mov	r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	00db      	lsls	r3, r3, #3
 8003f2e:	440b      	add	r3, r1
 8003f30:	333d      	adds	r3, #61	; 0x3d
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d114      	bne.n	8003f62 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8003f38:	6879      	ldr	r1, [r7, #4]
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	4413      	add	r3, r2
 8003f42:	00db      	lsls	r3, r3, #3
 8003f44:	440b      	add	r3, r1
 8003f46:	333c      	adds	r3, #60	; 0x3c
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d109      	bne.n	8003f62 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8003f4e:	6879      	ldr	r1, [r7, #4]
 8003f50:	68fa      	ldr	r2, [r7, #12]
 8003f52:	4613      	mov	r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	4413      	add	r3, r2
 8003f58:	00db      	lsls	r3, r3, #3
 8003f5a:	440b      	add	r3, r1
 8003f5c:	333d      	adds	r3, #61	; 0x3d
 8003f5e:	2201      	movs	r2, #1
 8003f60:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	015a      	lsls	r2, r3, #5
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	4413      	add	r3, r2
 8003f6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	68fa      	ldr	r2, [r7, #12]
 8003f72:	0151      	lsls	r1, r2, #5
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	440a      	add	r2, r1
 8003f78:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f7c:	f043 0302 	orr.w	r3, r3, #2
 8003f80:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	b2d2      	uxtb	r2, r2
 8003f8a:	4611      	mov	r1, r2
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f004 fb4a 	bl	8008626 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	015a      	lsls	r2, r3, #5
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	4413      	add	r3, r2
 8003f9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	2310      	movs	r3, #16
 8003fa2:	6093      	str	r3, [r2, #8]
}
 8003fa4:	e19e      	b.n	80042e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	015a      	lsls	r2, r3, #5
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	4413      	add	r3, r2
 8003fae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb8:	2b80      	cmp	r3, #128	; 0x80
 8003fba:	d12b      	bne.n	8004014 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	015a      	lsls	r2, r3, #5
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	0151      	lsls	r1, r2, #5
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	440a      	add	r2, r1
 8003fd2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003fd6:	f043 0302 	orr.w	r3, r3, #2
 8003fda:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	b2d2      	uxtb	r2, r2
 8003fe4:	4611      	mov	r1, r2
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f004 fb1d 	bl	8008626 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003fec:	6879      	ldr	r1, [r7, #4]
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	4413      	add	r3, r2
 8003ff6:	00db      	lsls	r3, r3, #3
 8003ff8:	440b      	add	r3, r1
 8003ffa:	335d      	adds	r3, #93	; 0x5d
 8003ffc:	2206      	movs	r2, #6
 8003ffe:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	015a      	lsls	r2, r3, #5
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	4413      	add	r3, r2
 8004008:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800400c:	461a      	mov	r2, r3
 800400e:	2380      	movs	r3, #128	; 0x80
 8004010:	6093      	str	r3, [r2, #8]
}
 8004012:	e167      	b.n	80042e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	015a      	lsls	r2, r3, #5
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	4413      	add	r3, r2
 800401c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004026:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800402a:	d135      	bne.n	8004098 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	015a      	lsls	r2, r3, #5
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	4413      	add	r3, r2
 8004034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	0151      	lsls	r1, r2, #5
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	440a      	add	r2, r1
 8004042:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004046:	f043 0302 	orr.w	r3, r3, #2
 800404a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	b2d2      	uxtb	r2, r2
 8004054:	4611      	mov	r1, r2
 8004056:	4618      	mov	r0, r3
 8004058:	f004 fae5 	bl	8008626 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	015a      	lsls	r2, r3, #5
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	4413      	add	r3, r2
 8004064:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004068:	461a      	mov	r2, r3
 800406a:	2310      	movs	r3, #16
 800406c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	015a      	lsls	r2, r3, #5
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	4413      	add	r3, r2
 8004076:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800407a:	461a      	mov	r2, r3
 800407c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004080:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004082:	6879      	ldr	r1, [r7, #4]
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	4613      	mov	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	4413      	add	r3, r2
 800408c:	00db      	lsls	r3, r3, #3
 800408e:	440b      	add	r3, r1
 8004090:	335d      	adds	r3, #93	; 0x5d
 8004092:	2208      	movs	r2, #8
 8004094:	701a      	strb	r2, [r3, #0]
}
 8004096:	e125      	b.n	80042e4 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	015a      	lsls	r2, r3, #5
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	f040 811a 	bne.w	80042e4 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	015a      	lsls	r2, r3, #5
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	4413      	add	r3, r2
 80040b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	0151      	lsls	r1, r2, #5
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	440a      	add	r2, r1
 80040c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80040ca:	f023 0302 	bic.w	r3, r3, #2
 80040ce:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80040d0:	6879      	ldr	r1, [r7, #4]
 80040d2:	68fa      	ldr	r2, [r7, #12]
 80040d4:	4613      	mov	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	4413      	add	r3, r2
 80040da:	00db      	lsls	r3, r3, #3
 80040dc:	440b      	add	r3, r1
 80040de:	335d      	adds	r3, #93	; 0x5d
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d137      	bne.n	8004156 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80040e6:	6879      	ldr	r1, [r7, #4]
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	4613      	mov	r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	4413      	add	r3, r2
 80040f0:	00db      	lsls	r3, r3, #3
 80040f2:	440b      	add	r3, r1
 80040f4:	335c      	adds	r3, #92	; 0x5c
 80040f6:	2201      	movs	r2, #1
 80040f8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	4613      	mov	r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	4413      	add	r3, r2
 8004104:	00db      	lsls	r3, r3, #3
 8004106:	440b      	add	r3, r1
 8004108:	333f      	adds	r3, #63	; 0x3f
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	2b02      	cmp	r3, #2
 800410e:	d00b      	beq.n	8004128 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	4613      	mov	r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4413      	add	r3, r2
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	440b      	add	r3, r1
 800411e:	333f      	adds	r3, #63	; 0x3f
 8004120:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004122:	2b03      	cmp	r3, #3
 8004124:	f040 80c5 	bne.w	80042b2 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8004128:	6879      	ldr	r1, [r7, #4]
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	4613      	mov	r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	4413      	add	r3, r2
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	440b      	add	r3, r1
 8004136:	3351      	adds	r3, #81	; 0x51
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	f083 0301 	eor.w	r3, r3, #1
 800413e:	b2d8      	uxtb	r0, r3
 8004140:	6879      	ldr	r1, [r7, #4]
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	4613      	mov	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	4413      	add	r3, r2
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	440b      	add	r3, r1
 800414e:	3351      	adds	r3, #81	; 0x51
 8004150:	4602      	mov	r2, r0
 8004152:	701a      	strb	r2, [r3, #0]
 8004154:	e0ad      	b.n	80042b2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004156:	6879      	ldr	r1, [r7, #4]
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	4613      	mov	r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	4413      	add	r3, r2
 8004160:	00db      	lsls	r3, r3, #3
 8004162:	440b      	add	r3, r1
 8004164:	335d      	adds	r3, #93	; 0x5d
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	2b03      	cmp	r3, #3
 800416a:	d10a      	bne.n	8004182 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800416c:	6879      	ldr	r1, [r7, #4]
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	4613      	mov	r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	4413      	add	r3, r2
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	440b      	add	r3, r1
 800417a:	335c      	adds	r3, #92	; 0x5c
 800417c:	2202      	movs	r2, #2
 800417e:	701a      	strb	r2, [r3, #0]
 8004180:	e097      	b.n	80042b2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004182:	6879      	ldr	r1, [r7, #4]
 8004184:	68fa      	ldr	r2, [r7, #12]
 8004186:	4613      	mov	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	4413      	add	r3, r2
 800418c:	00db      	lsls	r3, r3, #3
 800418e:	440b      	add	r3, r1
 8004190:	335d      	adds	r3, #93	; 0x5d
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	2b04      	cmp	r3, #4
 8004196:	d10a      	bne.n	80041ae <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004198:	6879      	ldr	r1, [r7, #4]
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	4613      	mov	r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4413      	add	r3, r2
 80041a2:	00db      	lsls	r3, r3, #3
 80041a4:	440b      	add	r3, r1
 80041a6:	335c      	adds	r3, #92	; 0x5c
 80041a8:	2202      	movs	r2, #2
 80041aa:	701a      	strb	r2, [r3, #0]
 80041ac:	e081      	b.n	80042b2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80041ae:	6879      	ldr	r1, [r7, #4]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	4613      	mov	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	4413      	add	r3, r2
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	440b      	add	r3, r1
 80041bc:	335d      	adds	r3, #93	; 0x5d
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	2b05      	cmp	r3, #5
 80041c2:	d10a      	bne.n	80041da <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80041c4:	6879      	ldr	r1, [r7, #4]
 80041c6:	68fa      	ldr	r2, [r7, #12]
 80041c8:	4613      	mov	r3, r2
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	4413      	add	r3, r2
 80041ce:	00db      	lsls	r3, r3, #3
 80041d0:	440b      	add	r3, r1
 80041d2:	335c      	adds	r3, #92	; 0x5c
 80041d4:	2205      	movs	r2, #5
 80041d6:	701a      	strb	r2, [r3, #0]
 80041d8:	e06b      	b.n	80042b2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80041da:	6879      	ldr	r1, [r7, #4]
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	4613      	mov	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	4413      	add	r3, r2
 80041e4:	00db      	lsls	r3, r3, #3
 80041e6:	440b      	add	r3, r1
 80041e8:	335d      	adds	r3, #93	; 0x5d
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	2b06      	cmp	r3, #6
 80041ee:	d00a      	beq.n	8004206 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80041f0:	6879      	ldr	r1, [r7, #4]
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	4613      	mov	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4413      	add	r3, r2
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	440b      	add	r3, r1
 80041fe:	335d      	adds	r3, #93	; 0x5d
 8004200:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004202:	2b08      	cmp	r3, #8
 8004204:	d155      	bne.n	80042b2 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8004206:	6879      	ldr	r1, [r7, #4]
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	4613      	mov	r3, r2
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	4413      	add	r3, r2
 8004210:	00db      	lsls	r3, r3, #3
 8004212:	440b      	add	r3, r1
 8004214:	3358      	adds	r3, #88	; 0x58
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	1c59      	adds	r1, r3, #1
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	4613      	mov	r3, r2
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	4413      	add	r3, r2
 8004224:	00db      	lsls	r3, r3, #3
 8004226:	4403      	add	r3, r0
 8004228:	3358      	adds	r3, #88	; 0x58
 800422a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800422c:	6879      	ldr	r1, [r7, #4]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4613      	mov	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4413      	add	r3, r2
 8004236:	00db      	lsls	r3, r3, #3
 8004238:	440b      	add	r3, r1
 800423a:	3358      	adds	r3, #88	; 0x58
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2b03      	cmp	r3, #3
 8004240:	d914      	bls.n	800426c <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004242:	6879      	ldr	r1, [r7, #4]
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	4613      	mov	r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	4413      	add	r3, r2
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	440b      	add	r3, r1
 8004250:	3358      	adds	r3, #88	; 0x58
 8004252:	2200      	movs	r2, #0
 8004254:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004256:	6879      	ldr	r1, [r7, #4]
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	4613      	mov	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	4413      	add	r3, r2
 8004260:	00db      	lsls	r3, r3, #3
 8004262:	440b      	add	r3, r1
 8004264:	335c      	adds	r3, #92	; 0x5c
 8004266:	2204      	movs	r2, #4
 8004268:	701a      	strb	r2, [r3, #0]
 800426a:	e009      	b.n	8004280 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800426c:	6879      	ldr	r1, [r7, #4]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	4613      	mov	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	00db      	lsls	r3, r3, #3
 8004278:	440b      	add	r3, r1
 800427a:	335c      	adds	r3, #92	; 0x5c
 800427c:	2202      	movs	r2, #2
 800427e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	015a      	lsls	r2, r3, #5
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	4413      	add	r3, r2
 8004288:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004296:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800429e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	015a      	lsls	r2, r3, #5
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	4413      	add	r3, r2
 80042a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042ac:	461a      	mov	r2, r3
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	015a      	lsls	r2, r3, #5
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4413      	add	r3, r2
 80042ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042be:	461a      	mov	r2, r3
 80042c0:	2302      	movs	r3, #2
 80042c2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	b2d8      	uxtb	r0, r3
 80042c8:	6879      	ldr	r1, [r7, #4]
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	4613      	mov	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	440b      	add	r3, r1
 80042d6:	335c      	adds	r3, #92	; 0x5c
 80042d8:	781b      	ldrb	r3, [r3, #0]
 80042da:	461a      	mov	r2, r3
 80042dc:	4601      	mov	r1, r0
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f006 fb44 	bl	800a96c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80042e4:	bf00      	nop
 80042e6:	3718      	adds	r7, #24
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}

080042ec <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b08a      	sub	sp, #40	; 0x28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fc:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	6a1b      	ldr	r3, [r3, #32]
 8004304:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	f003 030f 	and.w	r3, r3, #15
 800430c:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	0c5b      	lsrs	r3, r3, #17
 8004312:	f003 030f 	and.w	r3, r3, #15
 8004316:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	091b      	lsrs	r3, r3, #4
 800431c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004320:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	2b02      	cmp	r3, #2
 8004326:	d003      	beq.n	8004330 <HCD_RXQLVL_IRQHandler+0x44>
 8004328:	2b05      	cmp	r3, #5
 800432a:	f000 8082 	beq.w	8004432 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800432e:	e083      	b.n	8004438 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d07f      	beq.n	8004436 <HCD_RXQLVL_IRQHandler+0x14a>
 8004336:	6879      	ldr	r1, [r7, #4]
 8004338:	69ba      	ldr	r2, [r7, #24]
 800433a:	4613      	mov	r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	4413      	add	r3, r2
 8004340:	00db      	lsls	r3, r3, #3
 8004342:	440b      	add	r3, r1
 8004344:	3344      	adds	r3, #68	; 0x44
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d074      	beq.n	8004436 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6818      	ldr	r0, [r3, #0]
 8004350:	6879      	ldr	r1, [r7, #4]
 8004352:	69ba      	ldr	r2, [r7, #24]
 8004354:	4613      	mov	r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	4413      	add	r3, r2
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	440b      	add	r3, r1
 800435e:	3344      	adds	r3, #68	; 0x44
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	b292      	uxth	r2, r2
 8004366:	4619      	mov	r1, r3
 8004368:	f003 fcfb 	bl	8007d62 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 800436c:	6879      	ldr	r1, [r7, #4]
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	4613      	mov	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	00db      	lsls	r3, r3, #3
 8004378:	440b      	add	r3, r1
 800437a:	3344      	adds	r3, #68	; 0x44
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	18d1      	adds	r1, r2, r3
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	69ba      	ldr	r2, [r7, #24]
 8004386:	4613      	mov	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4413      	add	r3, r2
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	4403      	add	r3, r0
 8004390:	3344      	adds	r3, #68	; 0x44
 8004392:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8004394:	6879      	ldr	r1, [r7, #4]
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4613      	mov	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	00db      	lsls	r3, r3, #3
 80043a0:	440b      	add	r3, r1
 80043a2:	334c      	adds	r3, #76	; 0x4c
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	18d1      	adds	r1, r2, r3
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	4613      	mov	r3, r2
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	4413      	add	r3, r2
 80043b4:	00db      	lsls	r3, r3, #3
 80043b6:	4403      	add	r3, r0
 80043b8:	334c      	adds	r3, #76	; 0x4c
 80043ba:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	015a      	lsls	r2, r3, #5
 80043c0:	6a3b      	ldr	r3, [r7, #32]
 80043c2:	4413      	add	r3, r2
 80043c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043c8:	691a      	ldr	r2, [r3, #16]
 80043ca:	4b1d      	ldr	r3, [pc, #116]	; (8004440 <HCD_RXQLVL_IRQHandler+0x154>)
 80043cc:	4013      	ands	r3, r2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d031      	beq.n	8004436 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	015a      	lsls	r2, r3, #5
 80043d6:	6a3b      	ldr	r3, [r7, #32]
 80043d8:	4413      	add	r3, r2
 80043da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80043e8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80043f0:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	015a      	lsls	r2, r3, #5
 80043f6:	6a3b      	ldr	r3, [r7, #32]
 80043f8:	4413      	add	r3, r2
 80043fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043fe:	461a      	mov	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8004404:	6879      	ldr	r1, [r7, #4]
 8004406:	69ba      	ldr	r2, [r7, #24]
 8004408:	4613      	mov	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4413      	add	r3, r2
 800440e:	00db      	lsls	r3, r3, #3
 8004410:	440b      	add	r3, r1
 8004412:	3350      	adds	r3, #80	; 0x50
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	f083 0301 	eor.w	r3, r3, #1
 800441a:	b2d8      	uxtb	r0, r3
 800441c:	6879      	ldr	r1, [r7, #4]
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	4613      	mov	r3, r2
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	4413      	add	r3, r2
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	440b      	add	r3, r1
 800442a:	3350      	adds	r3, #80	; 0x50
 800442c:	4602      	mov	r2, r0
 800442e:	701a      	strb	r2, [r3, #0]
      break;
 8004430:	e001      	b.n	8004436 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8004432:	bf00      	nop
 8004434:	e000      	b.n	8004438 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8004436:	bf00      	nop
  }
}
 8004438:	bf00      	nop
 800443a:	3728      	adds	r7, #40	; 0x28
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	1ff80000 	.word	0x1ff80000

08004444 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004470:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f003 0302 	and.w	r3, r3, #2
 8004478:	2b02      	cmp	r3, #2
 800447a:	d10b      	bne.n	8004494 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b01      	cmp	r3, #1
 8004484:	d102      	bne.n	800448c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f006 fa54 	bl	800a934 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	f043 0302 	orr.w	r3, r3, #2
 8004492:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b08      	cmp	r3, #8
 800449c:	d132      	bne.n	8004504 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	f043 0308 	orr.w	r3, r3, #8
 80044a4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f003 0304 	and.w	r3, r3, #4
 80044ac:	2b04      	cmp	r3, #4
 80044ae:	d126      	bne.n	80044fe <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d113      	bne.n	80044e0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80044be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80044c2:	d106      	bne.n	80044d2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2102      	movs	r1, #2
 80044ca:	4618      	mov	r0, r3
 80044cc:	f003 fd84 	bl	8007fd8 <USB_InitFSLSPClkSel>
 80044d0:	e011      	b.n	80044f6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2101      	movs	r1, #1
 80044d8:	4618      	mov	r0, r3
 80044da:	f003 fd7d 	bl	8007fd8 <USB_InitFSLSPClkSel>
 80044de:	e00a      	b.n	80044f6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d106      	bne.n	80044f6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80044ee:	461a      	mov	r2, r3
 80044f0:	f64e 2360 	movw	r3, #60000	; 0xea60
 80044f4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f006 fa46 	bl	800a988 <HAL_HCD_PortEnabled_Callback>
 80044fc:	e002      	b.n	8004504 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f006 fa50 	bl	800a9a4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f003 0320 	and.w	r3, r3, #32
 800450a:	2b20      	cmp	r3, #32
 800450c:	d103      	bne.n	8004516 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	f043 0320 	orr.w	r3, r3, #32
 8004514:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800451c:	461a      	mov	r2, r3
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	6013      	str	r3, [r2, #0]
}
 8004522:	bf00      	nop
 8004524:	3718      	adds	r7, #24
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
	...

0800452c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e11f      	b.n	800477e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004544:	b2db      	uxtb	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	d106      	bne.n	8004558 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f7fc fd3a 	bl	8000fcc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2224      	movs	r2, #36	; 0x24
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0201 	bic.w	r2, r2, #1
 800456e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800457e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800458e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004590:	f001 f9de 	bl	8005950 <HAL_RCC_GetPCLK1Freq>
 8004594:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	4a7b      	ldr	r2, [pc, #492]	; (8004788 <HAL_I2C_Init+0x25c>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d807      	bhi.n	80045b0 <HAL_I2C_Init+0x84>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	4a7a      	ldr	r2, [pc, #488]	; (800478c <HAL_I2C_Init+0x260>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	bf94      	ite	ls
 80045a8:	2301      	movls	r3, #1
 80045aa:	2300      	movhi	r3, #0
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	e006      	b.n	80045be <HAL_I2C_Init+0x92>
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	4a77      	ldr	r2, [pc, #476]	; (8004790 <HAL_I2C_Init+0x264>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	bf94      	ite	ls
 80045b8:	2301      	movls	r3, #1
 80045ba:	2300      	movhi	r3, #0
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d001      	beq.n	80045c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e0db      	b.n	800477e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	4a72      	ldr	r2, [pc, #456]	; (8004794 <HAL_I2C_Init+0x268>)
 80045ca:	fba2 2303 	umull	r2, r3, r2, r3
 80045ce:	0c9b      	lsrs	r3, r3, #18
 80045d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68ba      	ldr	r2, [r7, #8]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	4a64      	ldr	r2, [pc, #400]	; (8004788 <HAL_I2C_Init+0x25c>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d802      	bhi.n	8004600 <HAL_I2C_Init+0xd4>
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	3301      	adds	r3, #1
 80045fe:	e009      	b.n	8004614 <HAL_I2C_Init+0xe8>
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004606:	fb02 f303 	mul.w	r3, r2, r3
 800460a:	4a63      	ldr	r2, [pc, #396]	; (8004798 <HAL_I2C_Init+0x26c>)
 800460c:	fba2 2303 	umull	r2, r3, r2, r3
 8004610:	099b      	lsrs	r3, r3, #6
 8004612:	3301      	adds	r3, #1
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	6812      	ldr	r2, [r2, #0]
 8004618:	430b      	orrs	r3, r1
 800461a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	69db      	ldr	r3, [r3, #28]
 8004622:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004626:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	4956      	ldr	r1, [pc, #344]	; (8004788 <HAL_I2C_Init+0x25c>)
 8004630:	428b      	cmp	r3, r1
 8004632:	d80d      	bhi.n	8004650 <HAL_I2C_Init+0x124>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	1e59      	subs	r1, r3, #1
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004642:	3301      	adds	r3, #1
 8004644:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004648:	2b04      	cmp	r3, #4
 800464a:	bf38      	it	cc
 800464c:	2304      	movcc	r3, #4
 800464e:	e04f      	b.n	80046f0 <HAL_I2C_Init+0x1c4>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d111      	bne.n	800467c <HAL_I2C_Init+0x150>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	1e58      	subs	r0, r3, #1
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6859      	ldr	r1, [r3, #4]
 8004660:	460b      	mov	r3, r1
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	440b      	add	r3, r1
 8004666:	fbb0 f3f3 	udiv	r3, r0, r3
 800466a:	3301      	adds	r3, #1
 800466c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004670:	2b00      	cmp	r3, #0
 8004672:	bf0c      	ite	eq
 8004674:	2301      	moveq	r3, #1
 8004676:	2300      	movne	r3, #0
 8004678:	b2db      	uxtb	r3, r3
 800467a:	e012      	b.n	80046a2 <HAL_I2C_Init+0x176>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	1e58      	subs	r0, r3, #1
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6859      	ldr	r1, [r3, #4]
 8004684:	460b      	mov	r3, r1
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	440b      	add	r3, r1
 800468a:	0099      	lsls	r1, r3, #2
 800468c:	440b      	add	r3, r1
 800468e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004692:	3301      	adds	r3, #1
 8004694:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004698:	2b00      	cmp	r3, #0
 800469a:	bf0c      	ite	eq
 800469c:	2301      	moveq	r3, #1
 800469e:	2300      	movne	r3, #0
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <HAL_I2C_Init+0x17e>
 80046a6:	2301      	movs	r3, #1
 80046a8:	e022      	b.n	80046f0 <HAL_I2C_Init+0x1c4>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10e      	bne.n	80046d0 <HAL_I2C_Init+0x1a4>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	1e58      	subs	r0, r3, #1
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6859      	ldr	r1, [r3, #4]
 80046ba:	460b      	mov	r3, r1
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	440b      	add	r3, r1
 80046c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80046c4:	3301      	adds	r3, #1
 80046c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046ce:	e00f      	b.n	80046f0 <HAL_I2C_Init+0x1c4>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	1e58      	subs	r0, r3, #1
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6859      	ldr	r1, [r3, #4]
 80046d8:	460b      	mov	r3, r1
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	440b      	add	r3, r1
 80046de:	0099      	lsls	r1, r3, #2
 80046e0:	440b      	add	r3, r1
 80046e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80046e6:	3301      	adds	r3, #1
 80046e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046f0:	6879      	ldr	r1, [r7, #4]
 80046f2:	6809      	ldr	r1, [r1, #0]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	69da      	ldr	r2, [r3, #28]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a1b      	ldr	r3, [r3, #32]
 800470a:	431a      	orrs	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	430a      	orrs	r2, r1
 8004712:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800471e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6911      	ldr	r1, [r2, #16]
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	68d2      	ldr	r2, [r2, #12]
 800472a:	4311      	orrs	r1, r2
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	6812      	ldr	r2, [r2, #0]
 8004730:	430b      	orrs	r3, r1
 8004732:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	695a      	ldr	r2, [r3, #20]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	431a      	orrs	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	430a      	orrs	r2, r1
 800474e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0201 	orr.w	r2, r2, #1
 800475e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2220      	movs	r2, #32
 800476a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3710      	adds	r7, #16
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	000186a0 	.word	0x000186a0
 800478c:	001e847f 	.word	0x001e847f
 8004790:	003d08ff 	.word	0x003d08ff
 8004794:	431bde83 	.word	0x431bde83
 8004798:	10624dd3 	.word	0x10624dd3

0800479c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b088      	sub	sp, #32
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d101      	bne.n	80047ae <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e128      	b.n	8004a00 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d109      	bne.n	80047ce <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a90      	ldr	r2, [pc, #576]	; (8004a08 <HAL_I2S_Init+0x26c>)
 80047c6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f7fc fc47 	bl	800105c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2202      	movs	r2, #2
 80047d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	69db      	ldr	r3, [r3, #28]
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	6812      	ldr	r2, [r2, #0]
 80047e0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80047e4:	f023 030f 	bic.w	r3, r3, #15
 80047e8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2202      	movs	r2, #2
 80047f0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d060      	beq.n	80048bc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d102      	bne.n	8004808 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004802:	2310      	movs	r3, #16
 8004804:	617b      	str	r3, [r7, #20]
 8004806:	e001      	b.n	800480c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004808:	2320      	movs	r3, #32
 800480a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	2b20      	cmp	r3, #32
 8004812:	d802      	bhi.n	800481a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	005b      	lsls	r3, r3, #1
 8004818:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800481a:	2001      	movs	r0, #1
 800481c:	f001 f9a2 	bl	8005b64 <HAL_RCCEx_GetPeriphCLKFreq>
 8004820:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800482a:	d125      	bne.n	8004878 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d010      	beq.n	8004856 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	fbb2 f2f3 	udiv	r2, r2, r3
 800483e:	4613      	mov	r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	4413      	add	r3, r2
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	461a      	mov	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004850:	3305      	adds	r3, #5
 8004852:	613b      	str	r3, [r7, #16]
 8004854:	e01f      	b.n	8004896 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	00db      	lsls	r3, r3, #3
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004860:	4613      	mov	r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	4413      	add	r3, r2
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	461a      	mov	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004872:	3305      	adds	r3, #5
 8004874:	613b      	str	r3, [r7, #16]
 8004876:	e00e      	b.n	8004896 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004880:	4613      	mov	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	4413      	add	r3, r2
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	461a      	mov	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004892:	3305      	adds	r3, #5
 8004894:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	4a5c      	ldr	r2, [pc, #368]	; (8004a0c <HAL_I2S_Init+0x270>)
 800489a:	fba2 2303 	umull	r2, r3, r2, r3
 800489e:	08db      	lsrs	r3, r3, #3
 80048a0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	085b      	lsrs	r3, r3, #1
 80048b2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	021b      	lsls	r3, r3, #8
 80048b8:	61bb      	str	r3, [r7, #24]
 80048ba:	e003      	b.n	80048c4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80048bc:	2302      	movs	r3, #2
 80048be:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d902      	bls.n	80048d0 <HAL_I2S_Init+0x134>
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	2bff      	cmp	r3, #255	; 0xff
 80048ce:	d907      	bls.n	80048e0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d4:	f043 0210 	orr.w	r2, r3, #16
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e08f      	b.n	8004a00 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	691a      	ldr	r2, [r3, #16]
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	ea42 0103 	orr.w	r1, r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	69fa      	ldr	r2, [r7, #28]
 80048f0:	430a      	orrs	r2, r1
 80048f2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	69db      	ldr	r3, [r3, #28]
 80048fa:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80048fe:	f023 030f 	bic.w	r3, r3, #15
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	6851      	ldr	r1, [r2, #4]
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	6892      	ldr	r2, [r2, #8]
 800490a:	4311      	orrs	r1, r2
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	68d2      	ldr	r2, [r2, #12]
 8004910:	4311      	orrs	r1, r2
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	6992      	ldr	r2, [r2, #24]
 8004916:	430a      	orrs	r2, r1
 8004918:	431a      	orrs	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004922:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6a1b      	ldr	r3, [r3, #32]
 8004928:	2b01      	cmp	r3, #1
 800492a:	d161      	bne.n	80049f0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a38      	ldr	r2, [pc, #224]	; (8004a10 <HAL_I2S_Init+0x274>)
 8004930:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a37      	ldr	r2, [pc, #220]	; (8004a14 <HAL_I2S_Init+0x278>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d101      	bne.n	8004940 <HAL_I2S_Init+0x1a4>
 800493c:	4b36      	ldr	r3, [pc, #216]	; (8004a18 <HAL_I2S_Init+0x27c>)
 800493e:	e001      	b.n	8004944 <HAL_I2S_Init+0x1a8>
 8004940:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004944:	69db      	ldr	r3, [r3, #28]
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	6812      	ldr	r2, [r2, #0]
 800494a:	4932      	ldr	r1, [pc, #200]	; (8004a14 <HAL_I2S_Init+0x278>)
 800494c:	428a      	cmp	r2, r1
 800494e:	d101      	bne.n	8004954 <HAL_I2S_Init+0x1b8>
 8004950:	4a31      	ldr	r2, [pc, #196]	; (8004a18 <HAL_I2S_Init+0x27c>)
 8004952:	e001      	b.n	8004958 <HAL_I2S_Init+0x1bc>
 8004954:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004958:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800495c:	f023 030f 	bic.w	r3, r3, #15
 8004960:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a2b      	ldr	r2, [pc, #172]	; (8004a14 <HAL_I2S_Init+0x278>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d101      	bne.n	8004970 <HAL_I2S_Init+0x1d4>
 800496c:	4b2a      	ldr	r3, [pc, #168]	; (8004a18 <HAL_I2S_Init+0x27c>)
 800496e:	e001      	b.n	8004974 <HAL_I2S_Init+0x1d8>
 8004970:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004974:	2202      	movs	r2, #2
 8004976:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a25      	ldr	r2, [pc, #148]	; (8004a14 <HAL_I2S_Init+0x278>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d101      	bne.n	8004986 <HAL_I2S_Init+0x1ea>
 8004982:	4b25      	ldr	r3, [pc, #148]	; (8004a18 <HAL_I2S_Init+0x27c>)
 8004984:	e001      	b.n	800498a <HAL_I2S_Init+0x1ee>
 8004986:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800498a:	69db      	ldr	r3, [r3, #28]
 800498c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004996:	d003      	beq.n	80049a0 <HAL_I2S_Init+0x204>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d103      	bne.n	80049a8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80049a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049a4:	613b      	str	r3, [r7, #16]
 80049a6:	e001      	b.n	80049ac <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80049a8:	2300      	movs	r3, #0
 80049aa:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	b299      	uxth	r1, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	699b      	ldr	r3, [r3, #24]
 80049c0:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80049c2:	4303      	orrs	r3, r0
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	430b      	orrs	r3, r1
 80049c8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80049ca:	4313      	orrs	r3, r2
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	897b      	ldrh	r3, [r7, #10]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80049d8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a0d      	ldr	r2, [pc, #52]	; (8004a14 <HAL_I2S_Init+0x278>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d101      	bne.n	80049e8 <HAL_I2S_Init+0x24c>
 80049e4:	4b0c      	ldr	r3, [pc, #48]	; (8004a18 <HAL_I2S_Init+0x27c>)
 80049e6:	e001      	b.n	80049ec <HAL_I2S_Init+0x250>
 80049e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80049ec:	897a      	ldrh	r2, [r7, #10]
 80049ee:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3720      	adds	r7, #32
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	08004b13 	.word	0x08004b13
 8004a0c:	cccccccd 	.word	0xcccccccd
 8004a10:	08004c29 	.word	0x08004c29
 8004a14:	40003800 	.word	0x40003800
 8004a18:	40003400 	.word	0x40003400

08004a1c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a64:	881a      	ldrh	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a70:	1c9a      	adds	r2, r3, #2
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	b29a      	uxth	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10e      	bne.n	8004aac <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	685a      	ldr	r2, [r3, #4]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004a9c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7ff ffb8 	bl	8004a1c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004aac:	bf00      	nop
 8004aae:	3708      	adds	r7, #8
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac6:	b292      	uxth	r2, r2
 8004ac8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ace:	1c9a      	adds	r2, r3, #2
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d10e      	bne.n	8004b0a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	685a      	ldr	r2, [r3, #4]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004afa:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f7ff ff93 	bl	8004a30 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004b0a:	bf00      	nop
 8004b0c:	3708      	adds	r7, #8
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}

08004b12 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004b12:	b580      	push	{r7, lr}
 8004b14:	b086      	sub	sp, #24
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b04      	cmp	r3, #4
 8004b2c:	d13a      	bne.n	8004ba4 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d109      	bne.n	8004b4c <I2S_IRQHandler+0x3a>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b42:	2b40      	cmp	r3, #64	; 0x40
 8004b44:	d102      	bne.n	8004b4c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7ff ffb4 	bl	8004ab4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b52:	2b40      	cmp	r3, #64	; 0x40
 8004b54:	d126      	bne.n	8004ba4 <I2S_IRQHandler+0x92>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f003 0320 	and.w	r3, r3, #32
 8004b60:	2b20      	cmp	r3, #32
 8004b62:	d11f      	bne.n	8004ba4 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	685a      	ldr	r2, [r3, #4]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004b72:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004b74:	2300      	movs	r3, #0
 8004b76:	613b      	str	r3, [r7, #16]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	613b      	str	r3, [r7, #16]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	613b      	str	r3, [r7, #16]
 8004b88:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b96:	f043 0202 	orr.w	r2, r3, #2
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f7ff ff50 	bl	8004a44 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b03      	cmp	r3, #3
 8004bae:	d136      	bne.n	8004c1e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d109      	bne.n	8004bce <I2S_IRQHandler+0xbc>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc4:	2b80      	cmp	r3, #128	; 0x80
 8004bc6:	d102      	bne.n	8004bce <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f7ff ff45 	bl	8004a58 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f003 0308 	and.w	r3, r3, #8
 8004bd4:	2b08      	cmp	r3, #8
 8004bd6:	d122      	bne.n	8004c1e <I2S_IRQHandler+0x10c>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f003 0320 	and.w	r3, r3, #32
 8004be2:	2b20      	cmp	r3, #32
 8004be4:	d11b      	bne.n	8004c1e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	685a      	ldr	r2, [r3, #4]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004bf4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	60fb      	str	r3, [r7, #12]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	60fb      	str	r3, [r7, #12]
 8004c02:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c10:	f043 0204 	orr.w	r2, r3, #4
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7ff ff13 	bl	8004a44 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c1e:	bf00      	nop
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
	...

08004c28 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b088      	sub	sp, #32
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4aa2      	ldr	r2, [pc, #648]	; (8004ec8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d101      	bne.n	8004c46 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004c42:	4ba2      	ldr	r3, [pc, #648]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004c44:	e001      	b.n	8004c4a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004c46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a9b      	ldr	r2, [pc, #620]	; (8004ec8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d101      	bne.n	8004c64 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004c60:	4b9a      	ldr	r3, [pc, #616]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004c62:	e001      	b.n	8004c68 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004c64:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c74:	d004      	beq.n	8004c80 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f040 8099 	bne.w	8004db2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d107      	bne.n	8004c9a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d002      	beq.n	8004c9a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 f925 	bl	8004ee4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	f003 0301 	and.w	r3, r3, #1
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d107      	bne.n	8004cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d002      	beq.n	8004cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 f9c8 	bl	8005044 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cba:	2b40      	cmp	r3, #64	; 0x40
 8004cbc:	d13a      	bne.n	8004d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	f003 0320 	and.w	r3, r3, #32
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d035      	beq.n	8004d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a7e      	ldr	r2, [pc, #504]	; (8004ec8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d101      	bne.n	8004cd6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004cd2:	4b7e      	ldr	r3, [pc, #504]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004cd4:	e001      	b.n	8004cda <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004cd6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004cda:	685a      	ldr	r2, [r3, #4]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4979      	ldr	r1, [pc, #484]	; (8004ec8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004ce2:	428b      	cmp	r3, r1
 8004ce4:	d101      	bne.n	8004cea <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004ce6:	4b79      	ldr	r3, [pc, #484]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004ce8:	e001      	b.n	8004cee <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004cea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004cee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004cf2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	685a      	ldr	r2, [r3, #4]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d02:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004d04:	2300      	movs	r3, #0
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	60fb      	str	r3, [r7, #12]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	60fb      	str	r3, [r7, #12]
 8004d18:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d26:	f043 0202 	orr.w	r2, r3, #2
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f7ff fe88 	bl	8004a44 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	f003 0308 	and.w	r3, r3, #8
 8004d3a:	2b08      	cmp	r3, #8
 8004d3c:	f040 80be 	bne.w	8004ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f003 0320 	and.w	r3, r3, #32
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	f000 80b8 	beq.w	8004ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d5a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a59      	ldr	r2, [pc, #356]	; (8004ec8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d101      	bne.n	8004d6a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004d66:	4b59      	ldr	r3, [pc, #356]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d68:	e001      	b.n	8004d6e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004d6a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4954      	ldr	r1, [pc, #336]	; (8004ec8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d76:	428b      	cmp	r3, r1
 8004d78:	d101      	bne.n	8004d7e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004d7a:	4b54      	ldr	r3, [pc, #336]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d7c:	e001      	b.n	8004d82 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004d7e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d82:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004d86:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004d88:	2300      	movs	r3, #0
 8004d8a:	60bb      	str	r3, [r7, #8]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	60bb      	str	r3, [r7, #8]
 8004d94:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da2:	f043 0204 	orr.w	r2, r3, #4
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7ff fe4a 	bl	8004a44 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004db0:	e084      	b.n	8004ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	f003 0302 	and.w	r3, r3, #2
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d107      	bne.n	8004dcc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d002      	beq.n	8004dcc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 f8be 	bl	8004f48 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d107      	bne.n	8004de6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d002      	beq.n	8004de6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f000 f8fd 	bl	8004fe0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dec:	2b40      	cmp	r3, #64	; 0x40
 8004dee:	d12f      	bne.n	8004e50 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	f003 0320 	and.w	r3, r3, #32
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d02a      	beq.n	8004e50 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685a      	ldr	r2, [r3, #4]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e08:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a2e      	ldr	r2, [pc, #184]	; (8004ec8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d101      	bne.n	8004e18 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004e14:	4b2d      	ldr	r3, [pc, #180]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004e16:	e001      	b.n	8004e1c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004e18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4929      	ldr	r1, [pc, #164]	; (8004ec8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004e24:	428b      	cmp	r3, r1
 8004e26:	d101      	bne.n	8004e2c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004e28:	4b28      	ldr	r3, [pc, #160]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004e2a:	e001      	b.n	8004e30 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004e2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e30:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e34:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e42:	f043 0202 	orr.w	r2, r3, #2
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f7ff fdfa 	bl	8004a44 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	f003 0308 	and.w	r3, r3, #8
 8004e56:	2b08      	cmp	r3, #8
 8004e58:	d131      	bne.n	8004ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	f003 0320 	and.w	r3, r3, #32
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d02c      	beq.n	8004ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a17      	ldr	r2, [pc, #92]	; (8004ec8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d101      	bne.n	8004e72 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004e6e:	4b17      	ldr	r3, [pc, #92]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004e70:	e001      	b.n	8004e76 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004e72:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e76:	685a      	ldr	r2, [r3, #4]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4912      	ldr	r1, [pc, #72]	; (8004ec8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004e7e:	428b      	cmp	r3, r1
 8004e80:	d101      	bne.n	8004e86 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8004e82:	4b12      	ldr	r3, [pc, #72]	; (8004ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004e84:	e001      	b.n	8004e8a <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8004e86:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e8a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e8e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685a      	ldr	r2, [r3, #4]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e9e:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eac:	f043 0204 	orr.w	r2, r3, #4
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f7ff fdc5 	bl	8004a44 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004eba:	e000      	b.n	8004ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004ebc:	bf00      	nop
}
 8004ebe:	bf00      	nop
 8004ec0:	3720      	adds	r7, #32
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	40003800 	.word	0x40003800
 8004ecc:	40003400 	.word	0x40003400

08004ed0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef0:	1c99      	adds	r1, r3, #2
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	6251      	str	r1, [r2, #36]	; 0x24
 8004ef6:	881a      	ldrh	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	3b01      	subs	r3, #1
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d113      	bne.n	8004f3e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	685a      	ldr	r2, [r3, #4]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004f24:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d106      	bne.n	8004f3e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f7ff ffc9 	bl	8004ed0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f3e:	bf00      	nop
 8004f40:	3708      	adds	r7, #8
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
	...

08004f48 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f54:	1c99      	adds	r1, r3, #2
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	6251      	str	r1, [r2, #36]	; 0x24
 8004f5a:	8819      	ldrh	r1, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a1d      	ldr	r2, [pc, #116]	; (8004fd8 <I2SEx_TxISR_I2SExt+0x90>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d101      	bne.n	8004f6a <I2SEx_TxISR_I2SExt+0x22>
 8004f66:	4b1d      	ldr	r3, [pc, #116]	; (8004fdc <I2SEx_TxISR_I2SExt+0x94>)
 8004f68:	e001      	b.n	8004f6e <I2SEx_TxISR_I2SExt+0x26>
 8004f6a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f6e:	460a      	mov	r2, r1
 8004f70:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d121      	bne.n	8004fce <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a12      	ldr	r2, [pc, #72]	; (8004fd8 <I2SEx_TxISR_I2SExt+0x90>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d101      	bne.n	8004f98 <I2SEx_TxISR_I2SExt+0x50>
 8004f94:	4b11      	ldr	r3, [pc, #68]	; (8004fdc <I2SEx_TxISR_I2SExt+0x94>)
 8004f96:	e001      	b.n	8004f9c <I2SEx_TxISR_I2SExt+0x54>
 8004f98:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	490d      	ldr	r1, [pc, #52]	; (8004fd8 <I2SEx_TxISR_I2SExt+0x90>)
 8004fa4:	428b      	cmp	r3, r1
 8004fa6:	d101      	bne.n	8004fac <I2SEx_TxISR_I2SExt+0x64>
 8004fa8:	4b0c      	ldr	r3, [pc, #48]	; (8004fdc <I2SEx_TxISR_I2SExt+0x94>)
 8004faa:	e001      	b.n	8004fb0 <I2SEx_TxISR_I2SExt+0x68>
 8004fac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fb0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004fb4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d106      	bne.n	8004fce <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f7ff ff81 	bl	8004ed0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004fce:	bf00      	nop
 8004fd0:	3708      	adds	r7, #8
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40003800 	.word	0x40003800
 8004fdc:	40003400 	.word	0x40003400

08004fe0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68d8      	ldr	r0, [r3, #12]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff2:	1c99      	adds	r1, r3, #2
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004ff8:	b282      	uxth	r2, r0
 8004ffa:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005000:	b29b      	uxth	r3, r3
 8005002:	3b01      	subs	r3, #1
 8005004:	b29a      	uxth	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800500e:	b29b      	uxth	r3, r3
 8005010:	2b00      	cmp	r3, #0
 8005012:	d113      	bne.n	800503c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685a      	ldr	r2, [r3, #4]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005022:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005028:	b29b      	uxth	r3, r3
 800502a:	2b00      	cmp	r3, #0
 800502c:	d106      	bne.n	800503c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2201      	movs	r2, #1
 8005032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f7ff ff4a 	bl	8004ed0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800503c:	bf00      	nop
 800503e:	3708      	adds	r7, #8
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a20      	ldr	r2, [pc, #128]	; (80050d4 <I2SEx_RxISR_I2SExt+0x90>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d101      	bne.n	800505a <I2SEx_RxISR_I2SExt+0x16>
 8005056:	4b20      	ldr	r3, [pc, #128]	; (80050d8 <I2SEx_RxISR_I2SExt+0x94>)
 8005058:	e001      	b.n	800505e <I2SEx_RxISR_I2SExt+0x1a>
 800505a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800505e:	68d8      	ldr	r0, [r3, #12]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005064:	1c99      	adds	r1, r3, #2
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	62d1      	str	r1, [r2, #44]	; 0x2c
 800506a:	b282      	uxth	r2, r0
 800506c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005072:	b29b      	uxth	r3, r3
 8005074:	3b01      	subs	r3, #1
 8005076:	b29a      	uxth	r2, r3
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005080:	b29b      	uxth	r3, r3
 8005082:	2b00      	cmp	r3, #0
 8005084:	d121      	bne.n	80050ca <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a12      	ldr	r2, [pc, #72]	; (80050d4 <I2SEx_RxISR_I2SExt+0x90>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d101      	bne.n	8005094 <I2SEx_RxISR_I2SExt+0x50>
 8005090:	4b11      	ldr	r3, [pc, #68]	; (80050d8 <I2SEx_RxISR_I2SExt+0x94>)
 8005092:	e001      	b.n	8005098 <I2SEx_RxISR_I2SExt+0x54>
 8005094:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005098:	685a      	ldr	r2, [r3, #4]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	490d      	ldr	r1, [pc, #52]	; (80050d4 <I2SEx_RxISR_I2SExt+0x90>)
 80050a0:	428b      	cmp	r3, r1
 80050a2:	d101      	bne.n	80050a8 <I2SEx_RxISR_I2SExt+0x64>
 80050a4:	4b0c      	ldr	r3, [pc, #48]	; (80050d8 <I2SEx_RxISR_I2SExt+0x94>)
 80050a6:	e001      	b.n	80050ac <I2SEx_RxISR_I2SExt+0x68>
 80050a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050ac:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80050b0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d106      	bne.n	80050ca <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f7ff ff03 	bl	8004ed0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80050ca:	bf00      	nop
 80050cc:	3708      	adds	r7, #8
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	40003800 	.word	0x40003800
 80050d8:	40003400 	.word	0x40003400

080050dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b086      	sub	sp, #24
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d101      	bne.n	80050ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e25b      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d075      	beq.n	80051e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80050fa:	4ba3      	ldr	r3, [pc, #652]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f003 030c 	and.w	r3, r3, #12
 8005102:	2b04      	cmp	r3, #4
 8005104:	d00c      	beq.n	8005120 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005106:	4ba0      	ldr	r3, [pc, #640]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800510e:	2b08      	cmp	r3, #8
 8005110:	d112      	bne.n	8005138 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005112:	4b9d      	ldr	r3, [pc, #628]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800511a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800511e:	d10b      	bne.n	8005138 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005120:	4b99      	ldr	r3, [pc, #612]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d05b      	beq.n	80051e4 <HAL_RCC_OscConfig+0x108>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d157      	bne.n	80051e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e236      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005140:	d106      	bne.n	8005150 <HAL_RCC_OscConfig+0x74>
 8005142:	4b91      	ldr	r3, [pc, #580]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a90      	ldr	r2, [pc, #576]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005148:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800514c:	6013      	str	r3, [r2, #0]
 800514e:	e01d      	b.n	800518c <HAL_RCC_OscConfig+0xb0>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005158:	d10c      	bne.n	8005174 <HAL_RCC_OscConfig+0x98>
 800515a:	4b8b      	ldr	r3, [pc, #556]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a8a      	ldr	r2, [pc, #552]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005160:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	4b88      	ldr	r3, [pc, #544]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a87      	ldr	r2, [pc, #540]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 800516c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005170:	6013      	str	r3, [r2, #0]
 8005172:	e00b      	b.n	800518c <HAL_RCC_OscConfig+0xb0>
 8005174:	4b84      	ldr	r3, [pc, #528]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a83      	ldr	r2, [pc, #524]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 800517a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800517e:	6013      	str	r3, [r2, #0]
 8005180:	4b81      	ldr	r3, [pc, #516]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a80      	ldr	r2, [pc, #512]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005186:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800518a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d013      	beq.n	80051bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005194:	f7fc fa46 	bl	8001624 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800519c:	f7fc fa42 	bl	8001624 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b64      	cmp	r3, #100	; 0x64
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e1fb      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ae:	4b76      	ldr	r3, [pc, #472]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d0f0      	beq.n	800519c <HAL_RCC_OscConfig+0xc0>
 80051ba:	e014      	b.n	80051e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051bc:	f7fc fa32 	bl	8001624 <HAL_GetTick>
 80051c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051c2:	e008      	b.n	80051d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051c4:	f7fc fa2e 	bl	8001624 <HAL_GetTick>
 80051c8:	4602      	mov	r2, r0
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	2b64      	cmp	r3, #100	; 0x64
 80051d0:	d901      	bls.n	80051d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e1e7      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051d6:	4b6c      	ldr	r3, [pc, #432]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1f0      	bne.n	80051c4 <HAL_RCC_OscConfig+0xe8>
 80051e2:	e000      	b.n	80051e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d063      	beq.n	80052ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80051f2:	4b65      	ldr	r3, [pc, #404]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 030c 	and.w	r3, r3, #12
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d00b      	beq.n	8005216 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051fe:	4b62      	ldr	r3, [pc, #392]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005206:	2b08      	cmp	r3, #8
 8005208:	d11c      	bne.n	8005244 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800520a:	4b5f      	ldr	r3, [pc, #380]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d116      	bne.n	8005244 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005216:	4b5c      	ldr	r3, [pc, #368]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0302 	and.w	r3, r3, #2
 800521e:	2b00      	cmp	r3, #0
 8005220:	d005      	beq.n	800522e <HAL_RCC_OscConfig+0x152>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d001      	beq.n	800522e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e1bb      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800522e:	4b56      	ldr	r3, [pc, #344]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	00db      	lsls	r3, r3, #3
 800523c:	4952      	ldr	r1, [pc, #328]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 800523e:	4313      	orrs	r3, r2
 8005240:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005242:	e03a      	b.n	80052ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d020      	beq.n	800528e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800524c:	4b4f      	ldr	r3, [pc, #316]	; (800538c <HAL_RCC_OscConfig+0x2b0>)
 800524e:	2201      	movs	r2, #1
 8005250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005252:	f7fc f9e7 	bl	8001624 <HAL_GetTick>
 8005256:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005258:	e008      	b.n	800526c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800525a:	f7fc f9e3 	bl	8001624 <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	2b02      	cmp	r3, #2
 8005266:	d901      	bls.n	800526c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e19c      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800526c:	4b46      	ldr	r3, [pc, #280]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b00      	cmp	r3, #0
 8005276:	d0f0      	beq.n	800525a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005278:	4b43      	ldr	r3, [pc, #268]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	4940      	ldr	r1, [pc, #256]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005288:	4313      	orrs	r3, r2
 800528a:	600b      	str	r3, [r1, #0]
 800528c:	e015      	b.n	80052ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800528e:	4b3f      	ldr	r3, [pc, #252]	; (800538c <HAL_RCC_OscConfig+0x2b0>)
 8005290:	2200      	movs	r2, #0
 8005292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005294:	f7fc f9c6 	bl	8001624 <HAL_GetTick>
 8005298:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800529a:	e008      	b.n	80052ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800529c:	f7fc f9c2 	bl	8001624 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d901      	bls.n	80052ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e17b      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ae:	4b36      	ldr	r3, [pc, #216]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0302 	and.w	r3, r3, #2
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1f0      	bne.n	800529c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0308 	and.w	r3, r3, #8
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d030      	beq.n	8005328 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d016      	beq.n	80052fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052ce:	4b30      	ldr	r3, [pc, #192]	; (8005390 <HAL_RCC_OscConfig+0x2b4>)
 80052d0:	2201      	movs	r2, #1
 80052d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052d4:	f7fc f9a6 	bl	8001624 <HAL_GetTick>
 80052d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052da:	e008      	b.n	80052ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052dc:	f7fc f9a2 	bl	8001624 <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d901      	bls.n	80052ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e15b      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052ee:	4b26      	ldr	r3, [pc, #152]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 80052f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d0f0      	beq.n	80052dc <HAL_RCC_OscConfig+0x200>
 80052fa:	e015      	b.n	8005328 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052fc:	4b24      	ldr	r3, [pc, #144]	; (8005390 <HAL_RCC_OscConfig+0x2b4>)
 80052fe:	2200      	movs	r2, #0
 8005300:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005302:	f7fc f98f 	bl	8001624 <HAL_GetTick>
 8005306:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005308:	e008      	b.n	800531c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800530a:	f7fc f98b 	bl	8001624 <HAL_GetTick>
 800530e:	4602      	mov	r2, r0
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	2b02      	cmp	r3, #2
 8005316:	d901      	bls.n	800531c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005318:	2303      	movs	r3, #3
 800531a:	e144      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800531c:	4b1a      	ldr	r3, [pc, #104]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 800531e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005320:	f003 0302 	and.w	r3, r3, #2
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1f0      	bne.n	800530a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0304 	and.w	r3, r3, #4
 8005330:	2b00      	cmp	r3, #0
 8005332:	f000 80a0 	beq.w	8005476 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005336:	2300      	movs	r3, #0
 8005338:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800533a:	4b13      	ldr	r3, [pc, #76]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d10f      	bne.n	8005366 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005346:	2300      	movs	r3, #0
 8005348:	60bb      	str	r3, [r7, #8]
 800534a:	4b0f      	ldr	r3, [pc, #60]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 800534c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534e:	4a0e      	ldr	r2, [pc, #56]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005354:	6413      	str	r3, [r2, #64]	; 0x40
 8005356:	4b0c      	ldr	r3, [pc, #48]	; (8005388 <HAL_RCC_OscConfig+0x2ac>)
 8005358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800535e:	60bb      	str	r3, [r7, #8]
 8005360:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005362:	2301      	movs	r3, #1
 8005364:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005366:	4b0b      	ldr	r3, [pc, #44]	; (8005394 <HAL_RCC_OscConfig+0x2b8>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800536e:	2b00      	cmp	r3, #0
 8005370:	d121      	bne.n	80053b6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005372:	4b08      	ldr	r3, [pc, #32]	; (8005394 <HAL_RCC_OscConfig+0x2b8>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a07      	ldr	r2, [pc, #28]	; (8005394 <HAL_RCC_OscConfig+0x2b8>)
 8005378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800537c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800537e:	f7fc f951 	bl	8001624 <HAL_GetTick>
 8005382:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005384:	e011      	b.n	80053aa <HAL_RCC_OscConfig+0x2ce>
 8005386:	bf00      	nop
 8005388:	40023800 	.word	0x40023800
 800538c:	42470000 	.word	0x42470000
 8005390:	42470e80 	.word	0x42470e80
 8005394:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005398:	f7fc f944 	bl	8001624 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e0fd      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053aa:	4b81      	ldr	r3, [pc, #516]	; (80055b0 <HAL_RCC_OscConfig+0x4d4>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d0f0      	beq.n	8005398 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d106      	bne.n	80053cc <HAL_RCC_OscConfig+0x2f0>
 80053be:	4b7d      	ldr	r3, [pc, #500]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 80053c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053c2:	4a7c      	ldr	r2, [pc, #496]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 80053c4:	f043 0301 	orr.w	r3, r3, #1
 80053c8:	6713      	str	r3, [r2, #112]	; 0x70
 80053ca:	e01c      	b.n	8005406 <HAL_RCC_OscConfig+0x32a>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	2b05      	cmp	r3, #5
 80053d2:	d10c      	bne.n	80053ee <HAL_RCC_OscConfig+0x312>
 80053d4:	4b77      	ldr	r3, [pc, #476]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 80053d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053d8:	4a76      	ldr	r2, [pc, #472]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 80053da:	f043 0304 	orr.w	r3, r3, #4
 80053de:	6713      	str	r3, [r2, #112]	; 0x70
 80053e0:	4b74      	ldr	r3, [pc, #464]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 80053e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e4:	4a73      	ldr	r2, [pc, #460]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 80053e6:	f043 0301 	orr.w	r3, r3, #1
 80053ea:	6713      	str	r3, [r2, #112]	; 0x70
 80053ec:	e00b      	b.n	8005406 <HAL_RCC_OscConfig+0x32a>
 80053ee:	4b71      	ldr	r3, [pc, #452]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 80053f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f2:	4a70      	ldr	r2, [pc, #448]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 80053f4:	f023 0301 	bic.w	r3, r3, #1
 80053f8:	6713      	str	r3, [r2, #112]	; 0x70
 80053fa:	4b6e      	ldr	r3, [pc, #440]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 80053fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053fe:	4a6d      	ldr	r2, [pc, #436]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 8005400:	f023 0304 	bic.w	r3, r3, #4
 8005404:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d015      	beq.n	800543a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800540e:	f7fc f909 	bl	8001624 <HAL_GetTick>
 8005412:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005414:	e00a      	b.n	800542c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005416:	f7fc f905 	bl	8001624 <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	f241 3288 	movw	r2, #5000	; 0x1388
 8005424:	4293      	cmp	r3, r2
 8005426:	d901      	bls.n	800542c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e0bc      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800542c:	4b61      	ldr	r3, [pc, #388]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 800542e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005430:	f003 0302 	and.w	r3, r3, #2
 8005434:	2b00      	cmp	r3, #0
 8005436:	d0ee      	beq.n	8005416 <HAL_RCC_OscConfig+0x33a>
 8005438:	e014      	b.n	8005464 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800543a:	f7fc f8f3 	bl	8001624 <HAL_GetTick>
 800543e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005440:	e00a      	b.n	8005458 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005442:	f7fc f8ef 	bl	8001624 <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005450:	4293      	cmp	r3, r2
 8005452:	d901      	bls.n	8005458 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e0a6      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005458:	4b56      	ldr	r3, [pc, #344]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 800545a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800545c:	f003 0302 	and.w	r3, r3, #2
 8005460:	2b00      	cmp	r3, #0
 8005462:	d1ee      	bne.n	8005442 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005464:	7dfb      	ldrb	r3, [r7, #23]
 8005466:	2b01      	cmp	r3, #1
 8005468:	d105      	bne.n	8005476 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800546a:	4b52      	ldr	r3, [pc, #328]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 800546c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546e:	4a51      	ldr	r2, [pc, #324]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 8005470:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005474:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 8092 	beq.w	80055a4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005480:	4b4c      	ldr	r3, [pc, #304]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f003 030c 	and.w	r3, r3, #12
 8005488:	2b08      	cmp	r3, #8
 800548a:	d05c      	beq.n	8005546 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	2b02      	cmp	r3, #2
 8005492:	d141      	bne.n	8005518 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005494:	4b48      	ldr	r3, [pc, #288]	; (80055b8 <HAL_RCC_OscConfig+0x4dc>)
 8005496:	2200      	movs	r2, #0
 8005498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800549a:	f7fc f8c3 	bl	8001624 <HAL_GetTick>
 800549e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054a0:	e008      	b.n	80054b4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054a2:	f7fc f8bf 	bl	8001624 <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	d901      	bls.n	80054b4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e078      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054b4:	4b3f      	ldr	r3, [pc, #252]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1f0      	bne.n	80054a2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	69da      	ldr	r2, [r3, #28]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	431a      	orrs	r2, r3
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ce:	019b      	lsls	r3, r3, #6
 80054d0:	431a      	orrs	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054d6:	085b      	lsrs	r3, r3, #1
 80054d8:	3b01      	subs	r3, #1
 80054da:	041b      	lsls	r3, r3, #16
 80054dc:	431a      	orrs	r2, r3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e2:	061b      	lsls	r3, r3, #24
 80054e4:	4933      	ldr	r1, [pc, #204]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 80054e6:	4313      	orrs	r3, r2
 80054e8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054ea:	4b33      	ldr	r3, [pc, #204]	; (80055b8 <HAL_RCC_OscConfig+0x4dc>)
 80054ec:	2201      	movs	r2, #1
 80054ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054f0:	f7fc f898 	bl	8001624 <HAL_GetTick>
 80054f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054f6:	e008      	b.n	800550a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054f8:	f7fc f894 	bl	8001624 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	2b02      	cmp	r3, #2
 8005504:	d901      	bls.n	800550a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e04d      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800550a:	4b2a      	ldr	r3, [pc, #168]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d0f0      	beq.n	80054f8 <HAL_RCC_OscConfig+0x41c>
 8005516:	e045      	b.n	80055a4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005518:	4b27      	ldr	r3, [pc, #156]	; (80055b8 <HAL_RCC_OscConfig+0x4dc>)
 800551a:	2200      	movs	r2, #0
 800551c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800551e:	f7fc f881 	bl	8001624 <HAL_GetTick>
 8005522:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005524:	e008      	b.n	8005538 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005526:	f7fc f87d 	bl	8001624 <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	2b02      	cmp	r3, #2
 8005532:	d901      	bls.n	8005538 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e036      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005538:	4b1e      	ldr	r3, [pc, #120]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1f0      	bne.n	8005526 <HAL_RCC_OscConfig+0x44a>
 8005544:	e02e      	b.n	80055a4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	2b01      	cmp	r3, #1
 800554c:	d101      	bne.n	8005552 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e029      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005552:	4b18      	ldr	r3, [pc, #96]	; (80055b4 <HAL_RCC_OscConfig+0x4d8>)
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	69db      	ldr	r3, [r3, #28]
 8005562:	429a      	cmp	r2, r3
 8005564:	d11c      	bne.n	80055a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005570:	429a      	cmp	r2, r3
 8005572:	d115      	bne.n	80055a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800557a:	4013      	ands	r3, r2
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005580:	4293      	cmp	r3, r2
 8005582:	d10d      	bne.n	80055a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800558e:	429a      	cmp	r2, r3
 8005590:	d106      	bne.n	80055a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800559c:	429a      	cmp	r2, r3
 800559e:	d001      	beq.n	80055a4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e000      	b.n	80055a6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3718      	adds	r7, #24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	40007000 	.word	0x40007000
 80055b4:	40023800 	.word	0x40023800
 80055b8:	42470060 	.word	0x42470060

080055bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e0cc      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80055d0:	4b68      	ldr	r3, [pc, #416]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 030f 	and.w	r3, r3, #15
 80055d8:	683a      	ldr	r2, [r7, #0]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d90c      	bls.n	80055f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055de:	4b65      	ldr	r3, [pc, #404]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80055e0:	683a      	ldr	r2, [r7, #0]
 80055e2:	b2d2      	uxtb	r2, r2
 80055e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055e6:	4b63      	ldr	r3, [pc, #396]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d001      	beq.n	80055f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e0b8      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d020      	beq.n	8005646 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0304 	and.w	r3, r3, #4
 800560c:	2b00      	cmp	r3, #0
 800560e:	d005      	beq.n	800561c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005610:	4b59      	ldr	r3, [pc, #356]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	4a58      	ldr	r2, [pc, #352]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005616:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800561a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0308 	and.w	r3, r3, #8
 8005624:	2b00      	cmp	r3, #0
 8005626:	d005      	beq.n	8005634 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005628:	4b53      	ldr	r3, [pc, #332]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	4a52      	ldr	r2, [pc, #328]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800562e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005632:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005634:	4b50      	ldr	r3, [pc, #320]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	494d      	ldr	r1, [pc, #308]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005642:	4313      	orrs	r3, r2
 8005644:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0301 	and.w	r3, r3, #1
 800564e:	2b00      	cmp	r3, #0
 8005650:	d044      	beq.n	80056dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	2b01      	cmp	r3, #1
 8005658:	d107      	bne.n	800566a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800565a:	4b47      	ldr	r3, [pc, #284]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005662:	2b00      	cmp	r3, #0
 8005664:	d119      	bne.n	800569a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e07f      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	2b02      	cmp	r3, #2
 8005670:	d003      	beq.n	800567a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005676:	2b03      	cmp	r3, #3
 8005678:	d107      	bne.n	800568a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800567a:	4b3f      	ldr	r3, [pc, #252]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d109      	bne.n	800569a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e06f      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800568a:	4b3b      	ldr	r3, [pc, #236]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0302 	and.w	r3, r3, #2
 8005692:	2b00      	cmp	r3, #0
 8005694:	d101      	bne.n	800569a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e067      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800569a:	4b37      	ldr	r3, [pc, #220]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	f023 0203 	bic.w	r2, r3, #3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	4934      	ldr	r1, [pc, #208]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 80056a8:	4313      	orrs	r3, r2
 80056aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056ac:	f7fb ffba 	bl	8001624 <HAL_GetTick>
 80056b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056b2:	e00a      	b.n	80056ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056b4:	f7fb ffb6 	bl	8001624 <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	f241 3288 	movw	r2, #5000	; 0x1388
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e04f      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ca:	4b2b      	ldr	r3, [pc, #172]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f003 020c 	and.w	r2, r3, #12
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	429a      	cmp	r2, r3
 80056da:	d1eb      	bne.n	80056b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80056dc:	4b25      	ldr	r3, [pc, #148]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 030f 	and.w	r3, r3, #15
 80056e4:	683a      	ldr	r2, [r7, #0]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d20c      	bcs.n	8005704 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ea:	4b22      	ldr	r3, [pc, #136]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80056ec:	683a      	ldr	r2, [r7, #0]
 80056ee:	b2d2      	uxtb	r2, r2
 80056f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056f2:	4b20      	ldr	r3, [pc, #128]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 030f 	and.w	r3, r3, #15
 80056fa:	683a      	ldr	r2, [r7, #0]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d001      	beq.n	8005704 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e032      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	2b00      	cmp	r3, #0
 800570e:	d008      	beq.n	8005722 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005710:	4b19      	ldr	r3, [pc, #100]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	4916      	ldr	r1, [pc, #88]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800571e:	4313      	orrs	r3, r2
 8005720:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0308 	and.w	r3, r3, #8
 800572a:	2b00      	cmp	r3, #0
 800572c:	d009      	beq.n	8005742 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800572e:	4b12      	ldr	r3, [pc, #72]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	00db      	lsls	r3, r3, #3
 800573c:	490e      	ldr	r1, [pc, #56]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800573e:	4313      	orrs	r3, r2
 8005740:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005742:	f000 f821 	bl	8005788 <HAL_RCC_GetSysClockFreq>
 8005746:	4601      	mov	r1, r0
 8005748:	4b0b      	ldr	r3, [pc, #44]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	091b      	lsrs	r3, r3, #4
 800574e:	f003 030f 	and.w	r3, r3, #15
 8005752:	4a0a      	ldr	r2, [pc, #40]	; (800577c <HAL_RCC_ClockConfig+0x1c0>)
 8005754:	5cd3      	ldrb	r3, [r2, r3]
 8005756:	fa21 f303 	lsr.w	r3, r1, r3
 800575a:	4a09      	ldr	r2, [pc, #36]	; (8005780 <HAL_RCC_ClockConfig+0x1c4>)
 800575c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800575e:	4b09      	ldr	r3, [pc, #36]	; (8005784 <HAL_RCC_ClockConfig+0x1c8>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4618      	mov	r0, r3
 8005764:	f7fb ff1a 	bl	800159c <HAL_InitTick>

  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	40023c00 	.word	0x40023c00
 8005778:	40023800 	.word	0x40023800
 800577c:	0800b7d8 	.word	0x0800b7d8
 8005780:	20000004 	.word	0x20000004
 8005784:	20000008 	.word	0x20000008

08005788 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800578a:	b085      	sub	sp, #20
 800578c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800578e:	2300      	movs	r3, #0
 8005790:	607b      	str	r3, [r7, #4]
 8005792:	2300      	movs	r3, #0
 8005794:	60fb      	str	r3, [r7, #12]
 8005796:	2300      	movs	r3, #0
 8005798:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800579a:	2300      	movs	r3, #0
 800579c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800579e:	4b63      	ldr	r3, [pc, #396]	; (800592c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f003 030c 	and.w	r3, r3, #12
 80057a6:	2b04      	cmp	r3, #4
 80057a8:	d007      	beq.n	80057ba <HAL_RCC_GetSysClockFreq+0x32>
 80057aa:	2b08      	cmp	r3, #8
 80057ac:	d008      	beq.n	80057c0 <HAL_RCC_GetSysClockFreq+0x38>
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	f040 80b4 	bne.w	800591c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057b4:	4b5e      	ldr	r3, [pc, #376]	; (8005930 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80057b6:	60bb      	str	r3, [r7, #8]
       break;
 80057b8:	e0b3      	b.n	8005922 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057ba:	4b5e      	ldr	r3, [pc, #376]	; (8005934 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80057bc:	60bb      	str	r3, [r7, #8]
      break;
 80057be:	e0b0      	b.n	8005922 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057c0:	4b5a      	ldr	r3, [pc, #360]	; (800592c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80057c8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80057ca:	4b58      	ldr	r3, [pc, #352]	; (800592c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d04a      	beq.n	800586c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057d6:	4b55      	ldr	r3, [pc, #340]	; (800592c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	099b      	lsrs	r3, r3, #6
 80057dc:	f04f 0400 	mov.w	r4, #0
 80057e0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80057e4:	f04f 0200 	mov.w	r2, #0
 80057e8:	ea03 0501 	and.w	r5, r3, r1
 80057ec:	ea04 0602 	and.w	r6, r4, r2
 80057f0:	4629      	mov	r1, r5
 80057f2:	4632      	mov	r2, r6
 80057f4:	f04f 0300 	mov.w	r3, #0
 80057f8:	f04f 0400 	mov.w	r4, #0
 80057fc:	0154      	lsls	r4, r2, #5
 80057fe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005802:	014b      	lsls	r3, r1, #5
 8005804:	4619      	mov	r1, r3
 8005806:	4622      	mov	r2, r4
 8005808:	1b49      	subs	r1, r1, r5
 800580a:	eb62 0206 	sbc.w	r2, r2, r6
 800580e:	f04f 0300 	mov.w	r3, #0
 8005812:	f04f 0400 	mov.w	r4, #0
 8005816:	0194      	lsls	r4, r2, #6
 8005818:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800581c:	018b      	lsls	r3, r1, #6
 800581e:	1a5b      	subs	r3, r3, r1
 8005820:	eb64 0402 	sbc.w	r4, r4, r2
 8005824:	f04f 0100 	mov.w	r1, #0
 8005828:	f04f 0200 	mov.w	r2, #0
 800582c:	00e2      	lsls	r2, r4, #3
 800582e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005832:	00d9      	lsls	r1, r3, #3
 8005834:	460b      	mov	r3, r1
 8005836:	4614      	mov	r4, r2
 8005838:	195b      	adds	r3, r3, r5
 800583a:	eb44 0406 	adc.w	r4, r4, r6
 800583e:	f04f 0100 	mov.w	r1, #0
 8005842:	f04f 0200 	mov.w	r2, #0
 8005846:	0262      	lsls	r2, r4, #9
 8005848:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800584c:	0259      	lsls	r1, r3, #9
 800584e:	460b      	mov	r3, r1
 8005850:	4614      	mov	r4, r2
 8005852:	4618      	mov	r0, r3
 8005854:	4621      	mov	r1, r4
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f04f 0400 	mov.w	r4, #0
 800585c:	461a      	mov	r2, r3
 800585e:	4623      	mov	r3, r4
 8005860:	f7fa fd06 	bl	8000270 <__aeabi_uldivmod>
 8005864:	4603      	mov	r3, r0
 8005866:	460c      	mov	r4, r1
 8005868:	60fb      	str	r3, [r7, #12]
 800586a:	e049      	b.n	8005900 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800586c:	4b2f      	ldr	r3, [pc, #188]	; (800592c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	099b      	lsrs	r3, r3, #6
 8005872:	f04f 0400 	mov.w	r4, #0
 8005876:	f240 11ff 	movw	r1, #511	; 0x1ff
 800587a:	f04f 0200 	mov.w	r2, #0
 800587e:	ea03 0501 	and.w	r5, r3, r1
 8005882:	ea04 0602 	and.w	r6, r4, r2
 8005886:	4629      	mov	r1, r5
 8005888:	4632      	mov	r2, r6
 800588a:	f04f 0300 	mov.w	r3, #0
 800588e:	f04f 0400 	mov.w	r4, #0
 8005892:	0154      	lsls	r4, r2, #5
 8005894:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005898:	014b      	lsls	r3, r1, #5
 800589a:	4619      	mov	r1, r3
 800589c:	4622      	mov	r2, r4
 800589e:	1b49      	subs	r1, r1, r5
 80058a0:	eb62 0206 	sbc.w	r2, r2, r6
 80058a4:	f04f 0300 	mov.w	r3, #0
 80058a8:	f04f 0400 	mov.w	r4, #0
 80058ac:	0194      	lsls	r4, r2, #6
 80058ae:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80058b2:	018b      	lsls	r3, r1, #6
 80058b4:	1a5b      	subs	r3, r3, r1
 80058b6:	eb64 0402 	sbc.w	r4, r4, r2
 80058ba:	f04f 0100 	mov.w	r1, #0
 80058be:	f04f 0200 	mov.w	r2, #0
 80058c2:	00e2      	lsls	r2, r4, #3
 80058c4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80058c8:	00d9      	lsls	r1, r3, #3
 80058ca:	460b      	mov	r3, r1
 80058cc:	4614      	mov	r4, r2
 80058ce:	195b      	adds	r3, r3, r5
 80058d0:	eb44 0406 	adc.w	r4, r4, r6
 80058d4:	f04f 0100 	mov.w	r1, #0
 80058d8:	f04f 0200 	mov.w	r2, #0
 80058dc:	02a2      	lsls	r2, r4, #10
 80058de:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80058e2:	0299      	lsls	r1, r3, #10
 80058e4:	460b      	mov	r3, r1
 80058e6:	4614      	mov	r4, r2
 80058e8:	4618      	mov	r0, r3
 80058ea:	4621      	mov	r1, r4
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f04f 0400 	mov.w	r4, #0
 80058f2:	461a      	mov	r2, r3
 80058f4:	4623      	mov	r3, r4
 80058f6:	f7fa fcbb 	bl	8000270 <__aeabi_uldivmod>
 80058fa:	4603      	mov	r3, r0
 80058fc:	460c      	mov	r4, r1
 80058fe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005900:	4b0a      	ldr	r3, [pc, #40]	; (800592c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	0c1b      	lsrs	r3, r3, #16
 8005906:	f003 0303 	and.w	r3, r3, #3
 800590a:	3301      	adds	r3, #1
 800590c:	005b      	lsls	r3, r3, #1
 800590e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	fbb2 f3f3 	udiv	r3, r2, r3
 8005918:	60bb      	str	r3, [r7, #8]
      break;
 800591a:	e002      	b.n	8005922 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800591c:	4b04      	ldr	r3, [pc, #16]	; (8005930 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800591e:	60bb      	str	r3, [r7, #8]
      break;
 8005920:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005922:	68bb      	ldr	r3, [r7, #8]
}
 8005924:	4618      	mov	r0, r3
 8005926:	3714      	adds	r7, #20
 8005928:	46bd      	mov	sp, r7
 800592a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800592c:	40023800 	.word	0x40023800
 8005930:	00f42400 	.word	0x00f42400
 8005934:	007a1200 	.word	0x007a1200

08005938 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005938:	b480      	push	{r7}
 800593a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800593c:	4b03      	ldr	r3, [pc, #12]	; (800594c <HAL_RCC_GetHCLKFreq+0x14>)
 800593e:	681b      	ldr	r3, [r3, #0]
}
 8005940:	4618      	mov	r0, r3
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	20000004 	.word	0x20000004

08005950 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005954:	f7ff fff0 	bl	8005938 <HAL_RCC_GetHCLKFreq>
 8005958:	4601      	mov	r1, r0
 800595a:	4b05      	ldr	r3, [pc, #20]	; (8005970 <HAL_RCC_GetPCLK1Freq+0x20>)
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	0a9b      	lsrs	r3, r3, #10
 8005960:	f003 0307 	and.w	r3, r3, #7
 8005964:	4a03      	ldr	r2, [pc, #12]	; (8005974 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005966:	5cd3      	ldrb	r3, [r2, r3]
 8005968:	fa21 f303 	lsr.w	r3, r1, r3
}
 800596c:	4618      	mov	r0, r3
 800596e:	bd80      	pop	{r7, pc}
 8005970:	40023800 	.word	0x40023800
 8005974:	0800b7e8 	.word	0x0800b7e8

08005978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800597c:	f7ff ffdc 	bl	8005938 <HAL_RCC_GetHCLKFreq>
 8005980:	4601      	mov	r1, r0
 8005982:	4b05      	ldr	r3, [pc, #20]	; (8005998 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	0b5b      	lsrs	r3, r3, #13
 8005988:	f003 0307 	and.w	r3, r3, #7
 800598c:	4a03      	ldr	r2, [pc, #12]	; (800599c <HAL_RCC_GetPCLK2Freq+0x24>)
 800598e:	5cd3      	ldrb	r3, [r2, r3]
 8005990:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005994:	4618      	mov	r0, r3
 8005996:	bd80      	pop	{r7, pc}
 8005998:	40023800 	.word	0x40023800
 800599c:	0800b7e8 	.word	0x0800b7e8

080059a0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b086      	sub	sp, #24
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80059ac:	2300      	movs	r3, #0
 80059ae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0301 	and.w	r3, r3, #1
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d105      	bne.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d035      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80059c8:	4b62      	ldr	r3, [pc, #392]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80059ca:	2200      	movs	r2, #0
 80059cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80059ce:	f7fb fe29 	bl	8001624 <HAL_GetTick>
 80059d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059d4:	e008      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80059d6:	f7fb fe25 	bl	8001624 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d901      	bls.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e0b0      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059e8:	4b5b      	ldr	r3, [pc, #364]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1f0      	bne.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	019a      	lsls	r2, r3, #6
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	071b      	lsls	r3, r3, #28
 8005a00:	4955      	ldr	r1, [pc, #340]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a02:	4313      	orrs	r3, r2
 8005a04:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a08:	4b52      	ldr	r3, [pc, #328]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a0e:	f7fb fe09 	bl	8001624 <HAL_GetTick>
 8005a12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a14:	e008      	b.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005a16:	f7fb fe05 	bl	8001624 <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d901      	bls.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e090      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a28:	4b4b      	ldr	r3, [pc, #300]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d0f0      	beq.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 0302 	and.w	r3, r3, #2
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f000 8083 	beq.w	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a42:	2300      	movs	r3, #0
 8005a44:	60fb      	str	r3, [r7, #12]
 8005a46:	4b44      	ldr	r3, [pc, #272]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4a:	4a43      	ldr	r2, [pc, #268]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a50:	6413      	str	r3, [r2, #64]	; 0x40
 8005a52:	4b41      	ldr	r3, [pc, #260]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a5a:	60fb      	str	r3, [r7, #12]
 8005a5c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005a5e:	4b3f      	ldr	r3, [pc, #252]	; (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a3e      	ldr	r2, [pc, #248]	; (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a68:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a6a:	f7fb fddb 	bl	8001624 <HAL_GetTick>
 8005a6e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005a70:	e008      	b.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005a72:	f7fb fdd7 	bl	8001624 <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	d901      	bls.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005a80:	2303      	movs	r3, #3
 8005a82:	e062      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005a84:	4b35      	ldr	r3, [pc, #212]	; (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d0f0      	beq.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a90:	4b31      	ldr	r3, [pc, #196]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a98:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d02f      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005aa8:	693a      	ldr	r2, [r7, #16]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d028      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005aae:	4b2a      	ldr	r3, [pc, #168]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ab2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ab6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ab8:	4b29      	ldr	r3, [pc, #164]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005aba:	2201      	movs	r2, #1
 8005abc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005abe:	4b28      	ldr	r3, [pc, #160]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005ac4:	4a24      	ldr	r2, [pc, #144]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005aca:	4b23      	ldr	r3, [pc, #140]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ace:	f003 0301 	and.w	r3, r3, #1
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d114      	bne.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005ad6:	f7fb fda5 	bl	8001624 <HAL_GetTick>
 8005ada:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005adc:	e00a      	b.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ade:	f7fb fda1 	bl	8001624 <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d901      	bls.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005af0:	2303      	movs	r3, #3
 8005af2:	e02a      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005af4:	4b18      	ldr	r3, [pc, #96]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af8:	f003 0302 	and.w	r3, r3, #2
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d0ee      	beq.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b0c:	d10d      	bne.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005b0e:	4b12      	ldr	r3, [pc, #72]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005b1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b22:	490d      	ldr	r1, [pc, #52]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b24:	4313      	orrs	r3, r2
 8005b26:	608b      	str	r3, [r1, #8]
 8005b28:	e005      	b.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005b2a:	4b0b      	ldr	r3, [pc, #44]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	4a0a      	ldr	r2, [pc, #40]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b30:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005b34:	6093      	str	r3, [r2, #8]
 8005b36:	4b08      	ldr	r3, [pc, #32]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b38:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b42:	4905      	ldr	r1, [pc, #20]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3718      	adds	r7, #24
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	42470068 	.word	0x42470068
 8005b58:	40023800 	.word	0x40023800
 8005b5c:	40007000 	.word	0x40007000
 8005b60:	42470e40 	.word	0x42470e40

08005b64 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b087      	sub	sp, #28
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005b74:	2300      	movs	r3, #0
 8005b76:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d13d      	bne.n	8005bfe <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005b82:	4b22      	ldr	r3, [pc, #136]	; (8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b8a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d004      	beq.n	8005b9c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d12f      	bne.n	8005bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005b96:	4b1e      	ldr	r3, [pc, #120]	; (8005c10 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005b98:	617b      	str	r3, [r7, #20]
          break;
 8005b9a:	e02f      	b.n	8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005b9c:	4b1b      	ldr	r3, [pc, #108]	; (8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ba4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005ba8:	d108      	bne.n	8005bbc <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005baa:	4b18      	ldr	r3, [pc, #96]	; (8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005bb2:	4a18      	ldr	r2, [pc, #96]	; (8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bb8:	613b      	str	r3, [r7, #16]
 8005bba:	e007      	b.n	8005bcc <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005bbc:	4b13      	ldr	r3, [pc, #76]	; (8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005bc4:	4a14      	ldr	r2, [pc, #80]	; (8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bca:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005bcc:	4b0f      	ldr	r3, [pc, #60]	; (8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005bce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bd2:	099b      	lsrs	r3, r3, #6
 8005bd4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	fb02 f303 	mul.w	r3, r2, r3
 8005bde:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005be0:	4b0a      	ldr	r3, [pc, #40]	; (8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005be2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005be6:	0f1b      	lsrs	r3, r3, #28
 8005be8:	f003 0307 	and.w	r3, r3, #7
 8005bec:	68ba      	ldr	r2, [r7, #8]
 8005bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bf2:	617b      	str	r3, [r7, #20]
          break;
 8005bf4:	e002      	b.n	8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	617b      	str	r3, [r7, #20]
          break;
 8005bfa:	bf00      	nop
        }
      }
      break;
 8005bfc:	bf00      	nop
    }
  }
  return frequency;
 8005bfe:	697b      	ldr	r3, [r7, #20]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	371c      	adds	r7, #28
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr
 8005c0c:	40023800 	.word	0x40023800
 8005c10:	00bb8000 	.word	0x00bb8000
 8005c14:	007a1200 	.word	0x007a1200
 8005c18:	00f42400 	.word	0x00f42400

08005c1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b082      	sub	sp, #8
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d101      	bne.n	8005c2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e056      	b.n	8005cdc <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d106      	bne.n	8005c4e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f7fb fa6f 	bl	800112c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2202      	movs	r2, #2
 8005c52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c64:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685a      	ldr	r2, [r3, #4]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	431a      	orrs	r2, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	431a      	orrs	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	431a      	orrs	r2, r3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	699b      	ldr	r3, [r3, #24]
 8005c86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c8a:	431a      	orrs	r2, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	69db      	ldr	r3, [r3, #28]
 8005c90:	431a      	orrs	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a1b      	ldr	r3, [r3, #32]
 8005c96:	ea42 0103 	orr.w	r1, r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	699b      	ldr	r3, [r3, #24]
 8005caa:	0c1b      	lsrs	r3, r3, #16
 8005cac:	f003 0104 	and.w	r1, r3, #4
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	430a      	orrs	r2, r1
 8005cba:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	69da      	ldr	r2, [r3, #28]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cca:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3708      	adds	r7, #8
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e01d      	b.n	8005d32 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d106      	bne.n	8005d10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f7fb fa56 	bl	80011bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2202      	movs	r2, #2
 8005d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	3304      	adds	r3, #4
 8005d20:	4619      	mov	r1, r3
 8005d22:	4610      	mov	r0, r2
 8005d24:	f000 fcb8 	bl	8006698 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3708      	adds	r7, #8
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d3a:	b480      	push	{r7}
 8005d3c:	b085      	sub	sp, #20
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68da      	ldr	r2, [r3, #12]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f042 0201 	orr.w	r2, r2, #1
 8005d50:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	f003 0307 	and.w	r3, r3, #7
 8005d5c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2b06      	cmp	r3, #6
 8005d62:	d007      	beq.n	8005d74 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f042 0201 	orr.w	r2, r2, #1
 8005d72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3714      	adds	r7, #20
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr

08005d82 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d82:	b580      	push	{r7, lr}
 8005d84:	b082      	sub	sp, #8
 8005d86:	af00      	add	r7, sp, #0
 8005d88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d101      	bne.n	8005d94 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e01d      	b.n	8005dd0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d106      	bne.n	8005dae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f000 f815 	bl	8005dd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2202      	movs	r2, #2
 8005db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	3304      	adds	r3, #4
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	4610      	mov	r0, r2
 8005dc2:	f000 fc69 	bl	8006698 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3708      	adds	r7, #8
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005de0:	bf00      	nop
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b086      	sub	sp, #24
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	60b9      	str	r1, [r7, #8]
 8005df6:	607a      	str	r2, [r7, #4]
 8005df8:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	d101      	bne.n	8005e0a <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 8005e06:	2302      	movs	r3, #2
 8005e08:	e0f3      	b.n	8005ff2 <HAL_TIM_PWM_Start_DMA+0x206>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d10b      	bne.n	8005e2e <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d104      	bne.n	8005e26 <HAL_TIM_PWM_Start_DMA+0x3a>
 8005e1c:	887b      	ldrh	r3, [r7, #2]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d001      	beq.n	8005e26 <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e0e5      	b.n	8005ff2 <HAL_TIM_PWM_Start_DMA+0x206>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2202      	movs	r2, #2
 8005e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	2b0c      	cmp	r3, #12
 8005e32:	f200 80ad 	bhi.w	8005f90 <HAL_TIM_PWM_Start_DMA+0x1a4>
 8005e36:	a201      	add	r2, pc, #4	; (adr r2, 8005e3c <HAL_TIM_PWM_Start_DMA+0x50>)
 8005e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e3c:	08005e71 	.word	0x08005e71
 8005e40:	08005f91 	.word	0x08005f91
 8005e44:	08005f91 	.word	0x08005f91
 8005e48:	08005f91 	.word	0x08005f91
 8005e4c:	08005eb9 	.word	0x08005eb9
 8005e50:	08005f91 	.word	0x08005f91
 8005e54:	08005f91 	.word	0x08005f91
 8005e58:	08005f91 	.word	0x08005f91
 8005e5c:	08005f01 	.word	0x08005f01
 8005e60:	08005f91 	.word	0x08005f91
 8005e64:	08005f91 	.word	0x08005f91
 8005e68:	08005f91 	.word	0x08005f91
 8005e6c:	08005f49 	.word	0x08005f49
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e74:	4a61      	ldr	r2, [pc, #388]	; (8005ffc <HAL_TIM_PWM_Start_DMA+0x210>)
 8005e76:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e7c:	4a60      	ldr	r2, [pc, #384]	; (8006000 <HAL_TIM_PWM_Start_DMA+0x214>)
 8005e7e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e84:	4a5f      	ldr	r2, [pc, #380]	; (8006004 <HAL_TIM_PWM_Start_DMA+0x218>)
 8005e86:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8005e8c:	6879      	ldr	r1, [r7, #4]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	3334      	adds	r3, #52	; 0x34
 8005e94:	461a      	mov	r2, r3
 8005e96:	887b      	ldrh	r3, [r7, #2]
 8005e98:	f7fc f9a6 	bl	80021e8 <HAL_DMA_Start_IT>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d001      	beq.n	8005ea6 <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e0a5      	b.n	8005ff2 <HAL_TIM_PWM_Start_DMA+0x206>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	68da      	ldr	r2, [r3, #12]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eb4:	60da      	str	r2, [r3, #12]
      break;
 8005eb6:	e06c      	b.n	8005f92 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ebc:	4a4f      	ldr	r2, [pc, #316]	; (8005ffc <HAL_TIM_PWM_Start_DMA+0x210>)
 8005ebe:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec4:	4a4e      	ldr	r2, [pc, #312]	; (8006000 <HAL_TIM_PWM_Start_DMA+0x214>)
 8005ec6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ecc:	4a4d      	ldr	r2, [pc, #308]	; (8006004 <HAL_TIM_PWM_Start_DMA+0x218>)
 8005ece:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005ed4:	6879      	ldr	r1, [r7, #4]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	3338      	adds	r3, #56	; 0x38
 8005edc:	461a      	mov	r2, r3
 8005ede:	887b      	ldrh	r3, [r7, #2]
 8005ee0:	f7fc f982 	bl	80021e8 <HAL_DMA_Start_IT>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d001      	beq.n	8005eee <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e081      	b.n	8005ff2 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	68da      	ldr	r2, [r3, #12]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005efc:	60da      	str	r2, [r3, #12]
      break;
 8005efe:	e048      	b.n	8005f92 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f04:	4a3d      	ldr	r2, [pc, #244]	; (8005ffc <HAL_TIM_PWM_Start_DMA+0x210>)
 8005f06:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f0c:	4a3c      	ldr	r2, [pc, #240]	; (8006000 <HAL_TIM_PWM_Start_DMA+0x214>)
 8005f0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f14:	4a3b      	ldr	r2, [pc, #236]	; (8006004 <HAL_TIM_PWM_Start_DMA+0x218>)
 8005f16:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005f1c:	6879      	ldr	r1, [r7, #4]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	333c      	adds	r3, #60	; 0x3c
 8005f24:	461a      	mov	r2, r3
 8005f26:	887b      	ldrh	r3, [r7, #2]
 8005f28:	f7fc f95e 	bl	80021e8 <HAL_DMA_Start_IT>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e05d      	b.n	8005ff2 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68da      	ldr	r2, [r3, #12]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f44:	60da      	str	r2, [r3, #12]
      break;
 8005f46:	e024      	b.n	8005f92 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4c:	4a2b      	ldr	r2, [pc, #172]	; (8005ffc <HAL_TIM_PWM_Start_DMA+0x210>)
 8005f4e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f54:	4a2a      	ldr	r2, [pc, #168]	; (8006000 <HAL_TIM_PWM_Start_DMA+0x214>)
 8005f56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f5c:	4a29      	ldr	r2, [pc, #164]	; (8006004 <HAL_TIM_PWM_Start_DMA+0x218>)
 8005f5e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005f64:	6879      	ldr	r1, [r7, #4]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	3340      	adds	r3, #64	; 0x40
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	887b      	ldrh	r3, [r7, #2]
 8005f70:	f7fc f93a 	bl	80021e8 <HAL_DMA_Start_IT>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d001      	beq.n	8005f7e <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e039      	b.n	8005ff2 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68da      	ldr	r2, [r3, #12]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f8c:	60da      	str	r2, [r3, #12]
      break;
 8005f8e:	e000      	b.n	8005f92 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 8005f90:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2201      	movs	r2, #1
 8005f98:	68b9      	ldr	r1, [r7, #8]
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f000 fe66 	bl	8006c6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a18      	ldr	r2, [pc, #96]	; (8006008 <HAL_TIM_PWM_Start_DMA+0x21c>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d004      	beq.n	8005fb4 <HAL_TIM_PWM_Start_DMA+0x1c8>
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a17      	ldr	r2, [pc, #92]	; (800600c <HAL_TIM_PWM_Start_DMA+0x220>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d101      	bne.n	8005fb8 <HAL_TIM_PWM_Start_DMA+0x1cc>
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e000      	b.n	8005fba <HAL_TIM_PWM_Start_DMA+0x1ce>
 8005fb8:	2300      	movs	r3, #0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d007      	beq.n	8005fce <HAL_TIM_PWM_Start_DMA+0x1e2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fcc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f003 0307 	and.w	r3, r3, #7
 8005fd8:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	2b06      	cmp	r3, #6
 8005fde:	d007      	beq.n	8005ff0 <HAL_TIM_PWM_Start_DMA+0x204>
  {
    __HAL_TIM_ENABLE(htim);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 0201 	orr.w	r2, r2, #1
 8005fee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ff0:	2300      	movs	r3, #0
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3718      	adds	r7, #24
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	080065b7 	.word	0x080065b7
 8006000:	08006627 	.word	0x08006627
 8006004:	08006593 	.word	0x08006593
 8006008:	40010000 	.word	0x40010000
 800600c:	40010400 	.word	0x40010400

08006010 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b082      	sub	sp, #8
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	691b      	ldr	r3, [r3, #16]
 800601e:	f003 0302 	and.w	r3, r3, #2
 8006022:	2b02      	cmp	r3, #2
 8006024:	d122      	bne.n	800606c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	f003 0302 	and.w	r3, r3, #2
 8006030:	2b02      	cmp	r3, #2
 8006032:	d11b      	bne.n	800606c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f06f 0202 	mvn.w	r2, #2
 800603c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2201      	movs	r2, #1
 8006042:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	f003 0303 	and.w	r3, r3, #3
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f000 fa6b 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 8006058:	e005      	b.n	8006066 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 fa5d 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 fa6e 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	f003 0304 	and.w	r3, r3, #4
 8006076:	2b04      	cmp	r3, #4
 8006078:	d122      	bne.n	80060c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	f003 0304 	and.w	r3, r3, #4
 8006084:	2b04      	cmp	r3, #4
 8006086:	d11b      	bne.n	80060c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f06f 0204 	mvn.w	r2, #4
 8006090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2202      	movs	r2, #2
 8006096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d003      	beq.n	80060ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f000 fa41 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 80060ac:	e005      	b.n	80060ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 fa33 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 fa44 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	f003 0308 	and.w	r3, r3, #8
 80060ca:	2b08      	cmp	r3, #8
 80060cc:	d122      	bne.n	8006114 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	f003 0308 	and.w	r3, r3, #8
 80060d8:	2b08      	cmp	r3, #8
 80060da:	d11b      	bne.n	8006114 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f06f 0208 	mvn.w	r2, #8
 80060e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2204      	movs	r2, #4
 80060ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	69db      	ldr	r3, [r3, #28]
 80060f2:	f003 0303 	and.w	r3, r3, #3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 fa17 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 8006100:	e005      	b.n	800610e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 fa09 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f000 fa1a 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	691b      	ldr	r3, [r3, #16]
 800611a:	f003 0310 	and.w	r3, r3, #16
 800611e:	2b10      	cmp	r3, #16
 8006120:	d122      	bne.n	8006168 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	f003 0310 	and.w	r3, r3, #16
 800612c:	2b10      	cmp	r3, #16
 800612e:	d11b      	bne.n	8006168 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f06f 0210 	mvn.w	r2, #16
 8006138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2208      	movs	r2, #8
 800613e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	69db      	ldr	r3, [r3, #28]
 8006146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800614a:	2b00      	cmp	r3, #0
 800614c:	d003      	beq.n	8006156 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f9ed 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 8006154:	e005      	b.n	8006162 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 f9df 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 f9f0 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	f003 0301 	and.w	r3, r3, #1
 8006172:	2b01      	cmp	r3, #1
 8006174:	d10e      	bne.n	8006194 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b01      	cmp	r3, #1
 8006182:	d107      	bne.n	8006194 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f06f 0201 	mvn.w	r2, #1
 800618c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f7fa f9ee 	bl	8000570 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800619e:	2b80      	cmp	r3, #128	; 0x80
 80061a0:	d10e      	bne.n	80061c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061ac:	2b80      	cmp	r3, #128	; 0x80
 80061ae:	d107      	bne.n	80061c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80061b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 fe02 	bl	8006dc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ca:	2b40      	cmp	r3, #64	; 0x40
 80061cc:	d10e      	bne.n	80061ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061d8:	2b40      	cmp	r3, #64	; 0x40
 80061da:	d107      	bne.n	80061ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f000 f9bf 	bl	800656a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	691b      	ldr	r3, [r3, #16]
 80061f2:	f003 0320 	and.w	r3, r3, #32
 80061f6:	2b20      	cmp	r3, #32
 80061f8:	d10e      	bne.n	8006218 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	f003 0320 	and.w	r3, r3, #32
 8006204:	2b20      	cmp	r3, #32
 8006206:	d107      	bne.n	8006218 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f06f 0220 	mvn.w	r2, #32
 8006210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f000 fdcc 	bl	8006db0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006218:	bf00      	nop
 800621a:	3708      	adds	r7, #8
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006232:	2b01      	cmp	r3, #1
 8006234:	d101      	bne.n	800623a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006236:	2302      	movs	r3, #2
 8006238:	e0b4      	b.n	80063a4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2201      	movs	r2, #1
 800623e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2202      	movs	r2, #2
 8006246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2b0c      	cmp	r3, #12
 800624e:	f200 809f 	bhi.w	8006390 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006252:	a201      	add	r2, pc, #4	; (adr r2, 8006258 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006258:	0800628d 	.word	0x0800628d
 800625c:	08006391 	.word	0x08006391
 8006260:	08006391 	.word	0x08006391
 8006264:	08006391 	.word	0x08006391
 8006268:	080062cd 	.word	0x080062cd
 800626c:	08006391 	.word	0x08006391
 8006270:	08006391 	.word	0x08006391
 8006274:	08006391 	.word	0x08006391
 8006278:	0800630f 	.word	0x0800630f
 800627c:	08006391 	.word	0x08006391
 8006280:	08006391 	.word	0x08006391
 8006284:	08006391 	.word	0x08006391
 8006288:	0800634f 	.word	0x0800634f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68b9      	ldr	r1, [r7, #8]
 8006292:	4618      	mov	r0, r3
 8006294:	f000 faa0 	bl	80067d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	699a      	ldr	r2, [r3, #24]
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f042 0208 	orr.w	r2, r2, #8
 80062a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	699a      	ldr	r2, [r3, #24]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f022 0204 	bic.w	r2, r2, #4
 80062b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	6999      	ldr	r1, [r3, #24]
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	691a      	ldr	r2, [r3, #16]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	619a      	str	r2, [r3, #24]
      break;
 80062ca:	e062      	b.n	8006392 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68b9      	ldr	r1, [r7, #8]
 80062d2:	4618      	mov	r0, r3
 80062d4:	f000 faf0 	bl	80068b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	699a      	ldr	r2, [r3, #24]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	699a      	ldr	r2, [r3, #24]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	6999      	ldr	r1, [r3, #24]
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	691b      	ldr	r3, [r3, #16]
 8006302:	021a      	lsls	r2, r3, #8
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	430a      	orrs	r2, r1
 800630a:	619a      	str	r2, [r3, #24]
      break;
 800630c:	e041      	b.n	8006392 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68b9      	ldr	r1, [r7, #8]
 8006314:	4618      	mov	r0, r3
 8006316:	f000 fb45 	bl	80069a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	69da      	ldr	r2, [r3, #28]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f042 0208 	orr.w	r2, r2, #8
 8006328:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	69da      	ldr	r2, [r3, #28]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f022 0204 	bic.w	r2, r2, #4
 8006338:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	69d9      	ldr	r1, [r3, #28]
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	691a      	ldr	r2, [r3, #16]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	430a      	orrs	r2, r1
 800634a:	61da      	str	r2, [r3, #28]
      break;
 800634c:	e021      	b.n	8006392 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	68b9      	ldr	r1, [r7, #8]
 8006354:	4618      	mov	r0, r3
 8006356:	f000 fb99 	bl	8006a8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	69da      	ldr	r2, [r3, #28]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006368:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	69da      	ldr	r2, [r3, #28]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006378:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	69d9      	ldr	r1, [r3, #28]
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	021a      	lsls	r2, r3, #8
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	430a      	orrs	r2, r1
 800638c:	61da      	str	r2, [r3, #28]
      break;
 800638e:	e000      	b.n	8006392 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006390:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2200      	movs	r2, #0
 800639e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3710      	adds	r7, #16
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d101      	bne.n	80063c4 <HAL_TIM_ConfigClockSource+0x18>
 80063c0:	2302      	movs	r3, #2
 80063c2:	e0a6      	b.n	8006512 <HAL_TIM_ConfigClockSource+0x166>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2202      	movs	r2, #2
 80063d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80063e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2b40      	cmp	r3, #64	; 0x40
 80063fa:	d067      	beq.n	80064cc <HAL_TIM_ConfigClockSource+0x120>
 80063fc:	2b40      	cmp	r3, #64	; 0x40
 80063fe:	d80b      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x6c>
 8006400:	2b10      	cmp	r3, #16
 8006402:	d073      	beq.n	80064ec <HAL_TIM_ConfigClockSource+0x140>
 8006404:	2b10      	cmp	r3, #16
 8006406:	d802      	bhi.n	800640e <HAL_TIM_ConfigClockSource+0x62>
 8006408:	2b00      	cmp	r3, #0
 800640a:	d06f      	beq.n	80064ec <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800640c:	e078      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800640e:	2b20      	cmp	r3, #32
 8006410:	d06c      	beq.n	80064ec <HAL_TIM_ConfigClockSource+0x140>
 8006412:	2b30      	cmp	r3, #48	; 0x30
 8006414:	d06a      	beq.n	80064ec <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006416:	e073      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006418:	2b70      	cmp	r3, #112	; 0x70
 800641a:	d00d      	beq.n	8006438 <HAL_TIM_ConfigClockSource+0x8c>
 800641c:	2b70      	cmp	r3, #112	; 0x70
 800641e:	d804      	bhi.n	800642a <HAL_TIM_ConfigClockSource+0x7e>
 8006420:	2b50      	cmp	r3, #80	; 0x50
 8006422:	d033      	beq.n	800648c <HAL_TIM_ConfigClockSource+0xe0>
 8006424:	2b60      	cmp	r3, #96	; 0x60
 8006426:	d041      	beq.n	80064ac <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006428:	e06a      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800642a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800642e:	d066      	beq.n	80064fe <HAL_TIM_ConfigClockSource+0x152>
 8006430:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006434:	d017      	beq.n	8006466 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006436:	e063      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6818      	ldr	r0, [r3, #0]
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	6899      	ldr	r1, [r3, #8]
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	685a      	ldr	r2, [r3, #4]
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	f000 fbf0 	bl	8006c2c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800645a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	609a      	str	r2, [r3, #8]
      break;
 8006464:	e04c      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6818      	ldr	r0, [r3, #0]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	6899      	ldr	r1, [r3, #8]
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	685a      	ldr	r2, [r3, #4]
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	f000 fbd9 	bl	8006c2c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689a      	ldr	r2, [r3, #8]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006488:	609a      	str	r2, [r3, #8]
      break;
 800648a:	e039      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6818      	ldr	r0, [r3, #0]
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	6859      	ldr	r1, [r3, #4]
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	461a      	mov	r2, r3
 800649a:	f000 fb4d 	bl	8006b38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2150      	movs	r1, #80	; 0x50
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 fba6 	bl	8006bf6 <TIM_ITRx_SetConfig>
      break;
 80064aa:	e029      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6818      	ldr	r0, [r3, #0]
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	6859      	ldr	r1, [r3, #4]
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	461a      	mov	r2, r3
 80064ba:	f000 fb6c 	bl	8006b96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	2160      	movs	r1, #96	; 0x60
 80064c4:	4618      	mov	r0, r3
 80064c6:	f000 fb96 	bl	8006bf6 <TIM_ITRx_SetConfig>
      break;
 80064ca:	e019      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6818      	ldr	r0, [r3, #0]
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	6859      	ldr	r1, [r3, #4]
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	461a      	mov	r2, r3
 80064da:	f000 fb2d 	bl	8006b38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2140      	movs	r1, #64	; 0x40
 80064e4:	4618      	mov	r0, r3
 80064e6:	f000 fb86 	bl	8006bf6 <TIM_ITRx_SetConfig>
      break;
 80064ea:	e009      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4619      	mov	r1, r3
 80064f6:	4610      	mov	r0, r2
 80064f8:	f000 fb7d 	bl	8006bf6 <TIM_ITRx_SetConfig>
      break;
 80064fc:	e000      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80064fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800651a:	b480      	push	{r7}
 800651c:	b083      	sub	sp, #12
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006522:	bf00      	nop
 8006524:	370c      	adds	r7, #12
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr

0800652e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800652e:	b480      	push	{r7}
 8006530:	b083      	sub	sp, #12
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006536:	bf00      	nop
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr

08006542 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006542:	b480      	push	{r7}
 8006544:	b083      	sub	sp, #12
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800654a:	bf00      	nop
 800654c:	370c      	adds	r7, #12
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800655e:	bf00      	nop
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr

0800656a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800656a:	b480      	push	{r7}
 800656c:	b083      	sub	sp, #12
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006572:	bf00      	nop
 8006574:	370c      	adds	r7, #12
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr

0800657e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800657e:	b480      	push	{r7}
 8006580:	b083      	sub	sp, #12
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006586:	bf00      	nop
 8006588:	370c      	adds	r7, #12
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr

08006592 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b084      	sub	sp, #16
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800659e:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	f7ff ffe8 	bl	800657e <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 80065ae:	bf00      	nop
 80065b0:	3710      	adds	r7, #16
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80065b6:	b580      	push	{r7, lr}
 80065b8:	b084      	sub	sp, #16
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c2:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d103      	bne.n	80065de <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2201      	movs	r2, #1
 80065da:	771a      	strb	r2, [r3, #28]
 80065dc:	e019      	b.n	8006612 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d103      	bne.n	80065f0 <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2202      	movs	r2, #2
 80065ec:	771a      	strb	r2, [r3, #28]
 80065ee:	e010      	b.n	8006612 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d103      	bne.n	8006602 <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2204      	movs	r2, #4
 80065fe:	771a      	strb	r2, [r3, #28]
 8006600:	e007      	b.n	8006612 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	429a      	cmp	r2, r3
 800660a:	d102      	bne.n	8006612 <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2208      	movs	r2, #8
 8006610:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006612:	68f8      	ldr	r0, [r7, #12]
 8006614:	f7ff ff95 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	771a      	strb	r2, [r3, #28]
}
 800661e:	bf00      	nop
 8006620:	3710      	adds	r7, #16
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}

08006626 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006626:	b580      	push	{r7, lr}
 8006628:	b084      	sub	sp, #16
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006632:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2201      	movs	r2, #1
 8006638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	429a      	cmp	r2, r3
 8006644:	d103      	bne.n	800664e <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2201      	movs	r2, #1
 800664a:	771a      	strb	r2, [r3, #28]
 800664c:	e019      	b.n	8006682 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	429a      	cmp	r2, r3
 8006656:	d103      	bne.n	8006660 <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2202      	movs	r2, #2
 800665c:	771a      	strb	r2, [r3, #28]
 800665e:	e010      	b.n	8006682 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	429a      	cmp	r2, r3
 8006668:	d103      	bne.n	8006672 <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2204      	movs	r2, #4
 800666e:	771a      	strb	r2, [r3, #28]
 8006670:	e007      	b.n	8006682 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	429a      	cmp	r2, r3
 800667a:	d102      	bne.n	8006682 <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2208      	movs	r2, #8
 8006680:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f7ff ff67 	bl	8006556 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	771a      	strb	r2, [r3, #28]
}
 800668e:	bf00      	nop
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
	...

08006698 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	4a40      	ldr	r2, [pc, #256]	; (80067ac <TIM_Base_SetConfig+0x114>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d013      	beq.n	80066d8 <TIM_Base_SetConfig+0x40>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066b6:	d00f      	beq.n	80066d8 <TIM_Base_SetConfig+0x40>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	4a3d      	ldr	r2, [pc, #244]	; (80067b0 <TIM_Base_SetConfig+0x118>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d00b      	beq.n	80066d8 <TIM_Base_SetConfig+0x40>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a3c      	ldr	r2, [pc, #240]	; (80067b4 <TIM_Base_SetConfig+0x11c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d007      	beq.n	80066d8 <TIM_Base_SetConfig+0x40>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a3b      	ldr	r2, [pc, #236]	; (80067b8 <TIM_Base_SetConfig+0x120>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d003      	beq.n	80066d8 <TIM_Base_SetConfig+0x40>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a3a      	ldr	r2, [pc, #232]	; (80067bc <TIM_Base_SetConfig+0x124>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d108      	bne.n	80066ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	4313      	orrs	r3, r2
 80066e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a2f      	ldr	r2, [pc, #188]	; (80067ac <TIM_Base_SetConfig+0x114>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d02b      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066f8:	d027      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a2c      	ldr	r2, [pc, #176]	; (80067b0 <TIM_Base_SetConfig+0x118>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d023      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a2b      	ldr	r2, [pc, #172]	; (80067b4 <TIM_Base_SetConfig+0x11c>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d01f      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a2a      	ldr	r2, [pc, #168]	; (80067b8 <TIM_Base_SetConfig+0x120>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d01b      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a29      	ldr	r2, [pc, #164]	; (80067bc <TIM_Base_SetConfig+0x124>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d017      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a28      	ldr	r2, [pc, #160]	; (80067c0 <TIM_Base_SetConfig+0x128>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d013      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	4a27      	ldr	r2, [pc, #156]	; (80067c4 <TIM_Base_SetConfig+0x12c>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d00f      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a26      	ldr	r2, [pc, #152]	; (80067c8 <TIM_Base_SetConfig+0x130>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d00b      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a25      	ldr	r2, [pc, #148]	; (80067cc <TIM_Base_SetConfig+0x134>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d007      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a24      	ldr	r2, [pc, #144]	; (80067d0 <TIM_Base_SetConfig+0x138>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d003      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a23      	ldr	r2, [pc, #140]	; (80067d4 <TIM_Base_SetConfig+0x13c>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d108      	bne.n	800675c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006750:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	4313      	orrs	r3, r2
 800675a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	4313      	orrs	r3, r2
 8006768:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	68fa      	ldr	r2, [r7, #12]
 800676e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a0a      	ldr	r2, [pc, #40]	; (80067ac <TIM_Base_SetConfig+0x114>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d003      	beq.n	8006790 <TIM_Base_SetConfig+0xf8>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a0c      	ldr	r2, [pc, #48]	; (80067bc <TIM_Base_SetConfig+0x124>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d103      	bne.n	8006798 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	691a      	ldr	r2, [r3, #16]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	615a      	str	r2, [r3, #20]
}
 800679e:	bf00      	nop
 80067a0:	3714      	adds	r7, #20
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop
 80067ac:	40010000 	.word	0x40010000
 80067b0:	40000400 	.word	0x40000400
 80067b4:	40000800 	.word	0x40000800
 80067b8:	40000c00 	.word	0x40000c00
 80067bc:	40010400 	.word	0x40010400
 80067c0:	40014000 	.word	0x40014000
 80067c4:	40014400 	.word	0x40014400
 80067c8:	40014800 	.word	0x40014800
 80067cc:	40001800 	.word	0x40001800
 80067d0:	40001c00 	.word	0x40001c00
 80067d4:	40002000 	.word	0x40002000

080067d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067d8:	b480      	push	{r7}
 80067da:	b087      	sub	sp, #28
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a1b      	ldr	r3, [r3, #32]
 80067e6:	f023 0201 	bic.w	r2, r3, #1
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6a1b      	ldr	r3, [r3, #32]
 80067f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f023 0303 	bic.w	r3, r3, #3
 800680e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	4313      	orrs	r3, r2
 8006818:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	f023 0302 	bic.w	r3, r3, #2
 8006820:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	697a      	ldr	r2, [r7, #20]
 8006828:	4313      	orrs	r3, r2
 800682a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a20      	ldr	r2, [pc, #128]	; (80068b0 <TIM_OC1_SetConfig+0xd8>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d003      	beq.n	800683c <TIM_OC1_SetConfig+0x64>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	4a1f      	ldr	r2, [pc, #124]	; (80068b4 <TIM_OC1_SetConfig+0xdc>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d10c      	bne.n	8006856 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	f023 0308 	bic.w	r3, r3, #8
 8006842:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	4313      	orrs	r3, r2
 800684c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	f023 0304 	bic.w	r3, r3, #4
 8006854:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a15      	ldr	r2, [pc, #84]	; (80068b0 <TIM_OC1_SetConfig+0xd8>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d003      	beq.n	8006866 <TIM_OC1_SetConfig+0x8e>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a14      	ldr	r2, [pc, #80]	; (80068b4 <TIM_OC1_SetConfig+0xdc>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d111      	bne.n	800688a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800686c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006874:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	693a      	ldr	r2, [r7, #16]
 800687c:	4313      	orrs	r3, r2
 800687e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	4313      	orrs	r3, r2
 8006888:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	697a      	ldr	r2, [r7, #20]
 80068a2:	621a      	str	r2, [r3, #32]
}
 80068a4:	bf00      	nop
 80068a6:	371c      	adds	r7, #28
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr
 80068b0:	40010000 	.word	0x40010000
 80068b4:	40010400 	.word	0x40010400

080068b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b087      	sub	sp, #28
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a1b      	ldr	r3, [r3, #32]
 80068c6:	f023 0210 	bic.w	r2, r3, #16
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	699b      	ldr	r3, [r3, #24]
 80068de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	021b      	lsls	r3, r3, #8
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	f023 0320 	bic.w	r3, r3, #32
 8006902:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	011b      	lsls	r3, r3, #4
 800690a:	697a      	ldr	r2, [r7, #20]
 800690c:	4313      	orrs	r3, r2
 800690e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a22      	ldr	r2, [pc, #136]	; (800699c <TIM_OC2_SetConfig+0xe4>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d003      	beq.n	8006920 <TIM_OC2_SetConfig+0x68>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a21      	ldr	r2, [pc, #132]	; (80069a0 <TIM_OC2_SetConfig+0xe8>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d10d      	bne.n	800693c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006926:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	011b      	lsls	r3, r3, #4
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	4313      	orrs	r3, r2
 8006932:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800693a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	4a17      	ldr	r2, [pc, #92]	; (800699c <TIM_OC2_SetConfig+0xe4>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d003      	beq.n	800694c <TIM_OC2_SetConfig+0x94>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a16      	ldr	r2, [pc, #88]	; (80069a0 <TIM_OC2_SetConfig+0xe8>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d113      	bne.n	8006974 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006952:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800695a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	695b      	ldr	r3, [r3, #20]
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	693a      	ldr	r2, [r7, #16]
 8006964:	4313      	orrs	r3, r2
 8006966:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	699b      	ldr	r3, [r3, #24]
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	693a      	ldr	r2, [r7, #16]
 8006970:	4313      	orrs	r3, r2
 8006972:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	693a      	ldr	r2, [r7, #16]
 8006978:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	68fa      	ldr	r2, [r7, #12]
 800697e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	685a      	ldr	r2, [r3, #4]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	697a      	ldr	r2, [r7, #20]
 800698c:	621a      	str	r2, [r3, #32]
}
 800698e:	bf00      	nop
 8006990:	371c      	adds	r7, #28
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop
 800699c:	40010000 	.word	0x40010000
 80069a0:	40010400 	.word	0x40010400

080069a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b087      	sub	sp, #28
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a1b      	ldr	r3, [r3, #32]
 80069be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	69db      	ldr	r3, [r3, #28]
 80069ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f023 0303 	bic.w	r3, r3, #3
 80069da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	021b      	lsls	r3, r3, #8
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a21      	ldr	r2, [pc, #132]	; (8006a84 <TIM_OC3_SetConfig+0xe0>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d003      	beq.n	8006a0a <TIM_OC3_SetConfig+0x66>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a20      	ldr	r2, [pc, #128]	; (8006a88 <TIM_OC3_SetConfig+0xe4>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d10d      	bne.n	8006a26 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	021b      	lsls	r3, r3, #8
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a16      	ldr	r2, [pc, #88]	; (8006a84 <TIM_OC3_SetConfig+0xe0>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d003      	beq.n	8006a36 <TIM_OC3_SetConfig+0x92>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a15      	ldr	r2, [pc, #84]	; (8006a88 <TIM_OC3_SetConfig+0xe4>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d113      	bne.n	8006a5e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	695b      	ldr	r3, [r3, #20]
 8006a4a:	011b      	lsls	r3, r3, #4
 8006a4c:	693a      	ldr	r2, [r7, #16]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	699b      	ldr	r3, [r3, #24]
 8006a56:	011b      	lsls	r3, r3, #4
 8006a58:	693a      	ldr	r2, [r7, #16]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	693a      	ldr	r2, [r7, #16]
 8006a62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	68fa      	ldr	r2, [r7, #12]
 8006a68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	685a      	ldr	r2, [r3, #4]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	697a      	ldr	r2, [r7, #20]
 8006a76:	621a      	str	r2, [r3, #32]
}
 8006a78:	bf00      	nop
 8006a7a:	371c      	adds	r7, #28
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr
 8006a84:	40010000 	.word	0x40010000
 8006a88:	40010400 	.word	0x40010400

08006a8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b087      	sub	sp, #28
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6a1b      	ldr	r3, [r3, #32]
 8006a9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	69db      	ldr	r3, [r3, #28]
 8006ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ac2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	021b      	lsls	r3, r3, #8
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ad6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	031b      	lsls	r3, r3, #12
 8006ade:	693a      	ldr	r2, [r7, #16]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	4a12      	ldr	r2, [pc, #72]	; (8006b30 <TIM_OC4_SetConfig+0xa4>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d003      	beq.n	8006af4 <TIM_OC4_SetConfig+0x68>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	4a11      	ldr	r2, [pc, #68]	; (8006b34 <TIM_OC4_SetConfig+0xa8>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d109      	bne.n	8006b08 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006afa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	695b      	ldr	r3, [r3, #20]
 8006b00:	019b      	lsls	r3, r3, #6
 8006b02:	697a      	ldr	r2, [r7, #20]
 8006b04:	4313      	orrs	r3, r2
 8006b06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	697a      	ldr	r2, [r7, #20]
 8006b0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	68fa      	ldr	r2, [r7, #12]
 8006b12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	685a      	ldr	r2, [r3, #4]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	693a      	ldr	r2, [r7, #16]
 8006b20:	621a      	str	r2, [r3, #32]
}
 8006b22:	bf00      	nop
 8006b24:	371c      	adds	r7, #28
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
 8006b2e:	bf00      	nop
 8006b30:	40010000 	.word	0x40010000
 8006b34:	40010400 	.word	0x40010400

08006b38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b087      	sub	sp, #28
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6a1b      	ldr	r3, [r3, #32]
 8006b48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	6a1b      	ldr	r3, [r3, #32]
 8006b4e:	f023 0201 	bic.w	r2, r3, #1
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	011b      	lsls	r3, r3, #4
 8006b68:	693a      	ldr	r2, [r7, #16]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	f023 030a 	bic.w	r3, r3, #10
 8006b74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b76:	697a      	ldr	r2, [r7, #20]
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	693a      	ldr	r2, [r7, #16]
 8006b82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	697a      	ldr	r2, [r7, #20]
 8006b88:	621a      	str	r2, [r3, #32]
}
 8006b8a:	bf00      	nop
 8006b8c:	371c      	adds	r7, #28
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr

08006b96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b96:	b480      	push	{r7}
 8006b98:	b087      	sub	sp, #28
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	60f8      	str	r0, [r7, #12]
 8006b9e:	60b9      	str	r1, [r7, #8]
 8006ba0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6a1b      	ldr	r3, [r3, #32]
 8006ba6:	f023 0210 	bic.w	r2, r3, #16
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6a1b      	ldr	r3, [r3, #32]
 8006bb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006bc0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	031b      	lsls	r3, r3, #12
 8006bc6:	697a      	ldr	r2, [r7, #20]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006bd2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	011b      	lsls	r3, r3, #4
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	697a      	ldr	r2, [r7, #20]
 8006be2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	693a      	ldr	r2, [r7, #16]
 8006be8:	621a      	str	r2, [r3, #32]
}
 8006bea:	bf00      	nop
 8006bec:	371c      	adds	r7, #28
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr

08006bf6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	b085      	sub	sp, #20
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
 8006bfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c0e:	683a      	ldr	r2, [r7, #0]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	f043 0307 	orr.w	r3, r3, #7
 8006c18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	609a      	str	r2, [r3, #8]
}
 8006c20:	bf00      	nop
 8006c22:	3714      	adds	r7, #20
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b087      	sub	sp, #28
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	607a      	str	r2, [r7, #4]
 8006c38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	021a      	lsls	r2, r3, #8
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	431a      	orrs	r2, r3
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	697a      	ldr	r2, [r7, #20]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	697a      	ldr	r2, [r7, #20]
 8006c5e:	609a      	str	r2, [r3, #8]
}
 8006c60:	bf00      	nop
 8006c62:	371c      	adds	r7, #28
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b087      	sub	sp, #28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	f003 031f 	and.w	r3, r3, #31
 8006c7e:	2201      	movs	r2, #1
 8006c80:	fa02 f303 	lsl.w	r3, r2, r3
 8006c84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6a1a      	ldr	r2, [r3, #32]
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	43db      	mvns	r3, r3
 8006c8e:	401a      	ands	r2, r3
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6a1a      	ldr	r2, [r3, #32]
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	f003 031f 	and.w	r3, r3, #31
 8006c9e:	6879      	ldr	r1, [r7, #4]
 8006ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ca4:	431a      	orrs	r2, r3
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	621a      	str	r2, [r3, #32]
}
 8006caa:	bf00      	nop
 8006cac:	371c      	adds	r7, #28
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb4:	4770      	bx	lr
	...

08006cb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b085      	sub	sp, #20
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d101      	bne.n	8006cd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ccc:	2302      	movs	r3, #2
 8006cce:	e05a      	b.n	8006d86 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2202      	movs	r2, #2
 8006cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a21      	ldr	r2, [pc, #132]	; (8006d94 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d022      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d1c:	d01d      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a1d      	ldr	r2, [pc, #116]	; (8006d98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d018      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a1b      	ldr	r2, [pc, #108]	; (8006d9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d013      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a1a      	ldr	r2, [pc, #104]	; (8006da0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d00e      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a18      	ldr	r2, [pc, #96]	; (8006da4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d009      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a17      	ldr	r2, [pc, #92]	; (8006da8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d004      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a15      	ldr	r2, [pc, #84]	; (8006dac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d10c      	bne.n	8006d74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68ba      	ldr	r2, [r7, #8]
 8006d72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3714      	adds	r7, #20
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	40010000 	.word	0x40010000
 8006d98:	40000400 	.word	0x40000400
 8006d9c:	40000800 	.word	0x40000800
 8006da0:	40000c00 	.word	0x40000c00
 8006da4:	40010400 	.word	0x40010400
 8006da8:	40014000 	.word	0x40014000
 8006dac:	40001800 	.word	0x40001800

08006db0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006db8:	bf00      	nop
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006dcc:	bf00      	nop
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr

08006dd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b082      	sub	sp, #8
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d101      	bne.n	8006dea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e03f      	b.n	8006e6a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d106      	bne.n	8006e04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f7fa fa88 	bl	8001314 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2224      	movs	r2, #36	; 0x24
 8006e08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68da      	ldr	r2, [r3, #12]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f000 faf9 	bl	8007414 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	691a      	ldr	r2, [r3, #16]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	695a      	ldr	r2, [r3, #20]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	68da      	ldr	r2, [r3, #12]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2220      	movs	r2, #32
 8006e64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3708      	adds	r7, #8
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}

08006e72 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e72:	b480      	push	{r7}
 8006e74:	b085      	sub	sp, #20
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	60f8      	str	r0, [r7, #12]
 8006e7a:	60b9      	str	r1, [r7, #8]
 8006e7c:	4613      	mov	r3, r2
 8006e7e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	2b20      	cmp	r3, #32
 8006e8a:	d130      	bne.n	8006eee <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d002      	beq.n	8006e98 <HAL_UART_Transmit_IT+0x26>
 8006e92:	88fb      	ldrh	r3, [r7, #6]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d101      	bne.n	8006e9c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e029      	b.n	8006ef0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d101      	bne.n	8006eaa <HAL_UART_Transmit_IT+0x38>
 8006ea6:	2302      	movs	r3, #2
 8006ea8:	e022      	b.n	8006ef0 <HAL_UART_Transmit_IT+0x7e>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2201      	movs	r2, #1
 8006eae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	68ba      	ldr	r2, [r7, #8]
 8006eb6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	88fa      	ldrh	r2, [r7, #6]
 8006ebc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	88fa      	ldrh	r2, [r7, #6]
 8006ec2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2221      	movs	r2, #33	; 0x21
 8006ece:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68da      	ldr	r2, [r3, #12]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006ee8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006eea:	2300      	movs	r3, #0
 8006eec:	e000      	b.n	8006ef0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006eee:	2302      	movs	r3, #2
  }
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3714      	adds	r7, #20
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b085      	sub	sp, #20
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	4613      	mov	r3, r2
 8006f08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b20      	cmp	r3, #32
 8006f14:	d140      	bne.n	8006f98 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d002      	beq.n	8006f22 <HAL_UART_Receive_IT+0x26>
 8006f1c:	88fb      	ldrh	r3, [r7, #6]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d101      	bne.n	8006f26 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e039      	b.n	8006f9a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d101      	bne.n	8006f34 <HAL_UART_Receive_IT+0x38>
 8006f30:	2302      	movs	r3, #2
 8006f32:	e032      	b.n	8006f9a <HAL_UART_Receive_IT+0x9e>
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	88fa      	ldrh	r2, [r7, #6]
 8006f46:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	88fa      	ldrh	r2, [r7, #6]
 8006f4c:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2200      	movs	r2, #0
 8006f52:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2222      	movs	r2, #34	; 0x22
 8006f58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68da      	ldr	r2, [r3, #12]
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f72:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	695a      	ldr	r2, [r3, #20]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f042 0201 	orr.w	r2, r2, #1
 8006f82:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68da      	ldr	r2, [r3, #12]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f042 0220 	orr.w	r2, r2, #32
 8006f92:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006f94:	2300      	movs	r3, #0
 8006f96:	e000      	b.n	8006f9a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006f98:	2302      	movs	r3, #2
  }
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3714      	adds	r7, #20
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
	...

08006fa8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b088      	sub	sp, #32
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	695b      	ldr	r3, [r3, #20]
 8006fc6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006fd0:	69fb      	ldr	r3, [r7, #28]
 8006fd2:	f003 030f 	and.w	r3, r3, #15
 8006fd6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d10d      	bne.n	8006ffa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fde:	69fb      	ldr	r3, [r7, #28]
 8006fe0:	f003 0320 	and.w	r3, r3, #32
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d008      	beq.n	8006ffa <HAL_UART_IRQHandler+0x52>
 8006fe8:	69bb      	ldr	r3, [r7, #24]
 8006fea:	f003 0320 	and.w	r3, r3, #32
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d003      	beq.n	8006ffa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 f98c 	bl	8007310 <UART_Receive_IT>
      return;
 8006ff8:	e0d1      	b.n	800719e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	f000 80b0 	beq.w	8007162 <HAL_UART_IRQHandler+0x1ba>
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	f003 0301 	and.w	r3, r3, #1
 8007008:	2b00      	cmp	r3, #0
 800700a:	d105      	bne.n	8007018 <HAL_UART_IRQHandler+0x70>
 800700c:	69bb      	ldr	r3, [r7, #24]
 800700e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007012:	2b00      	cmp	r3, #0
 8007014:	f000 80a5 	beq.w	8007162 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	f003 0301 	and.w	r3, r3, #1
 800701e:	2b00      	cmp	r3, #0
 8007020:	d00a      	beq.n	8007038 <HAL_UART_IRQHandler+0x90>
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007028:	2b00      	cmp	r3, #0
 800702a:	d005      	beq.n	8007038 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007030:	f043 0201 	orr.w	r2, r3, #1
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007038:	69fb      	ldr	r3, [r7, #28]
 800703a:	f003 0304 	and.w	r3, r3, #4
 800703e:	2b00      	cmp	r3, #0
 8007040:	d00a      	beq.n	8007058 <HAL_UART_IRQHandler+0xb0>
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	f003 0301 	and.w	r3, r3, #1
 8007048:	2b00      	cmp	r3, #0
 800704a:	d005      	beq.n	8007058 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007050:	f043 0202 	orr.w	r2, r3, #2
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	f003 0302 	and.w	r3, r3, #2
 800705e:	2b00      	cmp	r3, #0
 8007060:	d00a      	beq.n	8007078 <HAL_UART_IRQHandler+0xd0>
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	f003 0301 	and.w	r3, r3, #1
 8007068:	2b00      	cmp	r3, #0
 800706a:	d005      	beq.n	8007078 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007070:	f043 0204 	orr.w	r2, r3, #4
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	f003 0308 	and.w	r3, r3, #8
 800707e:	2b00      	cmp	r3, #0
 8007080:	d00f      	beq.n	80070a2 <HAL_UART_IRQHandler+0xfa>
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	f003 0320 	and.w	r3, r3, #32
 8007088:	2b00      	cmp	r3, #0
 800708a:	d104      	bne.n	8007096 <HAL_UART_IRQHandler+0xee>
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	f003 0301 	and.w	r3, r3, #1
 8007092:	2b00      	cmp	r3, #0
 8007094:	d005      	beq.n	80070a2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800709a:	f043 0208 	orr.w	r2, r3, #8
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d078      	beq.n	800719c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	f003 0320 	and.w	r3, r3, #32
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d007      	beq.n	80070c4 <HAL_UART_IRQHandler+0x11c>
 80070b4:	69bb      	ldr	r3, [r7, #24]
 80070b6:	f003 0320 	and.w	r3, r3, #32
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d002      	beq.n	80070c4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 f926 	bl	8007310 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	695b      	ldr	r3, [r3, #20]
 80070ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ce:	2b40      	cmp	r3, #64	; 0x40
 80070d0:	bf0c      	ite	eq
 80070d2:	2301      	moveq	r3, #1
 80070d4:	2300      	movne	r3, #0
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070de:	f003 0308 	and.w	r3, r3, #8
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d102      	bne.n	80070ec <HAL_UART_IRQHandler+0x144>
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d031      	beq.n	8007150 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 f86f 	bl	80071d0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	695b      	ldr	r3, [r3, #20]
 80070f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070fc:	2b40      	cmp	r3, #64	; 0x40
 80070fe:	d123      	bne.n	8007148 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	695a      	ldr	r2, [r3, #20]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800710e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007114:	2b00      	cmp	r3, #0
 8007116:	d013      	beq.n	8007140 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800711c:	4a21      	ldr	r2, [pc, #132]	; (80071a4 <HAL_UART_IRQHandler+0x1fc>)
 800711e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007124:	4618      	mov	r0, r3
 8007126:	f7fb f8b7 	bl	8002298 <HAL_DMA_Abort_IT>
 800712a:	4603      	mov	r3, r0
 800712c:	2b00      	cmp	r3, #0
 800712e:	d016      	beq.n	800715e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007134:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007136:	687a      	ldr	r2, [r7, #4]
 8007138:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800713a:	4610      	mov	r0, r2
 800713c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800713e:	e00e      	b.n	800715e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 f83b 	bl	80071bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007146:	e00a      	b.n	800715e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 f837 	bl	80071bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800714e:	e006      	b.n	800715e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 f833 	bl	80071bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800715c:	e01e      	b.n	800719c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800715e:	bf00      	nop
    return;
 8007160:	e01c      	b.n	800719c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007168:	2b00      	cmp	r3, #0
 800716a:	d008      	beq.n	800717e <HAL_UART_IRQHandler+0x1d6>
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007172:	2b00      	cmp	r3, #0
 8007174:	d003      	beq.n	800717e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f85c 	bl	8007234 <UART_Transmit_IT>
    return;
 800717c:	e00f      	b.n	800719e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007184:	2b00      	cmp	r3, #0
 8007186:	d00a      	beq.n	800719e <HAL_UART_IRQHandler+0x1f6>
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800718e:	2b00      	cmp	r3, #0
 8007190:	d005      	beq.n	800719e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f8a4 	bl	80072e0 <UART_EndTransmit_IT>
    return;
 8007198:	bf00      	nop
 800719a:	e000      	b.n	800719e <HAL_UART_IRQHandler+0x1f6>
    return;
 800719c:	bf00      	nop
  }
}
 800719e:	3720      	adds	r7, #32
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}
 80071a4:	0800720d 	.word	0x0800720d

080071a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80071bc:	b480      	push	{r7}
 80071be:	b083      	sub	sp, #12
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80071c4:	bf00      	nop
 80071c6:	370c      	adds	r7, #12
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr

080071d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b083      	sub	sp, #12
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	68da      	ldr	r2, [r3, #12]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80071e6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	695a      	ldr	r2, [r3, #20]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f022 0201 	bic.w	r2, r2, #1
 80071f6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2220      	movs	r2, #32
 80071fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007200:	bf00      	nop
 8007202:	370c      	adds	r7, #12
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr

0800720c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007218:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2200      	movs	r2, #0
 800721e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007226:	68f8      	ldr	r0, [r7, #12]
 8007228:	f7ff ffc8 	bl	80071bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800722c:	bf00      	nop
 800722e:	3710      	adds	r7, #16
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}

08007234 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007234:	b480      	push	{r7}
 8007236:	b085      	sub	sp, #20
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007242:	b2db      	uxtb	r3, r3
 8007244:	2b21      	cmp	r3, #33	; 0x21
 8007246:	d144      	bne.n	80072d2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007250:	d11a      	bne.n	8007288 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a1b      	ldr	r3, [r3, #32]
 8007256:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	881b      	ldrh	r3, [r3, #0]
 800725c:	461a      	mov	r2, r3
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007266:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	691b      	ldr	r3, [r3, #16]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d105      	bne.n	800727c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6a1b      	ldr	r3, [r3, #32]
 8007274:	1c9a      	adds	r2, r3, #2
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	621a      	str	r2, [r3, #32]
 800727a:	e00e      	b.n	800729a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6a1b      	ldr	r3, [r3, #32]
 8007280:	1c5a      	adds	r2, r3, #1
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	621a      	str	r2, [r3, #32]
 8007286:	e008      	b.n	800729a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6a1b      	ldr	r3, [r3, #32]
 800728c:	1c59      	adds	r1, r3, #1
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	6211      	str	r1, [r2, #32]
 8007292:	781a      	ldrb	r2, [r3, #0]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800729e:	b29b      	uxth	r3, r3
 80072a0:	3b01      	subs	r3, #1
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	4619      	mov	r1, r3
 80072a8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d10f      	bne.n	80072ce <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68da      	ldr	r2, [r3, #12]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80072bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68da      	ldr	r2, [r3, #12]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80072ce:	2300      	movs	r3, #0
 80072d0:	e000      	b.n	80072d4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80072d2:	2302      	movs	r3, #2
  }
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3714      	adds	r7, #20
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68da      	ldr	r2, [r3, #12]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2220      	movs	r2, #32
 80072fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f7ff ff51 	bl	80071a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007306:	2300      	movs	r3, #0
}
 8007308:	4618      	mov	r0, r3
 800730a:	3708      	adds	r7, #8
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800731e:	b2db      	uxtb	r3, r3
 8007320:	2b22      	cmp	r3, #34	; 0x22
 8007322:	d171      	bne.n	8007408 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800732c:	d123      	bne.n	8007376 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007332:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d10e      	bne.n	800735a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	b29b      	uxth	r3, r3
 8007344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007348:	b29a      	uxth	r2, r3
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007352:	1c9a      	adds	r2, r3, #2
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	629a      	str	r2, [r3, #40]	; 0x28
 8007358:	e029      	b.n	80073ae <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	b29b      	uxth	r3, r3
 8007362:	b2db      	uxtb	r3, r3
 8007364:	b29a      	uxth	r2, r3
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800736e:	1c5a      	adds	r2, r3, #1
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	629a      	str	r2, [r3, #40]	; 0x28
 8007374:	e01b      	b.n	80073ae <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d10a      	bne.n	8007394 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	6858      	ldr	r0, [r3, #4]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007388:	1c59      	adds	r1, r3, #1
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	6291      	str	r1, [r2, #40]	; 0x28
 800738e:	b2c2      	uxtb	r2, r0
 8007390:	701a      	strb	r2, [r3, #0]
 8007392:	e00c      	b.n	80073ae <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	b2da      	uxtb	r2, r3
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a0:	1c58      	adds	r0, r3, #1
 80073a2:	6879      	ldr	r1, [r7, #4]
 80073a4:	6288      	str	r0, [r1, #40]	; 0x28
 80073a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80073aa:	b2d2      	uxtb	r2, r2
 80073ac:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	3b01      	subs	r3, #1
 80073b6:	b29b      	uxth	r3, r3
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	4619      	mov	r1, r3
 80073bc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d120      	bne.n	8007404 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68da      	ldr	r2, [r3, #12]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f022 0220 	bic.w	r2, r2, #32
 80073d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	68da      	ldr	r2, [r3, #12]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80073e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	695a      	ldr	r2, [r3, #20]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f022 0201 	bic.w	r2, r2, #1
 80073f0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2220      	movs	r2, #32
 80073f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f7f9 f8c8 	bl	8000590 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007400:	2300      	movs	r3, #0
 8007402:	e002      	b.n	800740a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007404:	2300      	movs	r3, #0
 8007406:	e000      	b.n	800740a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007408:	2302      	movs	r3, #2
  }
}
 800740a:	4618      	mov	r0, r3
 800740c:	3710      	adds	r7, #16
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}
	...

08007414 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007418:	b085      	sub	sp, #20
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	68da      	ldr	r2, [r3, #12]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	430a      	orrs	r2, r1
 8007432:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	689a      	ldr	r2, [r3, #8]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	431a      	orrs	r2, r3
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	695b      	ldr	r3, [r3, #20]
 8007442:	431a      	orrs	r2, r3
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	69db      	ldr	r3, [r3, #28]
 8007448:	4313      	orrs	r3, r2
 800744a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007456:	f023 030c 	bic.w	r3, r3, #12
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	6812      	ldr	r2, [r2, #0]
 800745e:	68f9      	ldr	r1, [r7, #12]
 8007460:	430b      	orrs	r3, r1
 8007462:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	699a      	ldr	r2, [r3, #24]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	430a      	orrs	r2, r1
 8007478:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	69db      	ldr	r3, [r3, #28]
 800747e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007482:	f040 818b 	bne.w	800779c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4ac1      	ldr	r2, [pc, #772]	; (8007790 <UART_SetConfig+0x37c>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d005      	beq.n	800749c <UART_SetConfig+0x88>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4abf      	ldr	r2, [pc, #764]	; (8007794 <UART_SetConfig+0x380>)
 8007496:	4293      	cmp	r3, r2
 8007498:	f040 80bd 	bne.w	8007616 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800749c:	f7fe fa6c 	bl	8005978 <HAL_RCC_GetPCLK2Freq>
 80074a0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	461d      	mov	r5, r3
 80074a6:	f04f 0600 	mov.w	r6, #0
 80074aa:	46a8      	mov	r8, r5
 80074ac:	46b1      	mov	r9, r6
 80074ae:	eb18 0308 	adds.w	r3, r8, r8
 80074b2:	eb49 0409 	adc.w	r4, r9, r9
 80074b6:	4698      	mov	r8, r3
 80074b8:	46a1      	mov	r9, r4
 80074ba:	eb18 0805 	adds.w	r8, r8, r5
 80074be:	eb49 0906 	adc.w	r9, r9, r6
 80074c2:	f04f 0100 	mov.w	r1, #0
 80074c6:	f04f 0200 	mov.w	r2, #0
 80074ca:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80074ce:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80074d2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80074d6:	4688      	mov	r8, r1
 80074d8:	4691      	mov	r9, r2
 80074da:	eb18 0005 	adds.w	r0, r8, r5
 80074de:	eb49 0106 	adc.w	r1, r9, r6
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	461d      	mov	r5, r3
 80074e8:	f04f 0600 	mov.w	r6, #0
 80074ec:	196b      	adds	r3, r5, r5
 80074ee:	eb46 0406 	adc.w	r4, r6, r6
 80074f2:	461a      	mov	r2, r3
 80074f4:	4623      	mov	r3, r4
 80074f6:	f7f8 febb 	bl	8000270 <__aeabi_uldivmod>
 80074fa:	4603      	mov	r3, r0
 80074fc:	460c      	mov	r4, r1
 80074fe:	461a      	mov	r2, r3
 8007500:	4ba5      	ldr	r3, [pc, #660]	; (8007798 <UART_SetConfig+0x384>)
 8007502:	fba3 2302 	umull	r2, r3, r3, r2
 8007506:	095b      	lsrs	r3, r3, #5
 8007508:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	461d      	mov	r5, r3
 8007510:	f04f 0600 	mov.w	r6, #0
 8007514:	46a9      	mov	r9, r5
 8007516:	46b2      	mov	sl, r6
 8007518:	eb19 0309 	adds.w	r3, r9, r9
 800751c:	eb4a 040a 	adc.w	r4, sl, sl
 8007520:	4699      	mov	r9, r3
 8007522:	46a2      	mov	sl, r4
 8007524:	eb19 0905 	adds.w	r9, r9, r5
 8007528:	eb4a 0a06 	adc.w	sl, sl, r6
 800752c:	f04f 0100 	mov.w	r1, #0
 8007530:	f04f 0200 	mov.w	r2, #0
 8007534:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007538:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800753c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007540:	4689      	mov	r9, r1
 8007542:	4692      	mov	sl, r2
 8007544:	eb19 0005 	adds.w	r0, r9, r5
 8007548:	eb4a 0106 	adc.w	r1, sl, r6
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	461d      	mov	r5, r3
 8007552:	f04f 0600 	mov.w	r6, #0
 8007556:	196b      	adds	r3, r5, r5
 8007558:	eb46 0406 	adc.w	r4, r6, r6
 800755c:	461a      	mov	r2, r3
 800755e:	4623      	mov	r3, r4
 8007560:	f7f8 fe86 	bl	8000270 <__aeabi_uldivmod>
 8007564:	4603      	mov	r3, r0
 8007566:	460c      	mov	r4, r1
 8007568:	461a      	mov	r2, r3
 800756a:	4b8b      	ldr	r3, [pc, #556]	; (8007798 <UART_SetConfig+0x384>)
 800756c:	fba3 1302 	umull	r1, r3, r3, r2
 8007570:	095b      	lsrs	r3, r3, #5
 8007572:	2164      	movs	r1, #100	; 0x64
 8007574:	fb01 f303 	mul.w	r3, r1, r3
 8007578:	1ad3      	subs	r3, r2, r3
 800757a:	00db      	lsls	r3, r3, #3
 800757c:	3332      	adds	r3, #50	; 0x32
 800757e:	4a86      	ldr	r2, [pc, #536]	; (8007798 <UART_SetConfig+0x384>)
 8007580:	fba2 2303 	umull	r2, r3, r2, r3
 8007584:	095b      	lsrs	r3, r3, #5
 8007586:	005b      	lsls	r3, r3, #1
 8007588:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800758c:	4498      	add	r8, r3
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	461d      	mov	r5, r3
 8007592:	f04f 0600 	mov.w	r6, #0
 8007596:	46a9      	mov	r9, r5
 8007598:	46b2      	mov	sl, r6
 800759a:	eb19 0309 	adds.w	r3, r9, r9
 800759e:	eb4a 040a 	adc.w	r4, sl, sl
 80075a2:	4699      	mov	r9, r3
 80075a4:	46a2      	mov	sl, r4
 80075a6:	eb19 0905 	adds.w	r9, r9, r5
 80075aa:	eb4a 0a06 	adc.w	sl, sl, r6
 80075ae:	f04f 0100 	mov.w	r1, #0
 80075b2:	f04f 0200 	mov.w	r2, #0
 80075b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80075be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80075c2:	4689      	mov	r9, r1
 80075c4:	4692      	mov	sl, r2
 80075c6:	eb19 0005 	adds.w	r0, r9, r5
 80075ca:	eb4a 0106 	adc.w	r1, sl, r6
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	461d      	mov	r5, r3
 80075d4:	f04f 0600 	mov.w	r6, #0
 80075d8:	196b      	adds	r3, r5, r5
 80075da:	eb46 0406 	adc.w	r4, r6, r6
 80075de:	461a      	mov	r2, r3
 80075e0:	4623      	mov	r3, r4
 80075e2:	f7f8 fe45 	bl	8000270 <__aeabi_uldivmod>
 80075e6:	4603      	mov	r3, r0
 80075e8:	460c      	mov	r4, r1
 80075ea:	461a      	mov	r2, r3
 80075ec:	4b6a      	ldr	r3, [pc, #424]	; (8007798 <UART_SetConfig+0x384>)
 80075ee:	fba3 1302 	umull	r1, r3, r3, r2
 80075f2:	095b      	lsrs	r3, r3, #5
 80075f4:	2164      	movs	r1, #100	; 0x64
 80075f6:	fb01 f303 	mul.w	r3, r1, r3
 80075fa:	1ad3      	subs	r3, r2, r3
 80075fc:	00db      	lsls	r3, r3, #3
 80075fe:	3332      	adds	r3, #50	; 0x32
 8007600:	4a65      	ldr	r2, [pc, #404]	; (8007798 <UART_SetConfig+0x384>)
 8007602:	fba2 2303 	umull	r2, r3, r2, r3
 8007606:	095b      	lsrs	r3, r3, #5
 8007608:	f003 0207 	and.w	r2, r3, #7
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4442      	add	r2, r8
 8007612:	609a      	str	r2, [r3, #8]
 8007614:	e26f      	b.n	8007af6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007616:	f7fe f99b 	bl	8005950 <HAL_RCC_GetPCLK1Freq>
 800761a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	461d      	mov	r5, r3
 8007620:	f04f 0600 	mov.w	r6, #0
 8007624:	46a8      	mov	r8, r5
 8007626:	46b1      	mov	r9, r6
 8007628:	eb18 0308 	adds.w	r3, r8, r8
 800762c:	eb49 0409 	adc.w	r4, r9, r9
 8007630:	4698      	mov	r8, r3
 8007632:	46a1      	mov	r9, r4
 8007634:	eb18 0805 	adds.w	r8, r8, r5
 8007638:	eb49 0906 	adc.w	r9, r9, r6
 800763c:	f04f 0100 	mov.w	r1, #0
 8007640:	f04f 0200 	mov.w	r2, #0
 8007644:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007648:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800764c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007650:	4688      	mov	r8, r1
 8007652:	4691      	mov	r9, r2
 8007654:	eb18 0005 	adds.w	r0, r8, r5
 8007658:	eb49 0106 	adc.w	r1, r9, r6
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	461d      	mov	r5, r3
 8007662:	f04f 0600 	mov.w	r6, #0
 8007666:	196b      	adds	r3, r5, r5
 8007668:	eb46 0406 	adc.w	r4, r6, r6
 800766c:	461a      	mov	r2, r3
 800766e:	4623      	mov	r3, r4
 8007670:	f7f8 fdfe 	bl	8000270 <__aeabi_uldivmod>
 8007674:	4603      	mov	r3, r0
 8007676:	460c      	mov	r4, r1
 8007678:	461a      	mov	r2, r3
 800767a:	4b47      	ldr	r3, [pc, #284]	; (8007798 <UART_SetConfig+0x384>)
 800767c:	fba3 2302 	umull	r2, r3, r3, r2
 8007680:	095b      	lsrs	r3, r3, #5
 8007682:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	461d      	mov	r5, r3
 800768a:	f04f 0600 	mov.w	r6, #0
 800768e:	46a9      	mov	r9, r5
 8007690:	46b2      	mov	sl, r6
 8007692:	eb19 0309 	adds.w	r3, r9, r9
 8007696:	eb4a 040a 	adc.w	r4, sl, sl
 800769a:	4699      	mov	r9, r3
 800769c:	46a2      	mov	sl, r4
 800769e:	eb19 0905 	adds.w	r9, r9, r5
 80076a2:	eb4a 0a06 	adc.w	sl, sl, r6
 80076a6:	f04f 0100 	mov.w	r1, #0
 80076aa:	f04f 0200 	mov.w	r2, #0
 80076ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80076b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80076b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80076ba:	4689      	mov	r9, r1
 80076bc:	4692      	mov	sl, r2
 80076be:	eb19 0005 	adds.w	r0, r9, r5
 80076c2:	eb4a 0106 	adc.w	r1, sl, r6
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	461d      	mov	r5, r3
 80076cc:	f04f 0600 	mov.w	r6, #0
 80076d0:	196b      	adds	r3, r5, r5
 80076d2:	eb46 0406 	adc.w	r4, r6, r6
 80076d6:	461a      	mov	r2, r3
 80076d8:	4623      	mov	r3, r4
 80076da:	f7f8 fdc9 	bl	8000270 <__aeabi_uldivmod>
 80076de:	4603      	mov	r3, r0
 80076e0:	460c      	mov	r4, r1
 80076e2:	461a      	mov	r2, r3
 80076e4:	4b2c      	ldr	r3, [pc, #176]	; (8007798 <UART_SetConfig+0x384>)
 80076e6:	fba3 1302 	umull	r1, r3, r3, r2
 80076ea:	095b      	lsrs	r3, r3, #5
 80076ec:	2164      	movs	r1, #100	; 0x64
 80076ee:	fb01 f303 	mul.w	r3, r1, r3
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	00db      	lsls	r3, r3, #3
 80076f6:	3332      	adds	r3, #50	; 0x32
 80076f8:	4a27      	ldr	r2, [pc, #156]	; (8007798 <UART_SetConfig+0x384>)
 80076fa:	fba2 2303 	umull	r2, r3, r2, r3
 80076fe:	095b      	lsrs	r3, r3, #5
 8007700:	005b      	lsls	r3, r3, #1
 8007702:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007706:	4498      	add	r8, r3
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	461d      	mov	r5, r3
 800770c:	f04f 0600 	mov.w	r6, #0
 8007710:	46a9      	mov	r9, r5
 8007712:	46b2      	mov	sl, r6
 8007714:	eb19 0309 	adds.w	r3, r9, r9
 8007718:	eb4a 040a 	adc.w	r4, sl, sl
 800771c:	4699      	mov	r9, r3
 800771e:	46a2      	mov	sl, r4
 8007720:	eb19 0905 	adds.w	r9, r9, r5
 8007724:	eb4a 0a06 	adc.w	sl, sl, r6
 8007728:	f04f 0100 	mov.w	r1, #0
 800772c:	f04f 0200 	mov.w	r2, #0
 8007730:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007734:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007738:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800773c:	4689      	mov	r9, r1
 800773e:	4692      	mov	sl, r2
 8007740:	eb19 0005 	adds.w	r0, r9, r5
 8007744:	eb4a 0106 	adc.w	r1, sl, r6
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	461d      	mov	r5, r3
 800774e:	f04f 0600 	mov.w	r6, #0
 8007752:	196b      	adds	r3, r5, r5
 8007754:	eb46 0406 	adc.w	r4, r6, r6
 8007758:	461a      	mov	r2, r3
 800775a:	4623      	mov	r3, r4
 800775c:	f7f8 fd88 	bl	8000270 <__aeabi_uldivmod>
 8007760:	4603      	mov	r3, r0
 8007762:	460c      	mov	r4, r1
 8007764:	461a      	mov	r2, r3
 8007766:	4b0c      	ldr	r3, [pc, #48]	; (8007798 <UART_SetConfig+0x384>)
 8007768:	fba3 1302 	umull	r1, r3, r3, r2
 800776c:	095b      	lsrs	r3, r3, #5
 800776e:	2164      	movs	r1, #100	; 0x64
 8007770:	fb01 f303 	mul.w	r3, r1, r3
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	00db      	lsls	r3, r3, #3
 8007778:	3332      	adds	r3, #50	; 0x32
 800777a:	4a07      	ldr	r2, [pc, #28]	; (8007798 <UART_SetConfig+0x384>)
 800777c:	fba2 2303 	umull	r2, r3, r2, r3
 8007780:	095b      	lsrs	r3, r3, #5
 8007782:	f003 0207 	and.w	r2, r3, #7
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4442      	add	r2, r8
 800778c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800778e:	e1b2      	b.n	8007af6 <UART_SetConfig+0x6e2>
 8007790:	40011000 	.word	0x40011000
 8007794:	40011400 	.word	0x40011400
 8007798:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4ad7      	ldr	r2, [pc, #860]	; (8007b00 <UART_SetConfig+0x6ec>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d005      	beq.n	80077b2 <UART_SetConfig+0x39e>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4ad6      	ldr	r2, [pc, #856]	; (8007b04 <UART_SetConfig+0x6f0>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	f040 80d1 	bne.w	8007954 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80077b2:	f7fe f8e1 	bl	8005978 <HAL_RCC_GetPCLK2Freq>
 80077b6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	469a      	mov	sl, r3
 80077bc:	f04f 0b00 	mov.w	fp, #0
 80077c0:	46d0      	mov	r8, sl
 80077c2:	46d9      	mov	r9, fp
 80077c4:	eb18 0308 	adds.w	r3, r8, r8
 80077c8:	eb49 0409 	adc.w	r4, r9, r9
 80077cc:	4698      	mov	r8, r3
 80077ce:	46a1      	mov	r9, r4
 80077d0:	eb18 080a 	adds.w	r8, r8, sl
 80077d4:	eb49 090b 	adc.w	r9, r9, fp
 80077d8:	f04f 0100 	mov.w	r1, #0
 80077dc:	f04f 0200 	mov.w	r2, #0
 80077e0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80077e4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80077e8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80077ec:	4688      	mov	r8, r1
 80077ee:	4691      	mov	r9, r2
 80077f0:	eb1a 0508 	adds.w	r5, sl, r8
 80077f4:	eb4b 0609 	adc.w	r6, fp, r9
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	4619      	mov	r1, r3
 80077fe:	f04f 0200 	mov.w	r2, #0
 8007802:	f04f 0300 	mov.w	r3, #0
 8007806:	f04f 0400 	mov.w	r4, #0
 800780a:	0094      	lsls	r4, r2, #2
 800780c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007810:	008b      	lsls	r3, r1, #2
 8007812:	461a      	mov	r2, r3
 8007814:	4623      	mov	r3, r4
 8007816:	4628      	mov	r0, r5
 8007818:	4631      	mov	r1, r6
 800781a:	f7f8 fd29 	bl	8000270 <__aeabi_uldivmod>
 800781e:	4603      	mov	r3, r0
 8007820:	460c      	mov	r4, r1
 8007822:	461a      	mov	r2, r3
 8007824:	4bb8      	ldr	r3, [pc, #736]	; (8007b08 <UART_SetConfig+0x6f4>)
 8007826:	fba3 2302 	umull	r2, r3, r3, r2
 800782a:	095b      	lsrs	r3, r3, #5
 800782c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	469b      	mov	fp, r3
 8007834:	f04f 0c00 	mov.w	ip, #0
 8007838:	46d9      	mov	r9, fp
 800783a:	46e2      	mov	sl, ip
 800783c:	eb19 0309 	adds.w	r3, r9, r9
 8007840:	eb4a 040a 	adc.w	r4, sl, sl
 8007844:	4699      	mov	r9, r3
 8007846:	46a2      	mov	sl, r4
 8007848:	eb19 090b 	adds.w	r9, r9, fp
 800784c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007850:	f04f 0100 	mov.w	r1, #0
 8007854:	f04f 0200 	mov.w	r2, #0
 8007858:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800785c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007860:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007864:	4689      	mov	r9, r1
 8007866:	4692      	mov	sl, r2
 8007868:	eb1b 0509 	adds.w	r5, fp, r9
 800786c:	eb4c 060a 	adc.w	r6, ip, sl
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	4619      	mov	r1, r3
 8007876:	f04f 0200 	mov.w	r2, #0
 800787a:	f04f 0300 	mov.w	r3, #0
 800787e:	f04f 0400 	mov.w	r4, #0
 8007882:	0094      	lsls	r4, r2, #2
 8007884:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007888:	008b      	lsls	r3, r1, #2
 800788a:	461a      	mov	r2, r3
 800788c:	4623      	mov	r3, r4
 800788e:	4628      	mov	r0, r5
 8007890:	4631      	mov	r1, r6
 8007892:	f7f8 fced 	bl	8000270 <__aeabi_uldivmod>
 8007896:	4603      	mov	r3, r0
 8007898:	460c      	mov	r4, r1
 800789a:	461a      	mov	r2, r3
 800789c:	4b9a      	ldr	r3, [pc, #616]	; (8007b08 <UART_SetConfig+0x6f4>)
 800789e:	fba3 1302 	umull	r1, r3, r3, r2
 80078a2:	095b      	lsrs	r3, r3, #5
 80078a4:	2164      	movs	r1, #100	; 0x64
 80078a6:	fb01 f303 	mul.w	r3, r1, r3
 80078aa:	1ad3      	subs	r3, r2, r3
 80078ac:	011b      	lsls	r3, r3, #4
 80078ae:	3332      	adds	r3, #50	; 0x32
 80078b0:	4a95      	ldr	r2, [pc, #596]	; (8007b08 <UART_SetConfig+0x6f4>)
 80078b2:	fba2 2303 	umull	r2, r3, r2, r3
 80078b6:	095b      	lsrs	r3, r3, #5
 80078b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80078bc:	4498      	add	r8, r3
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	469b      	mov	fp, r3
 80078c2:	f04f 0c00 	mov.w	ip, #0
 80078c6:	46d9      	mov	r9, fp
 80078c8:	46e2      	mov	sl, ip
 80078ca:	eb19 0309 	adds.w	r3, r9, r9
 80078ce:	eb4a 040a 	adc.w	r4, sl, sl
 80078d2:	4699      	mov	r9, r3
 80078d4:	46a2      	mov	sl, r4
 80078d6:	eb19 090b 	adds.w	r9, r9, fp
 80078da:	eb4a 0a0c 	adc.w	sl, sl, ip
 80078de:	f04f 0100 	mov.w	r1, #0
 80078e2:	f04f 0200 	mov.w	r2, #0
 80078e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80078ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80078f2:	4689      	mov	r9, r1
 80078f4:	4692      	mov	sl, r2
 80078f6:	eb1b 0509 	adds.w	r5, fp, r9
 80078fa:	eb4c 060a 	adc.w	r6, ip, sl
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	4619      	mov	r1, r3
 8007904:	f04f 0200 	mov.w	r2, #0
 8007908:	f04f 0300 	mov.w	r3, #0
 800790c:	f04f 0400 	mov.w	r4, #0
 8007910:	0094      	lsls	r4, r2, #2
 8007912:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007916:	008b      	lsls	r3, r1, #2
 8007918:	461a      	mov	r2, r3
 800791a:	4623      	mov	r3, r4
 800791c:	4628      	mov	r0, r5
 800791e:	4631      	mov	r1, r6
 8007920:	f7f8 fca6 	bl	8000270 <__aeabi_uldivmod>
 8007924:	4603      	mov	r3, r0
 8007926:	460c      	mov	r4, r1
 8007928:	461a      	mov	r2, r3
 800792a:	4b77      	ldr	r3, [pc, #476]	; (8007b08 <UART_SetConfig+0x6f4>)
 800792c:	fba3 1302 	umull	r1, r3, r3, r2
 8007930:	095b      	lsrs	r3, r3, #5
 8007932:	2164      	movs	r1, #100	; 0x64
 8007934:	fb01 f303 	mul.w	r3, r1, r3
 8007938:	1ad3      	subs	r3, r2, r3
 800793a:	011b      	lsls	r3, r3, #4
 800793c:	3332      	adds	r3, #50	; 0x32
 800793e:	4a72      	ldr	r2, [pc, #456]	; (8007b08 <UART_SetConfig+0x6f4>)
 8007940:	fba2 2303 	umull	r2, r3, r2, r3
 8007944:	095b      	lsrs	r3, r3, #5
 8007946:	f003 020f 	and.w	r2, r3, #15
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4442      	add	r2, r8
 8007950:	609a      	str	r2, [r3, #8]
 8007952:	e0d0      	b.n	8007af6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007954:	f7fd fffc 	bl	8005950 <HAL_RCC_GetPCLK1Freq>
 8007958:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	469a      	mov	sl, r3
 800795e:	f04f 0b00 	mov.w	fp, #0
 8007962:	46d0      	mov	r8, sl
 8007964:	46d9      	mov	r9, fp
 8007966:	eb18 0308 	adds.w	r3, r8, r8
 800796a:	eb49 0409 	adc.w	r4, r9, r9
 800796e:	4698      	mov	r8, r3
 8007970:	46a1      	mov	r9, r4
 8007972:	eb18 080a 	adds.w	r8, r8, sl
 8007976:	eb49 090b 	adc.w	r9, r9, fp
 800797a:	f04f 0100 	mov.w	r1, #0
 800797e:	f04f 0200 	mov.w	r2, #0
 8007982:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007986:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800798a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800798e:	4688      	mov	r8, r1
 8007990:	4691      	mov	r9, r2
 8007992:	eb1a 0508 	adds.w	r5, sl, r8
 8007996:	eb4b 0609 	adc.w	r6, fp, r9
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	4619      	mov	r1, r3
 80079a0:	f04f 0200 	mov.w	r2, #0
 80079a4:	f04f 0300 	mov.w	r3, #0
 80079a8:	f04f 0400 	mov.w	r4, #0
 80079ac:	0094      	lsls	r4, r2, #2
 80079ae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80079b2:	008b      	lsls	r3, r1, #2
 80079b4:	461a      	mov	r2, r3
 80079b6:	4623      	mov	r3, r4
 80079b8:	4628      	mov	r0, r5
 80079ba:	4631      	mov	r1, r6
 80079bc:	f7f8 fc58 	bl	8000270 <__aeabi_uldivmod>
 80079c0:	4603      	mov	r3, r0
 80079c2:	460c      	mov	r4, r1
 80079c4:	461a      	mov	r2, r3
 80079c6:	4b50      	ldr	r3, [pc, #320]	; (8007b08 <UART_SetConfig+0x6f4>)
 80079c8:	fba3 2302 	umull	r2, r3, r3, r2
 80079cc:	095b      	lsrs	r3, r3, #5
 80079ce:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	469b      	mov	fp, r3
 80079d6:	f04f 0c00 	mov.w	ip, #0
 80079da:	46d9      	mov	r9, fp
 80079dc:	46e2      	mov	sl, ip
 80079de:	eb19 0309 	adds.w	r3, r9, r9
 80079e2:	eb4a 040a 	adc.w	r4, sl, sl
 80079e6:	4699      	mov	r9, r3
 80079e8:	46a2      	mov	sl, r4
 80079ea:	eb19 090b 	adds.w	r9, r9, fp
 80079ee:	eb4a 0a0c 	adc.w	sl, sl, ip
 80079f2:	f04f 0100 	mov.w	r1, #0
 80079f6:	f04f 0200 	mov.w	r2, #0
 80079fa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80079fe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007a02:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007a06:	4689      	mov	r9, r1
 8007a08:	4692      	mov	sl, r2
 8007a0a:	eb1b 0509 	adds.w	r5, fp, r9
 8007a0e:	eb4c 060a 	adc.w	r6, ip, sl
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	4619      	mov	r1, r3
 8007a18:	f04f 0200 	mov.w	r2, #0
 8007a1c:	f04f 0300 	mov.w	r3, #0
 8007a20:	f04f 0400 	mov.w	r4, #0
 8007a24:	0094      	lsls	r4, r2, #2
 8007a26:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a2a:	008b      	lsls	r3, r1, #2
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	4623      	mov	r3, r4
 8007a30:	4628      	mov	r0, r5
 8007a32:	4631      	mov	r1, r6
 8007a34:	f7f8 fc1c 	bl	8000270 <__aeabi_uldivmod>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	460c      	mov	r4, r1
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	4b32      	ldr	r3, [pc, #200]	; (8007b08 <UART_SetConfig+0x6f4>)
 8007a40:	fba3 1302 	umull	r1, r3, r3, r2
 8007a44:	095b      	lsrs	r3, r3, #5
 8007a46:	2164      	movs	r1, #100	; 0x64
 8007a48:	fb01 f303 	mul.w	r3, r1, r3
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	011b      	lsls	r3, r3, #4
 8007a50:	3332      	adds	r3, #50	; 0x32
 8007a52:	4a2d      	ldr	r2, [pc, #180]	; (8007b08 <UART_SetConfig+0x6f4>)
 8007a54:	fba2 2303 	umull	r2, r3, r2, r3
 8007a58:	095b      	lsrs	r3, r3, #5
 8007a5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a5e:	4498      	add	r8, r3
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	469b      	mov	fp, r3
 8007a64:	f04f 0c00 	mov.w	ip, #0
 8007a68:	46d9      	mov	r9, fp
 8007a6a:	46e2      	mov	sl, ip
 8007a6c:	eb19 0309 	adds.w	r3, r9, r9
 8007a70:	eb4a 040a 	adc.w	r4, sl, sl
 8007a74:	4699      	mov	r9, r3
 8007a76:	46a2      	mov	sl, r4
 8007a78:	eb19 090b 	adds.w	r9, r9, fp
 8007a7c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007a80:	f04f 0100 	mov.w	r1, #0
 8007a84:	f04f 0200 	mov.w	r2, #0
 8007a88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a8c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007a90:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007a94:	4689      	mov	r9, r1
 8007a96:	4692      	mov	sl, r2
 8007a98:	eb1b 0509 	adds.w	r5, fp, r9
 8007a9c:	eb4c 060a 	adc.w	r6, ip, sl
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	f04f 0200 	mov.w	r2, #0
 8007aaa:	f04f 0300 	mov.w	r3, #0
 8007aae:	f04f 0400 	mov.w	r4, #0
 8007ab2:	0094      	lsls	r4, r2, #2
 8007ab4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007ab8:	008b      	lsls	r3, r1, #2
 8007aba:	461a      	mov	r2, r3
 8007abc:	4623      	mov	r3, r4
 8007abe:	4628      	mov	r0, r5
 8007ac0:	4631      	mov	r1, r6
 8007ac2:	f7f8 fbd5 	bl	8000270 <__aeabi_uldivmod>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	460c      	mov	r4, r1
 8007aca:	461a      	mov	r2, r3
 8007acc:	4b0e      	ldr	r3, [pc, #56]	; (8007b08 <UART_SetConfig+0x6f4>)
 8007ace:	fba3 1302 	umull	r1, r3, r3, r2
 8007ad2:	095b      	lsrs	r3, r3, #5
 8007ad4:	2164      	movs	r1, #100	; 0x64
 8007ad6:	fb01 f303 	mul.w	r3, r1, r3
 8007ada:	1ad3      	subs	r3, r2, r3
 8007adc:	011b      	lsls	r3, r3, #4
 8007ade:	3332      	adds	r3, #50	; 0x32
 8007ae0:	4a09      	ldr	r2, [pc, #36]	; (8007b08 <UART_SetConfig+0x6f4>)
 8007ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ae6:	095b      	lsrs	r3, r3, #5
 8007ae8:	f003 020f 	and.w	r2, r3, #15
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4442      	add	r2, r8
 8007af2:	609a      	str	r2, [r3, #8]
}
 8007af4:	e7ff      	b.n	8007af6 <UART_SetConfig+0x6e2>
 8007af6:	bf00      	nop
 8007af8:	3714      	adds	r7, #20
 8007afa:	46bd      	mov	sp, r7
 8007afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b00:	40011000 	.word	0x40011000
 8007b04:	40011400 	.word	0x40011400
 8007b08:	51eb851f 	.word	0x51eb851f

08007b0c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007b0c:	b084      	sub	sp, #16
 8007b0e:	b580      	push	{r7, lr}
 8007b10:	b084      	sub	sp, #16
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	6078      	str	r0, [r7, #4]
 8007b16:	f107 001c 	add.w	r0, r7, #28
 8007b1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d122      	bne.n	8007b6a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b28:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007b38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	68db      	ldr	r3, [r3, #12]
 8007b44:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007b4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d105      	bne.n	8007b5e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	68db      	ldr	r3, [r3, #12]
 8007b56:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 f94a 	bl	8007df8 <USB_CoreReset>
 8007b64:	4603      	mov	r3, r0
 8007b66:	73fb      	strb	r3, [r7, #15]
 8007b68:	e01a      	b.n	8007ba0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	68db      	ldr	r3, [r3, #12]
 8007b6e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 f93e 	bl	8007df8 <USB_CoreReset>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007b80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d106      	bne.n	8007b94 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b8a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	639a      	str	r2, [r3, #56]	; 0x38
 8007b92:	e005      	b.n	8007ba0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b98:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d10b      	bne.n	8007bbe <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	f043 0206 	orr.w	r2, r3, #6
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	f043 0220 	orr.w	r2, r3, #32
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3710      	adds	r7, #16
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007bca:	b004      	add	sp, #16
 8007bcc:	4770      	bx	lr

08007bce <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007bce:	b480      	push	{r7}
 8007bd0:	b083      	sub	sp, #12
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	f043 0201 	orr.w	r2, r3, #1
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007be2:	2300      	movs	r3, #0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f023 0201 	bic.w	r2, r3, #1
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	370c      	adds	r7, #12
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr

08007c12 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b082      	sub	sp, #8
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007c2a:	78fb      	ldrb	r3, [r7, #3]
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d106      	bne.n	8007c3e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	68db      	ldr	r3, [r3, #12]
 8007c34:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	60da      	str	r2, [r3, #12]
 8007c3c:	e00b      	b.n	8007c56 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007c3e:	78fb      	ldrb	r3, [r7, #3]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d106      	bne.n	8007c52 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	60da      	str	r2, [r3, #12]
 8007c50:	e001      	b.n	8007c56 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e003      	b.n	8007c5e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007c56:	2032      	movs	r0, #50	; 0x32
 8007c58:	f7f9 fcf0 	bl	800163c <HAL_Delay>

  return HAL_OK;
 8007c5c:	2300      	movs	r3, #0
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3708      	adds	r7, #8
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}
	...

08007c68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b085      	sub	sp, #20
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	019b      	lsls	r3, r3, #6
 8007c7a:	f043 0220 	orr.w	r2, r3, #32
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	3301      	adds	r3, #1
 8007c86:	60fb      	str	r3, [r7, #12]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	4a09      	ldr	r2, [pc, #36]	; (8007cb0 <USB_FlushTxFifo+0x48>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d901      	bls.n	8007c94 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007c90:	2303      	movs	r3, #3
 8007c92:	e006      	b.n	8007ca2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	691b      	ldr	r3, [r3, #16]
 8007c98:	f003 0320 	and.w	r3, r3, #32
 8007c9c:	2b20      	cmp	r3, #32
 8007c9e:	d0f0      	beq.n	8007c82 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3714      	adds	r7, #20
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
 8007cae:	bf00      	nop
 8007cb0:	00030d40 	.word	0x00030d40

08007cb4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2210      	movs	r2, #16
 8007cc4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	3301      	adds	r3, #1
 8007cca:	60fb      	str	r3, [r7, #12]
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	4a09      	ldr	r2, [pc, #36]	; (8007cf4 <USB_FlushRxFifo+0x40>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d901      	bls.n	8007cd8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007cd4:	2303      	movs	r3, #3
 8007cd6:	e006      	b.n	8007ce6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	f003 0310 	and.w	r3, r3, #16
 8007ce0:	2b10      	cmp	r3, #16
 8007ce2:	d0f0      	beq.n	8007cc6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3714      	adds	r7, #20
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	00030d40 	.word	0x00030d40

08007cf8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b089      	sub	sp, #36	; 0x24
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	60f8      	str	r0, [r7, #12]
 8007d00:	60b9      	str	r1, [r7, #8]
 8007d02:	4611      	mov	r1, r2
 8007d04:	461a      	mov	r2, r3
 8007d06:	460b      	mov	r3, r1
 8007d08:	71fb      	strb	r3, [r7, #7]
 8007d0a:	4613      	mov	r3, r2
 8007d0c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8007d16:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d11a      	bne.n	8007d54 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007d1e:	88bb      	ldrh	r3, [r7, #4]
 8007d20:	3303      	adds	r3, #3
 8007d22:	089b      	lsrs	r3, r3, #2
 8007d24:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007d26:	2300      	movs	r3, #0
 8007d28:	61bb      	str	r3, [r7, #24]
 8007d2a:	e00f      	b.n	8007d4c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007d2c:	79fb      	ldrb	r3, [r7, #7]
 8007d2e:	031a      	lsls	r2, r3, #12
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	4413      	add	r3, r2
 8007d34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d38:	461a      	mov	r2, r3
 8007d3a:	69fb      	ldr	r3, [r7, #28]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	3304      	adds	r3, #4
 8007d44:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	3301      	adds	r3, #1
 8007d4a:	61bb      	str	r3, [r7, #24]
 8007d4c:	69ba      	ldr	r2, [r7, #24]
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d3eb      	bcc.n	8007d2c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007d54:	2300      	movs	r3, #0
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3724      	adds	r7, #36	; 0x24
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr

08007d62 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007d62:	b480      	push	{r7}
 8007d64:	b089      	sub	sp, #36	; 0x24
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	60f8      	str	r0, [r7, #12]
 8007d6a:	60b9      	str	r1, [r7, #8]
 8007d6c:	4613      	mov	r3, r2
 8007d6e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8007d78:	88fb      	ldrh	r3, [r7, #6]
 8007d7a:	3303      	adds	r3, #3
 8007d7c:	089b      	lsrs	r3, r3, #2
 8007d7e:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8007d80:	2300      	movs	r3, #0
 8007d82:	61bb      	str	r3, [r7, #24]
 8007d84:	e00b      	b.n	8007d9e <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	601a      	str	r2, [r3, #0]
    pDest++;
 8007d92:	69fb      	ldr	r3, [r7, #28]
 8007d94:	3304      	adds	r3, #4
 8007d96:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007d98:	69bb      	ldr	r3, [r7, #24]
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	61bb      	str	r3, [r7, #24]
 8007d9e:	69ba      	ldr	r2, [r7, #24]
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d3ef      	bcc.n	8007d86 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007da6:	69fb      	ldr	r3, [r7, #28]
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3724      	adds	r7, #36	; 0x24
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b085      	sub	sp, #20
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	695b      	ldr	r3, [r3, #20]
 8007dc0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	699b      	ldr	r3, [r3, #24]
 8007dc6:	68fa      	ldr	r2, [r7, #12]
 8007dc8:	4013      	ands	r3, r2
 8007dca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3714      	adds	r7, #20
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr

08007dda <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007dda:	b480      	push	{r7}
 8007ddc:	b083      	sub	sp, #12
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	695b      	ldr	r3, [r3, #20]
 8007de6:	f003 0301 	and.w	r3, r3, #1
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	370c      	adds	r7, #12
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr
	...

08007df8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b085      	sub	sp, #20
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007e00:	2300      	movs	r3, #0
 8007e02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	3301      	adds	r3, #1
 8007e08:	60fb      	str	r3, [r7, #12]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	4a13      	ldr	r2, [pc, #76]	; (8007e5c <USB_CoreReset+0x64>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d901      	bls.n	8007e16 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007e12:	2303      	movs	r3, #3
 8007e14:	e01b      	b.n	8007e4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	691b      	ldr	r3, [r3, #16]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	daf2      	bge.n	8007e04 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	691b      	ldr	r3, [r3, #16]
 8007e26:	f043 0201 	orr.w	r2, r3, #1
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	3301      	adds	r3, #1
 8007e32:	60fb      	str	r3, [r7, #12]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	4a09      	ldr	r2, [pc, #36]	; (8007e5c <USB_CoreReset+0x64>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d901      	bls.n	8007e40 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007e3c:	2303      	movs	r3, #3
 8007e3e:	e006      	b.n	8007e4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	691b      	ldr	r3, [r3, #16]
 8007e44:	f003 0301 	and.w	r3, r3, #1
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d0f0      	beq.n	8007e2e <USB_CoreReset+0x36>

  return HAL_OK;
 8007e4c:	2300      	movs	r3, #0
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3714      	adds	r7, #20
 8007e52:	46bd      	mov	sp, r7
 8007e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e58:	4770      	bx	lr
 8007e5a:	bf00      	nop
 8007e5c:	00030d40 	.word	0x00030d40

08007e60 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007e60:	b084      	sub	sp, #16
 8007e62:	b580      	push	{r7, lr}
 8007e64:	b084      	sub	sp, #16
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	6078      	str	r0, [r7, #4]
 8007e6a:	f107 001c 	add.w	r0, r7, #28
 8007e6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	2300      	movs	r3, #0
 8007e80:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e86:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e92:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e9e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d018      	beq.n	8007ee4 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d10a      	bne.n	8007ece <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68ba      	ldr	r2, [r7, #8]
 8007ec2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007ec6:	f043 0304 	orr.w	r3, r3, #4
 8007eca:	6013      	str	r3, [r2, #0]
 8007ecc:	e014      	b.n	8007ef8 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	68ba      	ldr	r2, [r7, #8]
 8007ed8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007edc:	f023 0304 	bic.w	r3, r3, #4
 8007ee0:	6013      	str	r3, [r2, #0]
 8007ee2:	e009      	b.n	8007ef8 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	68ba      	ldr	r2, [r7, #8]
 8007eee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007ef2:	f023 0304 	bic.w	r3, r3, #4
 8007ef6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8007ef8:	2110      	movs	r1, #16
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f7ff feb4 	bl	8007c68 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f7ff fed7 	bl	8007cb4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007f06:	2300      	movs	r3, #0
 8007f08:	60fb      	str	r3, [r7, #12]
 8007f0a:	e015      	b.n	8007f38 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	015a      	lsls	r2, r3, #5
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	4413      	add	r3, r2
 8007f14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f18:	461a      	mov	r2, r3
 8007f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8007f1e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	015a      	lsls	r2, r3, #5
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	4413      	add	r3, r2
 8007f28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	2300      	movs	r3, #0
 8007f30:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	3301      	adds	r3, #1
 8007f36:	60fb      	str	r3, [r7, #12]
 8007f38:	6a3b      	ldr	r3, [r7, #32]
 8007f3a:	68fa      	ldr	r2, [r7, #12]
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d3e5      	bcc.n	8007f0c <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8007f40:	2101      	movs	r1, #1
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 f8ac 	bl	80080a0 <USB_DriveVbus>

  HAL_Delay(200U);
 8007f48:	20c8      	movs	r0, #200	; 0xc8
 8007f4a:	f7f9 fb77 	bl	800163c <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2200      	movs	r2, #0
 8007f52:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f04f 32ff 	mov.w	r2, #4294967295
 8007f5a:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d00b      	beq.n	8007f80 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f6e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	4a14      	ldr	r2, [pc, #80]	; (8007fc4 <USB_HostInit+0x164>)
 8007f74:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	4a13      	ldr	r2, [pc, #76]	; (8007fc8 <USB_HostInit+0x168>)
 8007f7a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007f7e:	e009      	b.n	8007f94 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2280      	movs	r2, #128	; 0x80
 8007f84:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	4a10      	ldr	r2, [pc, #64]	; (8007fcc <USB_HostInit+0x16c>)
 8007f8a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4a10      	ldr	r2, [pc, #64]	; (8007fd0 <USB_HostInit+0x170>)
 8007f90:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d105      	bne.n	8007fa6 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	699b      	ldr	r3, [r3, #24]
 8007f9e:	f043 0210 	orr.w	r2, r3, #16
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	699a      	ldr	r2, [r3, #24]
 8007faa:	4b0a      	ldr	r3, [pc, #40]	; (8007fd4 <USB_HostInit+0x174>)
 8007fac:	4313      	orrs	r3, r2
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8007fb2:	2300      	movs	r3, #0
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007fbe:	b004      	add	sp, #16
 8007fc0:	4770      	bx	lr
 8007fc2:	bf00      	nop
 8007fc4:	01000200 	.word	0x01000200
 8007fc8:	00e00300 	.word	0x00e00300
 8007fcc:	00600080 	.word	0x00600080
 8007fd0:	004000e0 	.word	0x004000e0
 8007fd4:	a3200008 	.word	0xa3200008

08007fd8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b085      	sub	sp, #20
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	68fa      	ldr	r2, [r7, #12]
 8007ff2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007ff6:	f023 0303 	bic.w	r3, r3, #3
 8007ffa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	78fb      	ldrb	r3, [r7, #3]
 8008006:	f003 0303 	and.w	r3, r3, #3
 800800a:	68f9      	ldr	r1, [r7, #12]
 800800c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008010:	4313      	orrs	r3, r2
 8008012:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008014:	78fb      	ldrb	r3, [r7, #3]
 8008016:	2b01      	cmp	r3, #1
 8008018:	d107      	bne.n	800802a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008020:	461a      	mov	r2, r3
 8008022:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8008026:	6053      	str	r3, [r2, #4]
 8008028:	e009      	b.n	800803e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800802a:	78fb      	ldrb	r3, [r7, #3]
 800802c:	2b02      	cmp	r3, #2
 800802e:	d106      	bne.n	800803e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008036:	461a      	mov	r2, r3
 8008038:	f241 7370 	movw	r3, #6000	; 0x1770
 800803c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800803e:	2300      	movs	r3, #0
}
 8008040:	4618      	mov	r0, r3
 8008042:	3714      	adds	r7, #20
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr

0800804c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b084      	sub	sp, #16
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008058:	2300      	movs	r3, #0
 800805a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800806c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	68fa      	ldr	r2, [r7, #12]
 8008072:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008076:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800807a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800807c:	2064      	movs	r0, #100	; 0x64
 800807e:	f7f9 fadd 	bl	800163c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	68fa      	ldr	r2, [r7, #12]
 8008086:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800808a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800808e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008090:	200a      	movs	r0, #10
 8008092:	f7f9 fad3 	bl	800163c <HAL_Delay>

  return HAL_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	4618      	mov	r0, r3
 800809a:	3710      	adds	r7, #16
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	460b      	mov	r3, r1
 80080aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80080b0:	2300      	movs	r3, #0
 80080b2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80080c4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d109      	bne.n	80080e4 <USB_DriveVbus+0x44>
 80080d0:	78fb      	ldrb	r3, [r7, #3]
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d106      	bne.n	80080e4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80080de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80080e2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80080ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080ee:	d109      	bne.n	8008104 <USB_DriveVbus+0x64>
 80080f0:	78fb      	ldrb	r3, [r7, #3]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d106      	bne.n	8008104 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	68fa      	ldr	r2, [r7, #12]
 80080fa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80080fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008102:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008104:	2300      	movs	r3, #0
}
 8008106:	4618      	mov	r0, r3
 8008108:	3714      	adds	r7, #20
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr

08008112 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008112:	b480      	push	{r7}
 8008114:	b085      	sub	sp, #20
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800811e:	2300      	movs	r3, #0
 8008120:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	0c5b      	lsrs	r3, r3, #17
 8008130:	f003 0303 	and.w	r3, r3, #3
}
 8008134:	4618      	mov	r0, r3
 8008136:	3714      	adds	r7, #20
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr

08008140 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8008140:	b480      	push	{r7}
 8008142:	b085      	sub	sp, #20
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008152:	689b      	ldr	r3, [r3, #8]
 8008154:	b29b      	uxth	r3, r3
}
 8008156:	4618      	mov	r0, r3
 8008158:	3714      	adds	r7, #20
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr
	...

08008164 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008164:	b480      	push	{r7}
 8008166:	b087      	sub	sp, #28
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	4608      	mov	r0, r1
 800816e:	4611      	mov	r1, r2
 8008170:	461a      	mov	r2, r3
 8008172:	4603      	mov	r3, r0
 8008174:	70fb      	strb	r3, [r7, #3]
 8008176:	460b      	mov	r3, r1
 8008178:	70bb      	strb	r3, [r7, #2]
 800817a:	4613      	mov	r3, r2
 800817c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800817e:	2300      	movs	r3, #0
 8008180:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8008186:	78fb      	ldrb	r3, [r7, #3]
 8008188:	015a      	lsls	r2, r3, #5
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	4413      	add	r3, r2
 800818e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008192:	461a      	mov	r2, r3
 8008194:	f04f 33ff 	mov.w	r3, #4294967295
 8008198:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800819a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800819e:	2b03      	cmp	r3, #3
 80081a0:	d87e      	bhi.n	80082a0 <USB_HC_Init+0x13c>
 80081a2:	a201      	add	r2, pc, #4	; (adr r2, 80081a8 <USB_HC_Init+0x44>)
 80081a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081a8:	080081b9 	.word	0x080081b9
 80081ac:	08008263 	.word	0x08008263
 80081b0:	080081b9 	.word	0x080081b9
 80081b4:	08008225 	.word	0x08008225
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80081b8:	78fb      	ldrb	r3, [r7, #3]
 80081ba:	015a      	lsls	r2, r3, #5
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	4413      	add	r3, r2
 80081c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081c4:	461a      	mov	r2, r3
 80081c6:	f240 439d 	movw	r3, #1181	; 0x49d
 80081ca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80081cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	da10      	bge.n	80081f6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80081d4:	78fb      	ldrb	r3, [r7, #3]
 80081d6:	015a      	lsls	r2, r3, #5
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	4413      	add	r3, r2
 80081dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081e0:	68db      	ldr	r3, [r3, #12]
 80081e2:	78fa      	ldrb	r2, [r7, #3]
 80081e4:	0151      	lsls	r1, r2, #5
 80081e6:	68ba      	ldr	r2, [r7, #8]
 80081e8:	440a      	add	r2, r1
 80081ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80081ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081f2:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 80081f4:	e057      	b.n	80082a6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d051      	beq.n	80082a6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8008202:	78fb      	ldrb	r3, [r7, #3]
 8008204:	015a      	lsls	r2, r3, #5
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	4413      	add	r3, r2
 800820a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	78fa      	ldrb	r2, [r7, #3]
 8008212:	0151      	lsls	r1, r2, #5
 8008214:	68ba      	ldr	r2, [r7, #8]
 8008216:	440a      	add	r2, r1
 8008218:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800821c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008220:	60d3      	str	r3, [r2, #12]
      break;
 8008222:	e040      	b.n	80082a6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008224:	78fb      	ldrb	r3, [r7, #3]
 8008226:	015a      	lsls	r2, r3, #5
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	4413      	add	r3, r2
 800822c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008230:	461a      	mov	r2, r3
 8008232:	f240 639d 	movw	r3, #1693	; 0x69d
 8008236:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008238:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800823c:	2b00      	cmp	r3, #0
 800823e:	da34      	bge.n	80082aa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008240:	78fb      	ldrb	r3, [r7, #3]
 8008242:	015a      	lsls	r2, r3, #5
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	4413      	add	r3, r2
 8008248:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800824c:	68db      	ldr	r3, [r3, #12]
 800824e:	78fa      	ldrb	r2, [r7, #3]
 8008250:	0151      	lsls	r1, r2, #5
 8008252:	68ba      	ldr	r2, [r7, #8]
 8008254:	440a      	add	r2, r1
 8008256:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800825a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800825e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008260:	e023      	b.n	80082aa <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008262:	78fb      	ldrb	r3, [r7, #3]
 8008264:	015a      	lsls	r2, r3, #5
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	4413      	add	r3, r2
 800826a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800826e:	461a      	mov	r2, r3
 8008270:	f240 2325 	movw	r3, #549	; 0x225
 8008274:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008276:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800827a:	2b00      	cmp	r3, #0
 800827c:	da17      	bge.n	80082ae <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800827e:	78fb      	ldrb	r3, [r7, #3]
 8008280:	015a      	lsls	r2, r3, #5
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	4413      	add	r3, r2
 8008286:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800828a:	68db      	ldr	r3, [r3, #12]
 800828c:	78fa      	ldrb	r2, [r7, #3]
 800828e:	0151      	lsls	r1, r2, #5
 8008290:	68ba      	ldr	r2, [r7, #8]
 8008292:	440a      	add	r2, r1
 8008294:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008298:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800829c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800829e:	e006      	b.n	80082ae <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80082a0:	2301      	movs	r3, #1
 80082a2:	75fb      	strb	r3, [r7, #23]
      break;
 80082a4:	e004      	b.n	80082b0 <USB_HC_Init+0x14c>
      break;
 80082a6:	bf00      	nop
 80082a8:	e002      	b.n	80082b0 <USB_HC_Init+0x14c>
      break;
 80082aa:	bf00      	nop
 80082ac:	e000      	b.n	80082b0 <USB_HC_Init+0x14c>
      break;
 80082ae:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80082b6:	699a      	ldr	r2, [r3, #24]
 80082b8:	78fb      	ldrb	r3, [r7, #3]
 80082ba:	f003 030f 	and.w	r3, r3, #15
 80082be:	2101      	movs	r1, #1
 80082c0:	fa01 f303 	lsl.w	r3, r1, r3
 80082c4:	68b9      	ldr	r1, [r7, #8]
 80082c6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80082ca:	4313      	orrs	r3, r2
 80082cc:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	699b      	ldr	r3, [r3, #24]
 80082d2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80082da:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	da03      	bge.n	80082ea <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80082e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082e6:	613b      	str	r3, [r7, #16]
 80082e8:	e001      	b.n	80082ee <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80082ea:	2300      	movs	r3, #0
 80082ec:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 80082ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	d103      	bne.n	80082fe <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80082f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80082fa:	60fb      	str	r3, [r7, #12]
 80082fc:	e001      	b.n	8008302 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80082fe:	2300      	movs	r3, #0
 8008300:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008302:	787b      	ldrb	r3, [r7, #1]
 8008304:	059b      	lsls	r3, r3, #22
 8008306:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800830a:	78bb      	ldrb	r3, [r7, #2]
 800830c:	02db      	lsls	r3, r3, #11
 800830e:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008312:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008314:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008318:	049b      	lsls	r3, r3, #18
 800831a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800831e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008320:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008322:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008326:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800832c:	78fb      	ldrb	r3, [r7, #3]
 800832e:	0159      	lsls	r1, r3, #5
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	440b      	add	r3, r1
 8008334:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008338:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800833e:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8008340:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008344:	2b03      	cmp	r3, #3
 8008346:	d10f      	bne.n	8008368 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8008348:	78fb      	ldrb	r3, [r7, #3]
 800834a:	015a      	lsls	r2, r3, #5
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	4413      	add	r3, r2
 8008350:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	78fa      	ldrb	r2, [r7, #3]
 8008358:	0151      	lsls	r1, r2, #5
 800835a:	68ba      	ldr	r2, [r7, #8]
 800835c:	440a      	add	r2, r1
 800835e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008362:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008366:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008368:	7dfb      	ldrb	r3, [r7, #23]
}
 800836a:	4618      	mov	r0, r3
 800836c:	371c      	adds	r7, #28
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop

08008378 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b08c      	sub	sp, #48	; 0x30
 800837c:	af02      	add	r7, sp, #8
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	60b9      	str	r1, [r7, #8]
 8008382:	4613      	mov	r3, r2
 8008384:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	785b      	ldrb	r3, [r3, #1]
 800838e:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008390:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008394:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800839a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d028      	beq.n	80083f4 <USB_HC_StartXfer+0x7c>
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	791b      	ldrb	r3, [r3, #4]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d124      	bne.n	80083f4 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 80083aa:	79fb      	ldrb	r3, [r7, #7]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d10b      	bne.n	80083c8 <USB_HC_StartXfer+0x50>
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	795b      	ldrb	r3, [r3, #5]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d107      	bne.n	80083c8 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	785b      	ldrb	r3, [r3, #1]
 80083bc:	4619      	mov	r1, r3
 80083be:	68f8      	ldr	r0, [r7, #12]
 80083c0:	f000 fa30 	bl	8008824 <USB_DoPing>
      return HAL_OK;
 80083c4:	2300      	movs	r3, #0
 80083c6:	e114      	b.n	80085f2 <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 80083c8:	79fb      	ldrb	r3, [r7, #7]
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d112      	bne.n	80083f4 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	015a      	lsls	r2, r3, #5
 80083d2:	6a3b      	ldr	r3, [r7, #32]
 80083d4:	4413      	add	r3, r2
 80083d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	69fa      	ldr	r2, [r7, #28]
 80083de:	0151      	lsls	r1, r2, #5
 80083e0:	6a3a      	ldr	r2, [r7, #32]
 80083e2:	440a      	add	r2, r1
 80083e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80083e8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80083ec:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	2200      	movs	r2, #0
 80083f2:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	691b      	ldr	r3, [r3, #16]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d018      	beq.n	800842e <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	691b      	ldr	r3, [r3, #16]
 8008400:	68ba      	ldr	r2, [r7, #8]
 8008402:	8912      	ldrh	r2, [r2, #8]
 8008404:	4413      	add	r3, r2
 8008406:	3b01      	subs	r3, #1
 8008408:	68ba      	ldr	r2, [r7, #8]
 800840a:	8912      	ldrh	r2, [r2, #8]
 800840c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008410:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8008412:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008414:	8b7b      	ldrh	r3, [r7, #26]
 8008416:	429a      	cmp	r2, r3
 8008418:	d90b      	bls.n	8008432 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 800841a:	8b7b      	ldrh	r3, [r7, #26]
 800841c:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800841e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008420:	68ba      	ldr	r2, [r7, #8]
 8008422:	8912      	ldrh	r2, [r2, #8]
 8008424:	fb02 f203 	mul.w	r2, r2, r3
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	611a      	str	r2, [r3, #16]
 800842c:	e001      	b.n	8008432 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 800842e:	2301      	movs	r3, #1
 8008430:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	78db      	ldrb	r3, [r3, #3]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d006      	beq.n	8008448 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800843a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800843c:	68ba      	ldr	r2, [r7, #8]
 800843e:	8912      	ldrh	r2, [r2, #8]
 8008440:	fb02 f203 	mul.w	r2, r2, r3
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	691b      	ldr	r3, [r3, #16]
 800844c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008450:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008452:	04d9      	lsls	r1, r3, #19
 8008454:	4b69      	ldr	r3, [pc, #420]	; (80085fc <USB_HC_StartXfer+0x284>)
 8008456:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8008458:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	7a9b      	ldrb	r3, [r3, #10]
 800845e:	075b      	lsls	r3, r3, #29
 8008460:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8008464:	69f9      	ldr	r1, [r7, #28]
 8008466:	0148      	lsls	r0, r1, #5
 8008468:	6a39      	ldr	r1, [r7, #32]
 800846a:	4401      	add	r1, r0
 800846c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008470:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8008472:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008474:	79fb      	ldrb	r3, [r7, #7]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d009      	beq.n	800848e <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	68d9      	ldr	r1, [r3, #12]
 800847e:	69fb      	ldr	r3, [r7, #28]
 8008480:	015a      	lsls	r2, r3, #5
 8008482:	6a3b      	ldr	r3, [r7, #32]
 8008484:	4413      	add	r3, r2
 8008486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800848a:	460a      	mov	r2, r1
 800848c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800848e:	6a3b      	ldr	r3, [r7, #32]
 8008490:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	f003 0301 	and.w	r3, r3, #1
 800849a:	2b00      	cmp	r3, #0
 800849c:	bf0c      	ite	eq
 800849e:	2301      	moveq	r3, #1
 80084a0:	2300      	movne	r3, #0
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	015a      	lsls	r2, r3, #5
 80084aa:	6a3b      	ldr	r3, [r7, #32]
 80084ac:	4413      	add	r3, r2
 80084ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	69fa      	ldr	r2, [r7, #28]
 80084b6:	0151      	lsls	r1, r2, #5
 80084b8:	6a3a      	ldr	r2, [r7, #32]
 80084ba:	440a      	add	r2, r1
 80084bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084c0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80084c4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	015a      	lsls	r2, r3, #5
 80084ca:	6a3b      	ldr	r3, [r7, #32]
 80084cc:	4413      	add	r3, r2
 80084ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	7e7b      	ldrb	r3, [r7, #25]
 80084d6:	075b      	lsls	r3, r3, #29
 80084d8:	69f9      	ldr	r1, [r7, #28]
 80084da:	0148      	lsls	r0, r1, #5
 80084dc:	6a39      	ldr	r1, [r7, #32]
 80084de:	4401      	add	r1, r0
 80084e0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80084e4:	4313      	orrs	r3, r2
 80084e6:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80084e8:	69fb      	ldr	r3, [r7, #28]
 80084ea:	015a      	lsls	r2, r3, #5
 80084ec:	6a3b      	ldr	r3, [r7, #32]
 80084ee:	4413      	add	r3, r2
 80084f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a42      	ldr	r2, [pc, #264]	; (8008600 <USB_HC_StartXfer+0x288>)
 80084f8:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80084fa:	4b41      	ldr	r3, [pc, #260]	; (8008600 <USB_HC_StartXfer+0x288>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008502:	4a3f      	ldr	r2, [pc, #252]	; (8008600 <USB_HC_StartXfer+0x288>)
 8008504:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	78db      	ldrb	r3, [r3, #3]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d006      	beq.n	800851c <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800850e:	4b3c      	ldr	r3, [pc, #240]	; (8008600 <USB_HC_StartXfer+0x288>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008516:	4a3a      	ldr	r2, [pc, #232]	; (8008600 <USB_HC_StartXfer+0x288>)
 8008518:	6013      	str	r3, [r2, #0]
 800851a:	e005      	b.n	8008528 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800851c:	4b38      	ldr	r3, [pc, #224]	; (8008600 <USB_HC_StartXfer+0x288>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008524:	4a36      	ldr	r2, [pc, #216]	; (8008600 <USB_HC_StartXfer+0x288>)
 8008526:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008528:	4b35      	ldr	r3, [pc, #212]	; (8008600 <USB_HC_StartXfer+0x288>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008530:	4a33      	ldr	r2, [pc, #204]	; (8008600 <USB_HC_StartXfer+0x288>)
 8008532:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008534:	69fb      	ldr	r3, [r7, #28]
 8008536:	015a      	lsls	r2, r3, #5
 8008538:	6a3b      	ldr	r3, [r7, #32]
 800853a:	4413      	add	r3, r2
 800853c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008540:	461a      	mov	r2, r3
 8008542:	4b2f      	ldr	r3, [pc, #188]	; (8008600 <USB_HC_StartXfer+0x288>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008548:	79fb      	ldrb	r3, [r7, #7]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d001      	beq.n	8008552 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800854e:	2300      	movs	r3, #0
 8008550:	e04f      	b.n	80085f2 <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	78db      	ldrb	r3, [r3, #3]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d14a      	bne.n	80085f0 <USB_HC_StartXfer+0x278>
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	691b      	ldr	r3, [r3, #16]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d046      	beq.n	80085f0 <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	79db      	ldrb	r3, [r3, #7]
 8008566:	2b03      	cmp	r3, #3
 8008568:	d830      	bhi.n	80085cc <USB_HC_StartXfer+0x254>
 800856a:	a201      	add	r2, pc, #4	; (adr r2, 8008570 <USB_HC_StartXfer+0x1f8>)
 800856c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008570:	08008581 	.word	0x08008581
 8008574:	080085a5 	.word	0x080085a5
 8008578:	08008581 	.word	0x08008581
 800857c:	080085a5 	.word	0x080085a5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	691b      	ldr	r3, [r3, #16]
 8008584:	3303      	adds	r3, #3
 8008586:	089b      	lsrs	r3, r3, #2
 8008588:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800858a:	8afa      	ldrh	r2, [r7, #22]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008590:	b29b      	uxth	r3, r3
 8008592:	429a      	cmp	r2, r3
 8008594:	d91c      	bls.n	80085d0 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	699b      	ldr	r3, [r3, #24]
 800859a:	f043 0220 	orr.w	r2, r3, #32
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	619a      	str	r2, [r3, #24]
        }
        break;
 80085a2:	e015      	b.n	80085d0 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	691b      	ldr	r3, [r3, #16]
 80085a8:	3303      	adds	r3, #3
 80085aa:	089b      	lsrs	r3, r3, #2
 80085ac:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80085ae:	8afa      	ldrh	r2, [r7, #22]
 80085b0:	6a3b      	ldr	r3, [r7, #32]
 80085b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085b6:	691b      	ldr	r3, [r3, #16]
 80085b8:	b29b      	uxth	r3, r3
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d90a      	bls.n	80085d4 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	699b      	ldr	r3, [r3, #24]
 80085c2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	619a      	str	r2, [r3, #24]
        }
        break;
 80085ca:	e003      	b.n	80085d4 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80085cc:	bf00      	nop
 80085ce:	e002      	b.n	80085d6 <USB_HC_StartXfer+0x25e>
        break;
 80085d0:	bf00      	nop
 80085d2:	e000      	b.n	80085d6 <USB_HC_StartXfer+0x25e>
        break;
 80085d4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	68d9      	ldr	r1, [r3, #12]
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	785a      	ldrb	r2, [r3, #1]
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	b298      	uxth	r0, r3
 80085e4:	2300      	movs	r3, #0
 80085e6:	9300      	str	r3, [sp, #0]
 80085e8:	4603      	mov	r3, r0
 80085ea:	68f8      	ldr	r0, [r7, #12]
 80085ec:	f7ff fb84 	bl	8007cf8 <USB_WritePacket>
  }

  return HAL_OK;
 80085f0:	2300      	movs	r3, #0
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3728      	adds	r7, #40	; 0x28
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
 80085fa:	bf00      	nop
 80085fc:	1ff80000 	.word	0x1ff80000
 8008600:	20000230 	.word	0x20000230

08008604 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008604:	b480      	push	{r7}
 8008606:	b085      	sub	sp, #20
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008616:	695b      	ldr	r3, [r3, #20]
 8008618:	b29b      	uxth	r3, r3
}
 800861a:	4618      	mov	r0, r3
 800861c:	3714      	adds	r7, #20
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr

08008626 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008626:	b480      	push	{r7}
 8008628:	b087      	sub	sp, #28
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
 800862e:	460b      	mov	r3, r1
 8008630:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8008636:	78fb      	ldrb	r3, [r7, #3]
 8008638:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800863a:	2300      	movs	r3, #0
 800863c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	015a      	lsls	r2, r3, #5
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	4413      	add	r3, r2
 8008646:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	0c9b      	lsrs	r3, r3, #18
 800864e:	f003 0303 	and.w	r3, r3, #3
 8008652:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d002      	beq.n	8008660 <USB_HC_Halt+0x3a>
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	2b02      	cmp	r3, #2
 800865e:	d16c      	bne.n	800873a <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	015a      	lsls	r2, r3, #5
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	4413      	add	r3, r2
 8008668:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68fa      	ldr	r2, [r7, #12]
 8008670:	0151      	lsls	r1, r2, #5
 8008672:	693a      	ldr	r2, [r7, #16]
 8008674:	440a      	add	r2, r1
 8008676:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800867a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800867e:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008684:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008688:	2b00      	cmp	r3, #0
 800868a:	d143      	bne.n	8008714 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	015a      	lsls	r2, r3, #5
 8008690:	693b      	ldr	r3, [r7, #16]
 8008692:	4413      	add	r3, r2
 8008694:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	68fa      	ldr	r2, [r7, #12]
 800869c:	0151      	lsls	r1, r2, #5
 800869e:	693a      	ldr	r2, [r7, #16]
 80086a0:	440a      	add	r2, r1
 80086a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80086a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80086aa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	015a      	lsls	r2, r3, #5
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	4413      	add	r3, r2
 80086b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	68fa      	ldr	r2, [r7, #12]
 80086bc:	0151      	lsls	r1, r2, #5
 80086be:	693a      	ldr	r2, [r7, #16]
 80086c0:	440a      	add	r2, r1
 80086c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80086c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80086ca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	015a      	lsls	r2, r3, #5
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	4413      	add	r3, r2
 80086d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	68fa      	ldr	r2, [r7, #12]
 80086dc:	0151      	lsls	r1, r2, #5
 80086de:	693a      	ldr	r2, [r7, #16]
 80086e0:	440a      	add	r2, r1
 80086e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80086e6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80086ea:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	3301      	adds	r3, #1
 80086f0:	617b      	str	r3, [r7, #20]
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80086f8:	d81d      	bhi.n	8008736 <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	015a      	lsls	r2, r3, #5
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	4413      	add	r3, r2
 8008702:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800870c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008710:	d0ec      	beq.n	80086ec <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008712:	e080      	b.n	8008816 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	015a      	lsls	r2, r3, #5
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	4413      	add	r3, r2
 800871c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	0151      	lsls	r1, r2, #5
 8008726:	693a      	ldr	r2, [r7, #16]
 8008728:	440a      	add	r2, r1
 800872a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800872e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008732:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008734:	e06f      	b.n	8008816 <USB_HC_Halt+0x1f0>
          break;
 8008736:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008738:	e06d      	b.n	8008816 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	015a      	lsls	r2, r3, #5
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	4413      	add	r3, r2
 8008742:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	68fa      	ldr	r2, [r7, #12]
 800874a:	0151      	lsls	r1, r2, #5
 800874c:	693a      	ldr	r2, [r7, #16]
 800874e:	440a      	add	r2, r1
 8008750:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008754:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008758:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008760:	691b      	ldr	r3, [r3, #16]
 8008762:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008766:	2b00      	cmp	r3, #0
 8008768:	d143      	bne.n	80087f2 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	015a      	lsls	r2, r3, #5
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	4413      	add	r3, r2
 8008772:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	68fa      	ldr	r2, [r7, #12]
 800877a:	0151      	lsls	r1, r2, #5
 800877c:	693a      	ldr	r2, [r7, #16]
 800877e:	440a      	add	r2, r1
 8008780:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008784:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008788:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	015a      	lsls	r2, r3, #5
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	4413      	add	r3, r2
 8008792:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	0151      	lsls	r1, r2, #5
 800879c:	693a      	ldr	r2, [r7, #16]
 800879e:	440a      	add	r2, r1
 80087a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80087a8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	015a      	lsls	r2, r3, #5
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	4413      	add	r3, r2
 80087b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	68fa      	ldr	r2, [r7, #12]
 80087ba:	0151      	lsls	r1, r2, #5
 80087bc:	693a      	ldr	r2, [r7, #16]
 80087be:	440a      	add	r2, r1
 80087c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087c4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80087c8:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	3301      	adds	r3, #1
 80087ce:	617b      	str	r3, [r7, #20]
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80087d6:	d81d      	bhi.n	8008814 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	015a      	lsls	r2, r3, #5
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	4413      	add	r3, r2
 80087e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087ee:	d0ec      	beq.n	80087ca <USB_HC_Halt+0x1a4>
 80087f0:	e011      	b.n	8008816 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	015a      	lsls	r2, r3, #5
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	4413      	add	r3, r2
 80087fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	68fa      	ldr	r2, [r7, #12]
 8008802:	0151      	lsls	r1, r2, #5
 8008804:	693a      	ldr	r2, [r7, #16]
 8008806:	440a      	add	r2, r1
 8008808:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800880c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008810:	6013      	str	r3, [r2, #0]
 8008812:	e000      	b.n	8008816 <USB_HC_Halt+0x1f0>
          break;
 8008814:	bf00      	nop
    }
  }

  return HAL_OK;
 8008816:	2300      	movs	r3, #0
}
 8008818:	4618      	mov	r0, r3
 800881a:	371c      	adds	r7, #28
 800881c:	46bd      	mov	sp, r7
 800881e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008822:	4770      	bx	lr

08008824 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008824:	b480      	push	{r7}
 8008826:	b087      	sub	sp, #28
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	460b      	mov	r3, r1
 800882e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008834:	78fb      	ldrb	r3, [r7, #3]
 8008836:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008838:	2301      	movs	r3, #1
 800883a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	04da      	lsls	r2, r3, #19
 8008840:	4b15      	ldr	r3, [pc, #84]	; (8008898 <USB_DoPing+0x74>)
 8008842:	4013      	ands	r3, r2
 8008844:	693a      	ldr	r2, [r7, #16]
 8008846:	0151      	lsls	r1, r2, #5
 8008848:	697a      	ldr	r2, [r7, #20]
 800884a:	440a      	add	r2, r1
 800884c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008850:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008854:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	015a      	lsls	r2, r3, #5
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	4413      	add	r3, r2
 800885e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800886c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008874:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	015a      	lsls	r2, r3, #5
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	4413      	add	r3, r2
 800887e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008882:	461a      	mov	r2, r3
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	371c      	adds	r7, #28
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr
 8008896:	bf00      	nop
 8008898:	1ff80000 	.word	0x1ff80000

0800889c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b086      	sub	sp, #24
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80088a8:	2300      	movs	r3, #0
 80088aa:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f7ff f99f 	bl	8007bf0 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 80088b2:	2110      	movs	r1, #16
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f7ff f9d7 	bl	8007c68 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f7ff f9fa 	bl	8007cb4 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80088c0:	2300      	movs	r3, #0
 80088c2:	613b      	str	r3, [r7, #16]
 80088c4:	e01f      	b.n	8008906 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	015a      	lsls	r2, r3, #5
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	4413      	add	r3, r2
 80088ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80088dc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80088e4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80088ec:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	015a      	lsls	r2, r3, #5
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	4413      	add	r3, r2
 80088f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088fa:	461a      	mov	r2, r3
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	3301      	adds	r3, #1
 8008904:	613b      	str	r3, [r7, #16]
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	2b0f      	cmp	r3, #15
 800890a:	d9dc      	bls.n	80088c6 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800890c:	2300      	movs	r3, #0
 800890e:	613b      	str	r3, [r7, #16]
 8008910:	e034      	b.n	800897c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	015a      	lsls	r2, r3, #5
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	4413      	add	r3, r2
 800891a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008928:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008930:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008938:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	015a      	lsls	r2, r3, #5
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	4413      	add	r3, r2
 8008942:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008946:	461a      	mov	r2, r3
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	3301      	adds	r3, #1
 8008950:	617b      	str	r3, [r7, #20]
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008958:	d80c      	bhi.n	8008974 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	015a      	lsls	r2, r3, #5
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	4413      	add	r3, r2
 8008962:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800896c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008970:	d0ec      	beq.n	800894c <USB_StopHost+0xb0>
 8008972:	e000      	b.n	8008976 <USB_StopHost+0xda>
        break;
 8008974:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	3301      	adds	r3, #1
 800897a:	613b      	str	r3, [r7, #16]
 800897c:	693b      	ldr	r3, [r7, #16]
 800897e:	2b0f      	cmp	r3, #15
 8008980:	d9c7      	bls.n	8008912 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008988:	461a      	mov	r2, r3
 800898a:	f04f 33ff 	mov.w	r3, #4294967295
 800898e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f04f 32ff 	mov.w	r2, #4294967295
 8008996:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f7ff f918 	bl	8007bce <USB_EnableGlobalInt>

  return HAL_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3718      	adds	r7, #24
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80089a8:	b590      	push	{r4, r7, lr}
 80089aa:	b089      	sub	sp, #36	; 0x24
 80089ac:	af04      	add	r7, sp, #16
 80089ae:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80089b0:	2301      	movs	r3, #1
 80089b2:	2202      	movs	r2, #2
 80089b4:	2102      	movs	r1, #2
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 fc68 	bl	800928c <USBH_FindInterface>
 80089bc:	4603      	mov	r3, r0
 80089be:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80089c0:	7bfb      	ldrb	r3, [r7, #15]
 80089c2:	2bff      	cmp	r3, #255	; 0xff
 80089c4:	d002      	beq.n	80089cc <USBH_CDC_InterfaceInit+0x24>
 80089c6:	7bfb      	ldrb	r3, [r7, #15]
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d901      	bls.n	80089d0 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80089cc:	2302      	movs	r3, #2
 80089ce:	e13d      	b.n	8008c4c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80089d0:	7bfb      	ldrb	r3, [r7, #15]
 80089d2:	4619      	mov	r1, r3
 80089d4:	6878      	ldr	r0, [r7, #4]
 80089d6:	f000 fc3d 	bl	8009254 <USBH_SelectInterface>
 80089da:	4603      	mov	r3, r0
 80089dc:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80089de:	7bbb      	ldrb	r3, [r7, #14]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d001      	beq.n	80089e8 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80089e4:	2302      	movs	r3, #2
 80089e6:	e131      	b.n	8008c4c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80089ee:	2050      	movs	r0, #80	; 0x50
 80089f0:	f002 fa08 	bl	800ae04 <malloc>
 80089f4:	4603      	mov	r3, r0
 80089f6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80089fe:	69db      	ldr	r3, [r3, #28]
 8008a00:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d101      	bne.n	8008a0c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008a08:	2302      	movs	r3, #2
 8008a0a:	e11f      	b.n	8008c4c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008a0c:	2250      	movs	r2, #80	; 0x50
 8008a0e:	2100      	movs	r1, #0
 8008a10:	68b8      	ldr	r0, [r7, #8]
 8008a12:	f002 fa07 	bl	800ae24 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8008a16:	7bfb      	ldrb	r3, [r7, #15]
 8008a18:	687a      	ldr	r2, [r7, #4]
 8008a1a:	211a      	movs	r1, #26
 8008a1c:	fb01 f303 	mul.w	r3, r1, r3
 8008a20:	4413      	add	r3, r2
 8008a22:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	b25b      	sxtb	r3, r3
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	da15      	bge.n	8008a5a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008a2e:	7bfb      	ldrb	r3, [r7, #15]
 8008a30:	687a      	ldr	r2, [r7, #4]
 8008a32:	211a      	movs	r1, #26
 8008a34:	fb01 f303 	mul.w	r3, r1, r3
 8008a38:	4413      	add	r3, r2
 8008a3a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008a3e:	781a      	ldrb	r2, [r3, #0]
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008a44:	7bfb      	ldrb	r3, [r7, #15]
 8008a46:	687a      	ldr	r2, [r7, #4]
 8008a48:	211a      	movs	r1, #26
 8008a4a:	fb01 f303 	mul.w	r3, r1, r3
 8008a4e:	4413      	add	r3, r2
 8008a50:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008a54:	881a      	ldrh	r2, [r3, #0]
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	785b      	ldrb	r3, [r3, #1]
 8008a5e:	4619      	mov	r1, r3
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f001 fe36 	bl	800a6d2 <USBH_AllocPipe>
 8008a66:	4603      	mov	r3, r0
 8008a68:	461a      	mov	r2, r3
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	7819      	ldrb	r1, [r3, #0]
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	7858      	ldrb	r0, [r3, #1]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008a82:	68ba      	ldr	r2, [r7, #8]
 8008a84:	8952      	ldrh	r2, [r2, #10]
 8008a86:	9202      	str	r2, [sp, #8]
 8008a88:	2203      	movs	r2, #3
 8008a8a:	9201      	str	r2, [sp, #4]
 8008a8c:	9300      	str	r3, [sp, #0]
 8008a8e:	4623      	mov	r3, r4
 8008a90:	4602      	mov	r2, r0
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f001 fdee 	bl	800a674 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	4619      	mov	r1, r3
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f002 f8fb 	bl	800ac9c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	210a      	movs	r1, #10
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f000 fbed 	bl	800928c <USBH_FindInterface>
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008ab6:	7bfb      	ldrb	r3, [r7, #15]
 8008ab8:	2bff      	cmp	r3, #255	; 0xff
 8008aba:	d002      	beq.n	8008ac2 <USBH_CDC_InterfaceInit+0x11a>
 8008abc:	7bfb      	ldrb	r3, [r7, #15]
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	d901      	bls.n	8008ac6 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008ac2:	2302      	movs	r3, #2
 8008ac4:	e0c2      	b.n	8008c4c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8008ac6:	7bfb      	ldrb	r3, [r7, #15]
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	211a      	movs	r1, #26
 8008acc:	fb01 f303 	mul.w	r3, r1, r3
 8008ad0:	4413      	add	r3, r2
 8008ad2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	b25b      	sxtb	r3, r3
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	da16      	bge.n	8008b0c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008ade:	7bfb      	ldrb	r3, [r7, #15]
 8008ae0:	687a      	ldr	r2, [r7, #4]
 8008ae2:	211a      	movs	r1, #26
 8008ae4:	fb01 f303 	mul.w	r3, r1, r3
 8008ae8:	4413      	add	r3, r2
 8008aea:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008aee:	781a      	ldrb	r2, [r3, #0]
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008af4:	7bfb      	ldrb	r3, [r7, #15]
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	211a      	movs	r1, #26
 8008afa:	fb01 f303 	mul.w	r3, r1, r3
 8008afe:	4413      	add	r3, r2
 8008b00:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008b04:	881a      	ldrh	r2, [r3, #0]
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	835a      	strh	r2, [r3, #26]
 8008b0a:	e015      	b.n	8008b38 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008b0c:	7bfb      	ldrb	r3, [r7, #15]
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	211a      	movs	r1, #26
 8008b12:	fb01 f303 	mul.w	r3, r1, r3
 8008b16:	4413      	add	r3, r2
 8008b18:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008b1c:	781a      	ldrb	r2, [r3, #0]
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008b22:	7bfb      	ldrb	r3, [r7, #15]
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	211a      	movs	r1, #26
 8008b28:	fb01 f303 	mul.w	r3, r1, r3
 8008b2c:	4413      	add	r3, r2
 8008b2e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008b32:	881a      	ldrh	r2, [r3, #0]
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8008b38:	7bfb      	ldrb	r3, [r7, #15]
 8008b3a:	687a      	ldr	r2, [r7, #4]
 8008b3c:	211a      	movs	r1, #26
 8008b3e:	fb01 f303 	mul.w	r3, r1, r3
 8008b42:	4413      	add	r3, r2
 8008b44:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	b25b      	sxtb	r3, r3
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	da16      	bge.n	8008b7e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008b50:	7bfb      	ldrb	r3, [r7, #15]
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	211a      	movs	r1, #26
 8008b56:	fb01 f303 	mul.w	r3, r1, r3
 8008b5a:	4413      	add	r3, r2
 8008b5c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008b60:	781a      	ldrb	r2, [r3, #0]
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008b66:	7bfb      	ldrb	r3, [r7, #15]
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	211a      	movs	r1, #26
 8008b6c:	fb01 f303 	mul.w	r3, r1, r3
 8008b70:	4413      	add	r3, r2
 8008b72:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008b76:	881a      	ldrh	r2, [r3, #0]
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	835a      	strh	r2, [r3, #26]
 8008b7c:	e015      	b.n	8008baa <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008b7e:	7bfb      	ldrb	r3, [r7, #15]
 8008b80:	687a      	ldr	r2, [r7, #4]
 8008b82:	211a      	movs	r1, #26
 8008b84:	fb01 f303 	mul.w	r3, r1, r3
 8008b88:	4413      	add	r3, r2
 8008b8a:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008b8e:	781a      	ldrb	r2, [r3, #0]
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008b94:	7bfb      	ldrb	r3, [r7, #15]
 8008b96:	687a      	ldr	r2, [r7, #4]
 8008b98:	211a      	movs	r1, #26
 8008b9a:	fb01 f303 	mul.w	r3, r1, r3
 8008b9e:	4413      	add	r3, r2
 8008ba0:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008ba4:	881a      	ldrh	r2, [r3, #0]
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	7b9b      	ldrb	r3, [r3, #14]
 8008bae:	4619      	mov	r1, r3
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f001 fd8e 	bl	800a6d2 <USBH_AllocPipe>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	461a      	mov	r2, r3
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	7bdb      	ldrb	r3, [r3, #15]
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f001 fd84 	bl	800a6d2 <USBH_AllocPipe>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	461a      	mov	r2, r3
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	7b59      	ldrb	r1, [r3, #13]
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	7b98      	ldrb	r0, [r3, #14]
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008be6:	68ba      	ldr	r2, [r7, #8]
 8008be8:	8b12      	ldrh	r2, [r2, #24]
 8008bea:	9202      	str	r2, [sp, #8]
 8008bec:	2202      	movs	r2, #2
 8008bee:	9201      	str	r2, [sp, #4]
 8008bf0:	9300      	str	r3, [sp, #0]
 8008bf2:	4623      	mov	r3, r4
 8008bf4:	4602      	mov	r2, r0
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f001 fd3c 	bl	800a674 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	7b19      	ldrb	r1, [r3, #12]
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	7bd8      	ldrb	r0, [r3, #15]
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008c10:	68ba      	ldr	r2, [r7, #8]
 8008c12:	8b52      	ldrh	r2, [r2, #26]
 8008c14:	9202      	str	r2, [sp, #8]
 8008c16:	2202      	movs	r2, #2
 8008c18:	9201      	str	r2, [sp, #4]
 8008c1a:	9300      	str	r3, [sp, #0]
 8008c1c:	4623      	mov	r3, r4
 8008c1e:	4602      	mov	r2, r0
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f001 fd27 	bl	800a674 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	7b5b      	ldrb	r3, [r3, #13]
 8008c32:	2200      	movs	r2, #0
 8008c34:	4619      	mov	r1, r3
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f002 f830 	bl	800ac9c <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	7b1b      	ldrb	r3, [r3, #12]
 8008c40:	2200      	movs	r2, #0
 8008c42:	4619      	mov	r1, r3
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f002 f829 	bl	800ac9c <USBH_LL_SetToggle>

  return USBH_OK;
 8008c4a:	2300      	movs	r3, #0
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3714      	adds	r7, #20
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd90      	pop	{r4, r7, pc}

08008c54 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b084      	sub	sp, #16
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008c62:	69db      	ldr	r3, [r3, #28]
 8008c64:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d00e      	beq.n	8008c8c <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	4619      	mov	r1, r3
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f001 fd1c 	bl	800a6b2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	781b      	ldrb	r3, [r3, #0]
 8008c7e:	4619      	mov	r1, r3
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f001 fd47 	bl	800a714 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	7b1b      	ldrb	r3, [r3, #12]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d00e      	beq.n	8008cb2 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	7b1b      	ldrb	r3, [r3, #12]
 8008c98:	4619      	mov	r1, r3
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f001 fd09 	bl	800a6b2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	7b1b      	ldrb	r3, [r3, #12]
 8008ca4:	4619      	mov	r1, r3
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f001 fd34 	bl	800a714 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	7b5b      	ldrb	r3, [r3, #13]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d00e      	beq.n	8008cd8 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	7b5b      	ldrb	r3, [r3, #13]
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f001 fcf6 	bl	800a6b2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	7b5b      	ldrb	r3, [r3, #13]
 8008cca:	4619      	mov	r1, r3
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f001 fd21 	bl	800a714 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cde:	69db      	ldr	r3, [r3, #28]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d00b      	beq.n	8008cfc <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cea:	69db      	ldr	r3, [r3, #28]
 8008cec:	4618      	mov	r0, r3
 8008cee:	f002 f891 	bl	800ae14 <free>
    phost->pActiveClass->pData = 0U;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3710      	adds	r7, #16
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}

08008d06 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b084      	sub	sp, #16
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d14:	69db      	ldr	r3, [r3, #28]
 8008d16:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	3340      	adds	r3, #64	; 0x40
 8008d1c:	4619      	mov	r1, r3
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 f8b1 	bl	8008e86 <GetLineCoding>
 8008d24:	4603      	mov	r3, r0
 8008d26:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008d28:	7afb      	ldrb	r3, [r7, #11]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d105      	bne.n	8008d3a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008d34:	2102      	movs	r1, #2
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008d3a:	7afb      	ldrb	r3, [r7, #11]
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3710      	adds	r7, #16
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b084      	sub	sp, #16
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008d50:	2300      	movs	r3, #0
 8008d52:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d5a:	69db      	ldr	r3, [r3, #28]
 8008d5c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008d64:	2b04      	cmp	r3, #4
 8008d66:	d877      	bhi.n	8008e58 <USBH_CDC_Process+0x114>
 8008d68:	a201      	add	r2, pc, #4	; (adr r2, 8008d70 <USBH_CDC_Process+0x2c>)
 8008d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d6e:	bf00      	nop
 8008d70:	08008d85 	.word	0x08008d85
 8008d74:	08008d8b 	.word	0x08008d8b
 8008d78:	08008dbb 	.word	0x08008dbb
 8008d7c:	08008e2f 	.word	0x08008e2f
 8008d80:	08008e3d 	.word	0x08008e3d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008d84:	2300      	movs	r3, #0
 8008d86:	73fb      	strb	r3, [r7, #15]
      break;
 8008d88:	e06d      	b.n	8008e66 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d8e:	4619      	mov	r1, r3
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 f897 	bl	8008ec4 <SetLineCoding>
 8008d96:	4603      	mov	r3, r0
 8008d98:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008d9a:	7bbb      	ldrb	r3, [r7, #14]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d104      	bne.n	8008daa <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	2202      	movs	r2, #2
 8008da4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008da8:	e058      	b.n	8008e5c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008daa:	7bbb      	ldrb	r3, [r7, #14]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d055      	beq.n	8008e5c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	2204      	movs	r2, #4
 8008db4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008db8:	e050      	b.n	8008e5c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	3340      	adds	r3, #64	; 0x40
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f000 f860 	bl	8008e86 <GetLineCoding>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008dca:	7bbb      	ldrb	r3, [r7, #14]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d126      	bne.n	8008e1e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008de2:	791b      	ldrb	r3, [r3, #4]
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d13b      	bne.n	8008e60 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008df2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d133      	bne.n	8008e60 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e02:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008e04:	429a      	cmp	r2, r3
 8008e06:	d12b      	bne.n	8008e60 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e10:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008e12:	429a      	cmp	r2, r3
 8008e14:	d124      	bne.n	8008e60 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 f95a 	bl	80090d0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008e1c:	e020      	b.n	8008e60 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008e1e:	7bbb      	ldrb	r3, [r7, #14]
 8008e20:	2b01      	cmp	r3, #1
 8008e22:	d01d      	beq.n	8008e60 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	2204      	movs	r2, #4
 8008e28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008e2c:	e018      	b.n	8008e60 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f000 f867 	bl	8008f02 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f000 f8dc 	bl	8008ff2 <CDC_ProcessReception>
      break;
 8008e3a:	e014      	b.n	8008e66 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008e3c:	2100      	movs	r1, #0
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 ffe5 	bl	8009e0e <USBH_ClrFeature>
 8008e44:	4603      	mov	r3, r0
 8008e46:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008e48:	7bbb      	ldrb	r3, [r7, #14]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d10a      	bne.n	8008e64 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	2200      	movs	r2, #0
 8008e52:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8008e56:	e005      	b.n	8008e64 <USBH_CDC_Process+0x120>

    default:
      break;
 8008e58:	bf00      	nop
 8008e5a:	e004      	b.n	8008e66 <USBH_CDC_Process+0x122>
      break;
 8008e5c:	bf00      	nop
 8008e5e:	e002      	b.n	8008e66 <USBH_CDC_Process+0x122>
      break;
 8008e60:	bf00      	nop
 8008e62:	e000      	b.n	8008e66 <USBH_CDC_Process+0x122>
      break;
 8008e64:	bf00      	nop

  }

  return status;
 8008e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3710      	adds	r7, #16
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b083      	sub	sp, #12
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	370c      	adds	r7, #12
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr

08008e86 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b082      	sub	sp, #8
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
 8008e8e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	22a1      	movs	r2, #161	; 0xa1
 8008e94:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2221      	movs	r2, #33	; 0x21
 8008e9a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2207      	movs	r2, #7
 8008eac:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	2207      	movs	r2, #7
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f001 f98a 	bl	800a1ce <USBH_CtlReq>
 8008eba:	4603      	mov	r3, r0
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3708      	adds	r7, #8
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b082      	sub	sp, #8
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2221      	movs	r2, #33	; 0x21
 8008ed2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2220      	movs	r2, #32
 8008ed8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2207      	movs	r2, #7
 8008eea:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	2207      	movs	r2, #7
 8008ef0:	4619      	mov	r1, r3
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f001 f96b 	bl	800a1ce <USBH_CtlReq>
 8008ef8:	4603      	mov	r3, r0
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3708      	adds	r7, #8
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}

08008f02 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008f02:	b580      	push	{r7, lr}
 8008f04:	b086      	sub	sp, #24
 8008f06:	af02      	add	r7, sp, #8
 8008f08:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f10:	69db      	ldr	r3, [r3, #28]
 8008f12:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008f14:	2300      	movs	r3, #0
 8008f16:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d002      	beq.n	8008f28 <CDC_ProcessTransmission+0x26>
 8008f22:	2b02      	cmp	r3, #2
 8008f24:	d025      	beq.n	8008f72 <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 8008f26:	e060      	b.n	8008fea <CDC_ProcessTransmission+0xe8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f2c:	68fa      	ldr	r2, [r7, #12]
 8008f2e:	8b12      	ldrh	r2, [r2, #24]
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d90c      	bls.n	8008f4e <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	69d9      	ldr	r1, [r3, #28]
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	8b1a      	ldrh	r2, [r3, #24]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	7b58      	ldrb	r0, [r3, #13]
 8008f40:	2301      	movs	r3, #1
 8008f42:	9300      	str	r3, [sp, #0]
 8008f44:	4603      	mov	r3, r0
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f001 fb51 	bl	800a5ee <USBH_BulkSendData>
 8008f4c:	e00c      	b.n	8008f68 <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8008f56:	b29a      	uxth	r2, r3
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	7b58      	ldrb	r0, [r3, #13]
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	9300      	str	r3, [sp, #0]
 8008f60:	4603      	mov	r3, r0
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f001 fb43 	bl	800a5ee <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2202      	movs	r2, #2
 8008f6c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008f70:	e03b      	b.n	8008fea <CDC_ProcessTransmission+0xe8>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	7b5b      	ldrb	r3, [r3, #13]
 8008f76:	4619      	mov	r1, r3
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f001 fe65 	bl	800ac48 <USBH_LL_GetURBState>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008f82:	7afb      	ldrb	r3, [r7, #11]
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	d128      	bne.n	8008fda <CDC_ProcessTransmission+0xd8>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	8b12      	ldrh	r2, [r2, #24]
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d90e      	bls.n	8008fb2 <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f98:	68fa      	ldr	r2, [r7, #12]
 8008f9a:	8b12      	ldrh	r2, [r2, #24]
 8008f9c:	1a9a      	subs	r2, r3, r2
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	69db      	ldr	r3, [r3, #28]
 8008fa6:	68fa      	ldr	r2, [r7, #12]
 8008fa8:	8b12      	ldrh	r2, [r2, #24]
 8008faa:	441a      	add	r2, r3
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	61da      	str	r2, [r3, #28]
 8008fb0:	e002      	b.n	8008fb8 <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d004      	beq.n	8008fca <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008fc8:	e00e      	b.n	8008fe8 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 f868 	bl	80090a8 <USBH_CDC_TransmitCallback>
      break;
 8008fd8:	e006      	b.n	8008fe8 <CDC_ProcessTransmission+0xe6>
        if (URB_Status == USBH_URB_NOTREADY)
 8008fda:	7afb      	ldrb	r3, [r7, #11]
 8008fdc:	2b02      	cmp	r3, #2
 8008fde:	d103      	bne.n	8008fe8 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008fe8:	bf00      	nop
  }
}
 8008fea:	bf00      	nop
 8008fec:	3710      	adds	r7, #16
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}

08008ff2 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008ff2:	b580      	push	{r7, lr}
 8008ff4:	b086      	sub	sp, #24
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009000:	69db      	ldr	r3, [r3, #28]
 8009002:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009004:	2300      	movs	r3, #0
 8009006:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800900e:	2b03      	cmp	r3, #3
 8009010:	d002      	beq.n	8009018 <CDC_ProcessReception+0x26>
 8009012:	2b04      	cmp	r3, #4
 8009014:	d00e      	beq.n	8009034 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8009016:	e043      	b.n	80090a0 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	6a19      	ldr	r1, [r3, #32]
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	8b5a      	ldrh	r2, [r3, #26]
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	7b1b      	ldrb	r3, [r3, #12]
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f001 fb07 	bl	800a638 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	2204      	movs	r2, #4
 800902e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8009032:	e035      	b.n	80090a0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	7b1b      	ldrb	r3, [r3, #12]
 8009038:	4619      	mov	r1, r3
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f001 fe04 	bl	800ac48 <USBH_LL_GetURBState>
 8009040:	4603      	mov	r3, r0
 8009042:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009044:	7cfb      	ldrb	r3, [r7, #19]
 8009046:	2b01      	cmp	r3, #1
 8009048:	d129      	bne.n	800909e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	7b1b      	ldrb	r3, [r3, #12]
 800904e:	4619      	mov	r1, r3
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f001 fd67 	bl	800ab24 <USBH_LL_GetLastXferSize>
 8009056:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800905c:	68fa      	ldr	r2, [r7, #12]
 800905e:	429a      	cmp	r2, r3
 8009060:	d016      	beq.n	8009090 <CDC_ProcessReception+0x9e>
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	8b5b      	ldrh	r3, [r3, #26]
 8009066:	461a      	mov	r2, r3
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	4293      	cmp	r3, r2
 800906c:	d910      	bls.n	8009090 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	1ad2      	subs	r2, r2, r3
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	6a1a      	ldr	r2, [r3, #32]
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	441a      	add	r2, r3
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	2203      	movs	r2, #3
 800908a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800908e:	e006      	b.n	800909e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	2200      	movs	r2, #0
 8009094:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009098:	6878      	ldr	r0, [r7, #4]
 800909a:	f000 f80f 	bl	80090bc <USBH_CDC_ReceiveCallback>
      break;
 800909e:	bf00      	nop
  }
}
 80090a0:	bf00      	nop
 80090a2:	3718      	adds	r7, #24
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80090b0:	bf00      	nop
 80090b2:	370c      	adds	r7, #12
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr

080090bc <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80090bc:	b480      	push	{r7}
 80090be:	b083      	sub	sp, #12
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80090c4:	bf00      	nop
 80090c6:	370c      	adds	r7, #12
 80090c8:	46bd      	mov	sp, r7
 80090ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ce:	4770      	bx	lr

080090d0 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80090d0:	b480      	push	{r7}
 80090d2:	b083      	sub	sp, #12
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80090d8:	bf00      	nop
 80090da:	370c      	adds	r7, #12
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b084      	sub	sp, #16
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	60f8      	str	r0, [r7, #12]
 80090ec:	60b9      	str	r1, [r7, #8]
 80090ee:	4613      	mov	r3, r2
 80090f0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d101      	bne.n	80090fc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80090f8:	2302      	movs	r3, #2
 80090fa:	e029      	b.n	8009150 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	79fa      	ldrb	r2, [r7, #7]
 8009100:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2200      	movs	r2, #0
 8009108:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2200      	movs	r2, #0
 8009110:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8009114:	68f8      	ldr	r0, [r7, #12]
 8009116:	f000 f81f 	bl	8009158 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2200      	movs	r2, #0
 800911e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2200      	movs	r2, #0
 8009126:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2200      	movs	r2, #0
 800912e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	2200      	movs	r2, #0
 8009136:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d003      	beq.n	8009148 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	68ba      	ldr	r2, [r7, #8]
 8009144:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8009148:	68f8      	ldr	r0, [r7, #12]
 800914a:	f001 fc39 	bl	800a9c0 <USBH_LL_Init>

  return USBH_OK;
 800914e:	2300      	movs	r3, #0
}
 8009150:	4618      	mov	r0, r3
 8009152:	3710      	adds	r7, #16
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009158:	b480      	push	{r7}
 800915a:	b085      	sub	sp, #20
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009160:	2300      	movs	r3, #0
 8009162:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009164:	2300      	movs	r3, #0
 8009166:	60fb      	str	r3, [r7, #12]
 8009168:	e009      	b.n	800917e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800916a:	687a      	ldr	r2, [r7, #4]
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	33e0      	adds	r3, #224	; 0xe0
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	4413      	add	r3, r2
 8009174:	2200      	movs	r2, #0
 8009176:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	3301      	adds	r3, #1
 800917c:	60fb      	str	r3, [r7, #12]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2b0e      	cmp	r3, #14
 8009182:	d9f2      	bls.n	800916a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009184:	2300      	movs	r3, #0
 8009186:	60fb      	str	r3, [r7, #12]
 8009188:	e009      	b.n	800919e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800918a:	687a      	ldr	r2, [r7, #4]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	4413      	add	r3, r2
 8009190:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009194:	2200      	movs	r2, #0
 8009196:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	3301      	adds	r3, #1
 800919c:	60fb      	str	r3, [r7, #12]
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091a4:	d3f1      	bcc.n	800918a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2200      	movs	r2, #0
 80091aa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2201      	movs	r2, #1
 80091b6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2200      	movs	r2, #0
 80091bc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2240      	movs	r2, #64	; 0x40
 80091ca:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2200      	movs	r2, #0
 80091d6:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2201      	movs	r2, #1
 80091de:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80091f2:	2300      	movs	r3, #0
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3714      	adds	r7, #20
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr

08009200 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009200:	b480      	push	{r7}
 8009202:	b085      	sub	sp, #20
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
 8009208:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800920a:	2300      	movs	r3, #0
 800920c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d016      	beq.n	8009242 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800921a:	2b00      	cmp	r3, #0
 800921c:	d10e      	bne.n	800923c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009224:	1c59      	adds	r1, r3, #1
 8009226:	687a      	ldr	r2, [r7, #4]
 8009228:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	33de      	adds	r3, #222	; 0xde
 8009230:	6839      	ldr	r1, [r7, #0]
 8009232:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009236:	2300      	movs	r3, #0
 8009238:	73fb      	strb	r3, [r7, #15]
 800923a:	e004      	b.n	8009246 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800923c:	2302      	movs	r3, #2
 800923e:	73fb      	strb	r3, [r7, #15]
 8009240:	e001      	b.n	8009246 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009242:	2302      	movs	r3, #2
 8009244:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009246:	7bfb      	ldrb	r3, [r7, #15]
}
 8009248:	4618      	mov	r0, r3
 800924a:	3714      	adds	r7, #20
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr

08009254 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009254:	b480      	push	{r7}
 8009256:	b085      	sub	sp, #20
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	460b      	mov	r3, r1
 800925e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009260:	2300      	movs	r3, #0
 8009262:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800926a:	78fa      	ldrb	r2, [r7, #3]
 800926c:	429a      	cmp	r2, r3
 800926e:	d204      	bcs.n	800927a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	78fa      	ldrb	r2, [r7, #3]
 8009274:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8009278:	e001      	b.n	800927e <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800927a:	2302      	movs	r3, #2
 800927c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800927e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009280:	4618      	mov	r0, r3
 8009282:	3714      	adds	r7, #20
 8009284:	46bd      	mov	sp, r7
 8009286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928a:	4770      	bx	lr

0800928c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800928c:	b480      	push	{r7}
 800928e:	b087      	sub	sp, #28
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
 8009294:	4608      	mov	r0, r1
 8009296:	4611      	mov	r1, r2
 8009298:	461a      	mov	r2, r3
 800929a:	4603      	mov	r3, r0
 800929c:	70fb      	strb	r3, [r7, #3]
 800929e:	460b      	mov	r3, r1
 80092a0:	70bb      	strb	r3, [r7, #2]
 80092a2:	4613      	mov	r3, r2
 80092a4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80092a6:	2300      	movs	r3, #0
 80092a8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 80092aa:	2300      	movs	r3, #0
 80092ac:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80092b4:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80092b6:	e025      	b.n	8009304 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80092b8:	7dfb      	ldrb	r3, [r7, #23]
 80092ba:	221a      	movs	r2, #26
 80092bc:	fb02 f303 	mul.w	r3, r2, r3
 80092c0:	3308      	adds	r3, #8
 80092c2:	68fa      	ldr	r2, [r7, #12]
 80092c4:	4413      	add	r3, r2
 80092c6:	3302      	adds	r3, #2
 80092c8:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	795b      	ldrb	r3, [r3, #5]
 80092ce:	78fa      	ldrb	r2, [r7, #3]
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d002      	beq.n	80092da <USBH_FindInterface+0x4e>
 80092d4:	78fb      	ldrb	r3, [r7, #3]
 80092d6:	2bff      	cmp	r3, #255	; 0xff
 80092d8:	d111      	bne.n	80092fe <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80092de:	78ba      	ldrb	r2, [r7, #2]
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d002      	beq.n	80092ea <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80092e4:	78bb      	ldrb	r3, [r7, #2]
 80092e6:	2bff      	cmp	r3, #255	; 0xff
 80092e8:	d109      	bne.n	80092fe <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80092ee:	787a      	ldrb	r2, [r7, #1]
 80092f0:	429a      	cmp	r2, r3
 80092f2:	d002      	beq.n	80092fa <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80092f4:	787b      	ldrb	r3, [r7, #1]
 80092f6:	2bff      	cmp	r3, #255	; 0xff
 80092f8:	d101      	bne.n	80092fe <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80092fa:	7dfb      	ldrb	r3, [r7, #23]
 80092fc:	e006      	b.n	800930c <USBH_FindInterface+0x80>
    }
    if_ix++;
 80092fe:	7dfb      	ldrb	r3, [r7, #23]
 8009300:	3301      	adds	r3, #1
 8009302:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009304:	7dfb      	ldrb	r3, [r7, #23]
 8009306:	2b01      	cmp	r3, #1
 8009308:	d9d6      	bls.n	80092b8 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800930a:	23ff      	movs	r3, #255	; 0xff
}
 800930c:	4618      	mov	r0, r3
 800930e:	371c      	adds	r7, #28
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f001 fb89 	bl	800aa38 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8009326:	2101      	movs	r1, #1
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f001 fca0 	bl	800ac6e <USBH_LL_DriverVBUS>

  return USBH_OK;
 800932e:	2300      	movs	r3, #0
}
 8009330:	4618      	mov	r0, r3
 8009332:	3708      	adds	r7, #8
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}

08009338 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b088      	sub	sp, #32
 800933c:	af04      	add	r7, sp, #16
 800933e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009340:	2302      	movs	r3, #2
 8009342:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009344:	2300      	movs	r3, #0
 8009346:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800934e:	b2db      	uxtb	r3, r3
 8009350:	2b01      	cmp	r3, #1
 8009352:	d102      	bne.n	800935a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2203      	movs	r2, #3
 8009358:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	b2db      	uxtb	r3, r3
 8009360:	2b0b      	cmp	r3, #11
 8009362:	f200 81b3 	bhi.w	80096cc <USBH_Process+0x394>
 8009366:	a201      	add	r2, pc, #4	; (adr r2, 800936c <USBH_Process+0x34>)
 8009368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800936c:	0800939d 	.word	0x0800939d
 8009370:	080093cf 	.word	0x080093cf
 8009374:	08009437 	.word	0x08009437
 8009378:	08009667 	.word	0x08009667
 800937c:	080096cd 	.word	0x080096cd
 8009380:	080094db 	.word	0x080094db
 8009384:	0800960d 	.word	0x0800960d
 8009388:	08009511 	.word	0x08009511
 800938c:	08009531 	.word	0x08009531
 8009390:	08009551 	.word	0x08009551
 8009394:	0800957f 	.word	0x0800957f
 8009398:	0800964f 	.word	0x0800964f
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80093a2:	b2db      	uxtb	r3, r3
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f000 8193 	beq.w	80096d0 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2201      	movs	r2, #1
 80093ae:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80093b0:	20c8      	movs	r0, #200	; 0xc8
 80093b2:	f001 fca6 	bl	800ad02 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f001 fb99 	bl	800aaee <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2200      	movs	r2, #0
 80093c0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2200      	movs	r2, #0
 80093c8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80093cc:	e180      	b.n	80096d0 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	d107      	bne.n	80093e8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2200      	movs	r2, #0
 80093dc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2202      	movs	r2, #2
 80093e4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80093e6:	e182      	b.n	80096ee <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80093ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80093f2:	d914      	bls.n	800941e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80093fa:	3301      	adds	r3, #1
 80093fc:	b2da      	uxtb	r2, r3
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800940a:	2b03      	cmp	r3, #3
 800940c:	d903      	bls.n	8009416 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	220d      	movs	r2, #13
 8009412:	701a      	strb	r2, [r3, #0]
      break;
 8009414:	e16b      	b.n	80096ee <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2200      	movs	r2, #0
 800941a:	701a      	strb	r2, [r3, #0]
      break;
 800941c:	e167      	b.n	80096ee <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009424:	f103 020a 	add.w	r2, r3, #10
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800942e:	200a      	movs	r0, #10
 8009430:	f001 fc67 	bl	800ad02 <USBH_Delay>
      break;
 8009434:	e15b      	b.n	80096ee <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800943c:	2b00      	cmp	r3, #0
 800943e:	d005      	beq.n	800944c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009446:	2104      	movs	r1, #4
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800944c:	2064      	movs	r0, #100	; 0x64
 800944e:	f001 fc58 	bl	800ad02 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f001 fb26 	bl	800aaa4 <USBH_LL_GetSpeed>
 8009458:	4603      	mov	r3, r0
 800945a:	461a      	mov	r2, r3
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2205      	movs	r2, #5
 8009466:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009468:	2100      	movs	r1, #0
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f001 f931 	bl	800a6d2 <USBH_AllocPipe>
 8009470:	4603      	mov	r3, r0
 8009472:	461a      	mov	r2, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009478:	2180      	movs	r1, #128	; 0x80
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f001 f929 	bl	800a6d2 <USBH_AllocPipe>
 8009480:	4603      	mov	r3, r0
 8009482:	461a      	mov	r2, r3
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	7919      	ldrb	r1, [r3, #4]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009498:	687a      	ldr	r2, [r7, #4]
 800949a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800949c:	b292      	uxth	r2, r2
 800949e:	9202      	str	r2, [sp, #8]
 80094a0:	2200      	movs	r2, #0
 80094a2:	9201      	str	r2, [sp, #4]
 80094a4:	9300      	str	r3, [sp, #0]
 80094a6:	4603      	mov	r3, r0
 80094a8:	2280      	movs	r2, #128	; 0x80
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f001 f8e2 	bl	800a674 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	7959      	ldrb	r1, [r3, #5]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80094c0:	687a      	ldr	r2, [r7, #4]
 80094c2:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80094c4:	b292      	uxth	r2, r2
 80094c6:	9202      	str	r2, [sp, #8]
 80094c8:	2200      	movs	r2, #0
 80094ca:	9201      	str	r2, [sp, #4]
 80094cc:	9300      	str	r3, [sp, #0]
 80094ce:	4603      	mov	r3, r0
 80094d0:	2200      	movs	r2, #0
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	f001 f8ce 	bl	800a674 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80094d8:	e109      	b.n	80096ee <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f000 f90c 	bl	80096f8 <USBH_HandleEnum>
 80094e0:	4603      	mov	r3, r0
 80094e2:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80094e4:	7bbb      	ldrb	r3, [r7, #14]
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	f040 80f3 	bne.w	80096d4 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2200      	movs	r2, #0
 80094f2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	d103      	bne.n	8009508 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2208      	movs	r2, #8
 8009504:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009506:	e0e5      	b.n	80096d4 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2207      	movs	r2, #7
 800950c:	701a      	strb	r2, [r3, #0]
      break;
 800950e:	e0e1      	b.n	80096d4 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009516:	2b00      	cmp	r3, #0
 8009518:	f000 80de 	beq.w	80096d8 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009522:	2101      	movs	r1, #1
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2208      	movs	r2, #8
 800952c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800952e:	e0d3      	b.n	80096d8 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8009536:	b29b      	uxth	r3, r3
 8009538:	4619      	mov	r1, r3
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f000 fc20 	bl	8009d80 <USBH_SetCfg>
 8009540:	4603      	mov	r3, r0
 8009542:	2b00      	cmp	r3, #0
 8009544:	f040 80ca 	bne.w	80096dc <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2209      	movs	r2, #9
 800954c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800954e:	e0c5      	b.n	80096dc <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8009556:	f003 0320 	and.w	r3, r3, #32
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00b      	beq.n	8009576 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800955e:	2101      	movs	r1, #1
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f000 fc30 	bl	8009dc6 <USBH_SetFeature>
 8009566:	4603      	mov	r3, r0
 8009568:	2b00      	cmp	r3, #0
 800956a:	f040 80b9 	bne.w	80096e0 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	220a      	movs	r2, #10
 8009572:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009574:	e0b4      	b.n	80096e0 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	220a      	movs	r2, #10
 800957a:	701a      	strb	r2, [r3, #0]
      break;
 800957c:	e0b0      	b.n	80096e0 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009584:	2b00      	cmp	r3, #0
 8009586:	f000 80ad 	beq.w	80096e4 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2200      	movs	r2, #0
 800958e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009592:	2300      	movs	r3, #0
 8009594:	73fb      	strb	r3, [r7, #15]
 8009596:	e016      	b.n	80095c6 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009598:	7bfa      	ldrb	r2, [r7, #15]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	32de      	adds	r2, #222	; 0xde
 800959e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095a2:	791a      	ldrb	r2, [r3, #4]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d108      	bne.n	80095c0 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 80095ae:	7bfa      	ldrb	r2, [r7, #15]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	32de      	adds	r2, #222	; 0xde
 80095b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 80095be:	e005      	b.n	80095cc <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80095c0:	7bfb      	ldrb	r3, [r7, #15]
 80095c2:	3301      	adds	r3, #1
 80095c4:	73fb      	strb	r3, [r7, #15]
 80095c6:	7bfb      	ldrb	r3, [r7, #15]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d0e5      	beq.n	8009598 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d016      	beq.n	8009604 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80095dc:	689b      	ldr	r3, [r3, #8]
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	4798      	blx	r3
 80095e2:	4603      	mov	r3, r0
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d109      	bne.n	80095fc <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2206      	movs	r2, #6
 80095ec:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80095f4:	2103      	movs	r1, #3
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80095fa:	e073      	b.n	80096e4 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	220d      	movs	r2, #13
 8009600:	701a      	strb	r2, [r3, #0]
      break;
 8009602:	e06f      	b.n	80096e4 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	220d      	movs	r2, #13
 8009608:	701a      	strb	r2, [r3, #0]
      break;
 800960a:	e06b      	b.n	80096e4 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009612:	2b00      	cmp	r3, #0
 8009614:	d017      	beq.n	8009646 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800961c:	691b      	ldr	r3, [r3, #16]
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	4798      	blx	r3
 8009622:	4603      	mov	r3, r0
 8009624:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009626:	7bbb      	ldrb	r3, [r7, #14]
 8009628:	b2db      	uxtb	r3, r3
 800962a:	2b00      	cmp	r3, #0
 800962c:	d103      	bne.n	8009636 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	220b      	movs	r2, #11
 8009632:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009634:	e058      	b.n	80096e8 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 8009636:	7bbb      	ldrb	r3, [r7, #14]
 8009638:	b2db      	uxtb	r3, r3
 800963a:	2b02      	cmp	r3, #2
 800963c:	d154      	bne.n	80096e8 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	220d      	movs	r2, #13
 8009642:	701a      	strb	r2, [r3, #0]
      break;
 8009644:	e050      	b.n	80096e8 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	220d      	movs	r2, #13
 800964a:	701a      	strb	r2, [r3, #0]
      break;
 800964c:	e04c      	b.n	80096e8 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009654:	2b00      	cmp	r3, #0
 8009656:	d049      	beq.n	80096ec <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800965e:	695b      	ldr	r3, [r3, #20]
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	4798      	blx	r3
      }
      break;
 8009664:	e042      	b.n	80096ec <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f7ff fd72 	bl	8009158 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800967a:	2b00      	cmp	r3, #0
 800967c:	d009      	beq.n	8009692 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009684:	68db      	ldr	r3, [r3, #12]
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009698:	2b00      	cmp	r3, #0
 800969a:	d005      	beq.n	80096a8 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80096a2:	2105      	movs	r1, #5
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d107      	bne.n	80096c4 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2200      	movs	r2, #0
 80096b8:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f7ff fe2b 	bl	8009318 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80096c2:	e014      	b.n	80096ee <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f001 f9b7 	bl	800aa38 <USBH_LL_Start>
      break;
 80096ca:	e010      	b.n	80096ee <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 80096cc:	bf00      	nop
 80096ce:	e00e      	b.n	80096ee <USBH_Process+0x3b6>
      break;
 80096d0:	bf00      	nop
 80096d2:	e00c      	b.n	80096ee <USBH_Process+0x3b6>
      break;
 80096d4:	bf00      	nop
 80096d6:	e00a      	b.n	80096ee <USBH_Process+0x3b6>
    break;
 80096d8:	bf00      	nop
 80096da:	e008      	b.n	80096ee <USBH_Process+0x3b6>
      break;
 80096dc:	bf00      	nop
 80096de:	e006      	b.n	80096ee <USBH_Process+0x3b6>
      break;
 80096e0:	bf00      	nop
 80096e2:	e004      	b.n	80096ee <USBH_Process+0x3b6>
      break;
 80096e4:	bf00      	nop
 80096e6:	e002      	b.n	80096ee <USBH_Process+0x3b6>
      break;
 80096e8:	bf00      	nop
 80096ea:	e000      	b.n	80096ee <USBH_Process+0x3b6>
      break;
 80096ec:	bf00      	nop
  }
  return USBH_OK;
 80096ee:	2300      	movs	r3, #0
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3710      	adds	r7, #16
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}

080096f8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b088      	sub	sp, #32
 80096fc:	af04      	add	r7, sp, #16
 80096fe:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009700:	2301      	movs	r3, #1
 8009702:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009704:	2301      	movs	r3, #1
 8009706:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	785b      	ldrb	r3, [r3, #1]
 800970c:	2b07      	cmp	r3, #7
 800970e:	f200 81c1 	bhi.w	8009a94 <USBH_HandleEnum+0x39c>
 8009712:	a201      	add	r2, pc, #4	; (adr r2, 8009718 <USBH_HandleEnum+0x20>)
 8009714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009718:	08009739 	.word	0x08009739
 800971c:	080097f7 	.word	0x080097f7
 8009720:	08009861 	.word	0x08009861
 8009724:	080098ef 	.word	0x080098ef
 8009728:	08009959 	.word	0x08009959
 800972c:	080099c9 	.word	0x080099c9
 8009730:	08009a0f 	.word	0x08009a0f
 8009734:	08009a55 	.word	0x08009a55
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009738:	2108      	movs	r1, #8
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 fa50 	bl	8009be0 <USBH_Get_DevDesc>
 8009740:	4603      	mov	r3, r0
 8009742:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009744:	7bbb      	ldrb	r3, [r7, #14]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d130      	bne.n	80097ac <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2201      	movs	r2, #1
 8009758:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	7919      	ldrb	r1, [r3, #4]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800976e:	b292      	uxth	r2, r2
 8009770:	9202      	str	r2, [sp, #8]
 8009772:	2200      	movs	r2, #0
 8009774:	9201      	str	r2, [sp, #4]
 8009776:	9300      	str	r3, [sp, #0]
 8009778:	4603      	mov	r3, r0
 800977a:	2280      	movs	r2, #128	; 0x80
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 ff79 	bl	800a674 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	7959      	ldrb	r1, [r3, #5]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009792:	687a      	ldr	r2, [r7, #4]
 8009794:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009796:	b292      	uxth	r2, r2
 8009798:	9202      	str	r2, [sp, #8]
 800979a:	2200      	movs	r2, #0
 800979c:	9201      	str	r2, [sp, #4]
 800979e:	9300      	str	r3, [sp, #0]
 80097a0:	4603      	mov	r3, r0
 80097a2:	2200      	movs	r2, #0
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f000 ff65 	bl	800a674 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80097aa:	e175      	b.n	8009a98 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80097ac:	7bbb      	ldrb	r3, [r7, #14]
 80097ae:	2b03      	cmp	r3, #3
 80097b0:	f040 8172 	bne.w	8009a98 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80097ba:	3301      	adds	r3, #1
 80097bc:	b2da      	uxtb	r2, r3
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80097ca:	2b03      	cmp	r3, #3
 80097cc:	d903      	bls.n	80097d6 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	220d      	movs	r2, #13
 80097d2:	701a      	strb	r2, [r3, #0]
      break;
 80097d4:	e160      	b.n	8009a98 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	795b      	ldrb	r3, [r3, #5]
 80097da:	4619      	mov	r1, r3
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f000 ff99 	bl	800a714 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	791b      	ldrb	r3, [r3, #4]
 80097e6:	4619      	mov	r1, r3
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f000 ff93 	bl	800a714 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2200      	movs	r2, #0
 80097f2:	701a      	strb	r2, [r3, #0]
      break;
 80097f4:	e150      	b.n	8009a98 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80097f6:	2112      	movs	r1, #18
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f000 f9f1 	bl	8009be0 <USBH_Get_DevDesc>
 80097fe:	4603      	mov	r3, r0
 8009800:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009802:	7bbb      	ldrb	r3, [r7, #14]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d103      	bne.n	8009810 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2202      	movs	r2, #2
 800980c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800980e:	e145      	b.n	8009a9c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009810:	7bbb      	ldrb	r3, [r7, #14]
 8009812:	2b03      	cmp	r3, #3
 8009814:	f040 8142 	bne.w	8009a9c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800981e:	3301      	adds	r3, #1
 8009820:	b2da      	uxtb	r2, r3
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800982e:	2b03      	cmp	r3, #3
 8009830:	d903      	bls.n	800983a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	220d      	movs	r2, #13
 8009836:	701a      	strb	r2, [r3, #0]
      break;
 8009838:	e130      	b.n	8009a9c <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	795b      	ldrb	r3, [r3, #5]
 800983e:	4619      	mov	r1, r3
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f000 ff67 	bl	800a714 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	791b      	ldrb	r3, [r3, #4]
 800984a:	4619      	mov	r1, r3
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f000 ff61 	bl	800a714 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2200      	movs	r2, #0
 8009856:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2200      	movs	r2, #0
 800985c:	701a      	strb	r2, [r3, #0]
      break;
 800985e:	e11d      	b.n	8009a9c <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009860:	2101      	movs	r1, #1
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f000 fa68 	bl	8009d38 <USBH_SetAddress>
 8009868:	4603      	mov	r3, r0
 800986a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800986c:	7bbb      	ldrb	r3, [r7, #14]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d132      	bne.n	80098d8 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8009872:	2002      	movs	r0, #2
 8009874:	f001 fa45 	bl	800ad02 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2201      	movs	r2, #1
 800987c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2203      	movs	r2, #3
 8009884:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	7919      	ldrb	r1, [r3, #4]
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009896:	687a      	ldr	r2, [r7, #4]
 8009898:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800989a:	b292      	uxth	r2, r2
 800989c:	9202      	str	r2, [sp, #8]
 800989e:	2200      	movs	r2, #0
 80098a0:	9201      	str	r2, [sp, #4]
 80098a2:	9300      	str	r3, [sp, #0]
 80098a4:	4603      	mov	r3, r0
 80098a6:	2280      	movs	r2, #128	; 0x80
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f000 fee3 	bl	800a674 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	7959      	ldrb	r1, [r3, #5]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80098c2:	b292      	uxth	r2, r2
 80098c4:	9202      	str	r2, [sp, #8]
 80098c6:	2200      	movs	r2, #0
 80098c8:	9201      	str	r2, [sp, #4]
 80098ca:	9300      	str	r3, [sp, #0]
 80098cc:	4603      	mov	r3, r0
 80098ce:	2200      	movs	r2, #0
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f000 fecf 	bl	800a674 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80098d6:	e0e3      	b.n	8009aa0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80098d8:	7bbb      	ldrb	r3, [r7, #14]
 80098da:	2b03      	cmp	r3, #3
 80098dc:	f040 80e0 	bne.w	8009aa0 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	220d      	movs	r2, #13
 80098e4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2200      	movs	r2, #0
 80098ea:	705a      	strb	r2, [r3, #1]
      break;
 80098ec:	e0d8      	b.n	8009aa0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80098ee:	2109      	movs	r1, #9
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 f99d 	bl	8009c30 <USBH_Get_CfgDesc>
 80098f6:	4603      	mov	r3, r0
 80098f8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80098fa:	7bbb      	ldrb	r3, [r7, #14]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d103      	bne.n	8009908 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2204      	movs	r2, #4
 8009904:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009906:	e0cd      	b.n	8009aa4 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009908:	7bbb      	ldrb	r3, [r7, #14]
 800990a:	2b03      	cmp	r3, #3
 800990c:	f040 80ca 	bne.w	8009aa4 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009916:	3301      	adds	r3, #1
 8009918:	b2da      	uxtb	r2, r3
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009926:	2b03      	cmp	r3, #3
 8009928:	d903      	bls.n	8009932 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	220d      	movs	r2, #13
 800992e:	701a      	strb	r2, [r3, #0]
      break;
 8009930:	e0b8      	b.n	8009aa4 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	795b      	ldrb	r3, [r3, #5]
 8009936:	4619      	mov	r1, r3
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 feeb 	bl	800a714 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	791b      	ldrb	r3, [r3, #4]
 8009942:	4619      	mov	r1, r3
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 fee5 	bl	800a714 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	701a      	strb	r2, [r3, #0]
      break;
 8009956:	e0a5      	b.n	8009aa4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800995e:	4619      	mov	r1, r3
 8009960:	6878      	ldr	r0, [r7, #4]
 8009962:	f000 f965 	bl	8009c30 <USBH_Get_CfgDesc>
 8009966:	4603      	mov	r3, r0
 8009968:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800996a:	7bbb      	ldrb	r3, [r7, #14]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d103      	bne.n	8009978 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2205      	movs	r2, #5
 8009974:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009976:	e097      	b.n	8009aa8 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009978:	7bbb      	ldrb	r3, [r7, #14]
 800997a:	2b03      	cmp	r3, #3
 800997c:	f040 8094 	bne.w	8009aa8 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009986:	3301      	adds	r3, #1
 8009988:	b2da      	uxtb	r2, r3
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009996:	2b03      	cmp	r3, #3
 8009998:	d903      	bls.n	80099a2 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	220d      	movs	r2, #13
 800999e:	701a      	strb	r2, [r3, #0]
      break;
 80099a0:	e082      	b.n	8009aa8 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	795b      	ldrb	r3, [r3, #5]
 80099a6:	4619      	mov	r1, r3
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 feb3 	bl	800a714 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	791b      	ldrb	r3, [r3, #4]
 80099b2:	4619      	mov	r1, r3
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f000 fead 	bl	800a714 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2200      	movs	r2, #0
 80099be:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2200      	movs	r2, #0
 80099c4:	701a      	strb	r2, [r3, #0]
      break;
 80099c6:	e06f      	b.n	8009aa8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d019      	beq.n	8009a06 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80099de:	23ff      	movs	r3, #255	; 0xff
 80099e0:	6878      	ldr	r0, [r7, #4]
 80099e2:	f000 f949 	bl	8009c78 <USBH_Get_StringDesc>
 80099e6:	4603      	mov	r3, r0
 80099e8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80099ea:	7bbb      	ldrb	r3, [r7, #14]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d103      	bne.n	80099f8 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2206      	movs	r2, #6
 80099f4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80099f6:	e059      	b.n	8009aac <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80099f8:	7bbb      	ldrb	r3, [r7, #14]
 80099fa:	2b03      	cmp	r3, #3
 80099fc:	d156      	bne.n	8009aac <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2206      	movs	r2, #6
 8009a02:	705a      	strb	r2, [r3, #1]
      break;
 8009a04:	e052      	b.n	8009aac <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2206      	movs	r2, #6
 8009a0a:	705a      	strb	r2, [r3, #1]
      break;
 8009a0c:	e04e      	b.n	8009aac <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d019      	beq.n	8009a4c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009a24:	23ff      	movs	r3, #255	; 0xff
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f000 f926 	bl	8009c78 <USBH_Get_StringDesc>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009a30:	7bbb      	ldrb	r3, [r7, #14]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d103      	bne.n	8009a3e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2207      	movs	r2, #7
 8009a3a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009a3c:	e038      	b.n	8009ab0 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009a3e:	7bbb      	ldrb	r3, [r7, #14]
 8009a40:	2b03      	cmp	r3, #3
 8009a42:	d135      	bne.n	8009ab0 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2207      	movs	r2, #7
 8009a48:	705a      	strb	r2, [r3, #1]
      break;
 8009a4a:	e031      	b.n	8009ab0 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2207      	movs	r2, #7
 8009a50:	705a      	strb	r2, [r3, #1]
      break;
 8009a52:	e02d      	b.n	8009ab0 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d017      	beq.n	8009a8e <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009a6a:	23ff      	movs	r3, #255	; 0xff
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f000 f903 	bl	8009c78 <USBH_Get_StringDesc>
 8009a72:	4603      	mov	r3, r0
 8009a74:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009a76:	7bbb      	ldrb	r3, [r7, #14]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d102      	bne.n	8009a82 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009a80:	e018      	b.n	8009ab4 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009a82:	7bbb      	ldrb	r3, [r7, #14]
 8009a84:	2b03      	cmp	r3, #3
 8009a86:	d115      	bne.n	8009ab4 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	73fb      	strb	r3, [r7, #15]
      break;
 8009a8c:	e012      	b.n	8009ab4 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	73fb      	strb	r3, [r7, #15]
      break;
 8009a92:	e00f      	b.n	8009ab4 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8009a94:	bf00      	nop
 8009a96:	e00e      	b.n	8009ab6 <USBH_HandleEnum+0x3be>
      break;
 8009a98:	bf00      	nop
 8009a9a:	e00c      	b.n	8009ab6 <USBH_HandleEnum+0x3be>
      break;
 8009a9c:	bf00      	nop
 8009a9e:	e00a      	b.n	8009ab6 <USBH_HandleEnum+0x3be>
      break;
 8009aa0:	bf00      	nop
 8009aa2:	e008      	b.n	8009ab6 <USBH_HandleEnum+0x3be>
      break;
 8009aa4:	bf00      	nop
 8009aa6:	e006      	b.n	8009ab6 <USBH_HandleEnum+0x3be>
      break;
 8009aa8:	bf00      	nop
 8009aaa:	e004      	b.n	8009ab6 <USBH_HandleEnum+0x3be>
      break;
 8009aac:	bf00      	nop
 8009aae:	e002      	b.n	8009ab6 <USBH_HandleEnum+0x3be>
      break;
 8009ab0:	bf00      	nop
 8009ab2:	e000      	b.n	8009ab6 <USBH_HandleEnum+0x3be>
      break;
 8009ab4:	bf00      	nop
  }
  return Status;
 8009ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3710      	adds	r7, #16
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009ac0:	b480      	push	{r7}
 8009ac2:	b083      	sub	sp, #12
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	683a      	ldr	r2, [r7, #0]
 8009ace:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8009ad2:	bf00      	nop
 8009ad4:	370c      	adds	r7, #12
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009adc:	4770      	bx	lr

08009ade <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009ade:	b580      	push	{r7, lr}
 8009ae0:	b082      	sub	sp, #8
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009aec:	1c5a      	adds	r2, r3, #1
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f000 f804 	bl	8009b02 <USBH_HandleSof>
}
 8009afa:	bf00      	nop
 8009afc:	3708      	adds	r7, #8
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}

08009b02 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009b02:	b580      	push	{r7, lr}
 8009b04:	b082      	sub	sp, #8
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	781b      	ldrb	r3, [r3, #0]
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	2b0b      	cmp	r3, #11
 8009b12:	d10a      	bne.n	8009b2a <USBH_HandleSof+0x28>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d005      	beq.n	8009b2a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009b24:	699b      	ldr	r3, [r3, #24]
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	4798      	blx	r3
  }
}
 8009b2a:	bf00      	nop
 8009b2c:	3708      	adds	r7, #8
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	bd80      	pop	{r7, pc}

08009b32 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009b32:	b480      	push	{r7}
 8009b34:	b083      	sub	sp, #12
 8009b36:	af00      	add	r7, sp, #0
 8009b38:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8009b42:	bf00      	nop
}
 8009b44:	370c      	adds	r7, #12
 8009b46:	46bd      	mov	sp, r7
 8009b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4c:	4770      	bx	lr

08009b4e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009b4e:	b480      	push	{r7}
 8009b50:	b083      	sub	sp, #12
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8009b5e:	bf00      	nop
}
 8009b60:	370c      	adds	r7, #12
 8009b62:	46bd      	mov	sp, r7
 8009b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b68:	4770      	bx	lr

08009b6a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009b6a:	b480      	push	{r7}
 8009b6c:	b083      	sub	sp, #12
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2201      	movs	r2, #1
 8009b76:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2200      	movs	r2, #0
 8009b86:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8009b8a:	2300      	movs	r3, #0
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	370c      	adds	r7, #12
 8009b90:	46bd      	mov	sp, r7
 8009b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b96:	4770      	bx	lr

08009b98 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2200      	movs	r2, #0
 8009bac:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f000 ff58 	bl	800aa6e <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	791b      	ldrb	r3, [r3, #4]
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f000 fda5 	bl	800a714 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	795b      	ldrb	r3, [r3, #5]
 8009bce:	4619      	mov	r1, r3
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f000 fd9f 	bl	800a714 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8009bd6:	2300      	movs	r3, #0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3708      	adds	r7, #8
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b086      	sub	sp, #24
 8009be4:	af02      	add	r7, sp, #8
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	460b      	mov	r3, r1
 8009bea:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8009bf2:	78fb      	ldrb	r3, [r7, #3]
 8009bf4:	b29b      	uxth	r3, r3
 8009bf6:	9300      	str	r3, [sp, #0]
 8009bf8:	4613      	mov	r3, r2
 8009bfa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009bfe:	2100      	movs	r1, #0
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 f864 	bl	8009cce <USBH_GetDescriptor>
 8009c06:	4603      	mov	r3, r0
 8009c08:	73fb      	strb	r3, [r7, #15]
 8009c0a:	7bfb      	ldrb	r3, [r7, #15]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d10a      	bne.n	8009c26 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f203 3026 	addw	r0, r3, #806	; 0x326
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009c1c:	78fa      	ldrb	r2, [r7, #3]
 8009c1e:	b292      	uxth	r2, r2
 8009c20:	4619      	mov	r1, r3
 8009c22:	f000 f918 	bl	8009e56 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8009c26:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3710      	adds	r7, #16
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}

08009c30 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b086      	sub	sp, #24
 8009c34:	af02      	add	r7, sp, #8
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	460b      	mov	r3, r1
 8009c3a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	331c      	adds	r3, #28
 8009c40:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009c42:	887b      	ldrh	r3, [r7, #2]
 8009c44:	9300      	str	r3, [sp, #0]
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009c4c:	2100      	movs	r1, #0
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f000 f83d 	bl	8009cce <USBH_GetDescriptor>
 8009c54:	4603      	mov	r3, r0
 8009c56:	72fb      	strb	r3, [r7, #11]
 8009c58:	7afb      	ldrb	r3, [r7, #11]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d107      	bne.n	8009c6e <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009c64:	887a      	ldrh	r2, [r7, #2]
 8009c66:	68f9      	ldr	r1, [r7, #12]
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f000 f964 	bl	8009f36 <USBH_ParseCfgDesc>
  }

  return status;
 8009c6e:	7afb      	ldrb	r3, [r7, #11]
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3710      	adds	r7, #16
 8009c74:	46bd      	mov	sp, r7
 8009c76:	bd80      	pop	{r7, pc}

08009c78 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b088      	sub	sp, #32
 8009c7c:	af02      	add	r7, sp, #8
 8009c7e:	60f8      	str	r0, [r7, #12]
 8009c80:	607a      	str	r2, [r7, #4]
 8009c82:	461a      	mov	r2, r3
 8009c84:	460b      	mov	r3, r1
 8009c86:	72fb      	strb	r3, [r7, #11]
 8009c88:	4613      	mov	r3, r2
 8009c8a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8009c8c:	7afb      	ldrb	r3, [r7, #11]
 8009c8e:	b29b      	uxth	r3, r3
 8009c90:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009c94:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8009c9c:	893b      	ldrh	r3, [r7, #8]
 8009c9e:	9300      	str	r3, [sp, #0]
 8009ca0:	460b      	mov	r3, r1
 8009ca2:	2100      	movs	r1, #0
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f000 f812 	bl	8009cce <USBH_GetDescriptor>
 8009caa:	4603      	mov	r3, r0
 8009cac:	75fb      	strb	r3, [r7, #23]
 8009cae:	7dfb      	ldrb	r3, [r7, #23]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d107      	bne.n	8009cc4 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009cba:	893a      	ldrh	r2, [r7, #8]
 8009cbc:	6879      	ldr	r1, [r7, #4]
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f000 fa37 	bl	800a132 <USBH_ParseStringDesc>
  }

  return status;
 8009cc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	3718      	adds	r7, #24
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}

08009cce <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8009cce:	b580      	push	{r7, lr}
 8009cd0:	b084      	sub	sp, #16
 8009cd2:	af00      	add	r7, sp, #0
 8009cd4:	60f8      	str	r0, [r7, #12]
 8009cd6:	607b      	str	r3, [r7, #4]
 8009cd8:	460b      	mov	r3, r1
 8009cda:	72fb      	strb	r3, [r7, #11]
 8009cdc:	4613      	mov	r3, r2
 8009cde:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	789b      	ldrb	r3, [r3, #2]
 8009ce4:	2b01      	cmp	r3, #1
 8009ce6:	d11c      	bne.n	8009d22 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009ce8:	7afb      	ldrb	r3, [r7, #11]
 8009cea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009cee:	b2da      	uxtb	r2, r3
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	2206      	movs	r2, #6
 8009cf8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	893a      	ldrh	r2, [r7, #8]
 8009cfe:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009d00:	893b      	ldrh	r3, [r7, #8]
 8009d02:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009d06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009d0a:	d104      	bne.n	8009d16 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f240 4209 	movw	r2, #1033	; 0x409
 8009d12:	829a      	strh	r2, [r3, #20]
 8009d14:	e002      	b.n	8009d1c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	8b3a      	ldrh	r2, [r7, #24]
 8009d20:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009d22:	8b3b      	ldrh	r3, [r7, #24]
 8009d24:	461a      	mov	r2, r3
 8009d26:	6879      	ldr	r1, [r7, #4]
 8009d28:	68f8      	ldr	r0, [r7, #12]
 8009d2a:	f000 fa50 	bl	800a1ce <USBH_CtlReq>
 8009d2e:	4603      	mov	r3, r0
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3710      	adds	r7, #16
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b082      	sub	sp, #8
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
 8009d40:	460b      	mov	r3, r1
 8009d42:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	789b      	ldrb	r3, [r3, #2]
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d10f      	bne.n	8009d6c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2205      	movs	r2, #5
 8009d56:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009d58:	78fb      	ldrb	r3, [r7, #3]
 8009d5a:	b29a      	uxth	r2, r3
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	2100      	movs	r1, #0
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f000 fa2c 	bl	800a1ce <USBH_CtlReq>
 8009d76:	4603      	mov	r3, r0
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3708      	adds	r7, #8
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}

08009d80 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	460b      	mov	r3, r1
 8009d8a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	789b      	ldrb	r3, [r3, #2]
 8009d90:	2b01      	cmp	r3, #1
 8009d92:	d10e      	bne.n	8009db2 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2200      	movs	r2, #0
 8009d98:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2209      	movs	r2, #9
 8009d9e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	887a      	ldrh	r2, [r7, #2]
 8009da4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2200      	movs	r2, #0
 8009db0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009db2:	2200      	movs	r2, #0
 8009db4:	2100      	movs	r1, #0
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f000 fa09 	bl	800a1ce <USBH_CtlReq>
 8009dbc:	4603      	mov	r3, r0
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3708      	adds	r7, #8
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}

08009dc6 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009dc6:	b580      	push	{r7, lr}
 8009dc8:	b082      	sub	sp, #8
 8009dca:	af00      	add	r7, sp, #0
 8009dcc:	6078      	str	r0, [r7, #4]
 8009dce:	460b      	mov	r3, r1
 8009dd0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	789b      	ldrb	r3, [r3, #2]
 8009dd6:	2b01      	cmp	r3, #1
 8009dd8:	d10f      	bne.n	8009dfa <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2203      	movs	r2, #3
 8009de4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009de6:	78fb      	ldrb	r3, [r7, #3]
 8009de8:	b29a      	uxth	r2, r3
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2200      	movs	r2, #0
 8009df8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	2100      	movs	r1, #0
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f000 f9e5 	bl	800a1ce <USBH_CtlReq>
 8009e04:	4603      	mov	r3, r0
}
 8009e06:	4618      	mov	r0, r3
 8009e08:	3708      	adds	r7, #8
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}

08009e0e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009e0e:	b580      	push	{r7, lr}
 8009e10:	b082      	sub	sp, #8
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	6078      	str	r0, [r7, #4]
 8009e16:	460b      	mov	r3, r1
 8009e18:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	789b      	ldrb	r3, [r3, #2]
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	d10f      	bne.n	8009e42 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2202      	movs	r2, #2
 8009e26:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009e34:	78fb      	ldrb	r3, [r7, #3]
 8009e36:	b29a      	uxth	r2, r3
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8009e42:	2200      	movs	r2, #0
 8009e44:	2100      	movs	r1, #0
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f000 f9c1 	bl	800a1ce <USBH_CtlReq>
 8009e4c:	4603      	mov	r3, r0
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3708      	adds	r7, #8
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}

08009e56 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8009e56:	b480      	push	{r7}
 8009e58:	b085      	sub	sp, #20
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	60f8      	str	r0, [r7, #12]
 8009e5e:	60b9      	str	r1, [r7, #8]
 8009e60:	4613      	mov	r3, r2
 8009e62:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	781a      	ldrb	r2, [r3, #0]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	785a      	ldrb	r2, [r3, #1]
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	3302      	adds	r3, #2
 8009e78:	781b      	ldrb	r3, [r3, #0]
 8009e7a:	b29a      	uxth	r2, r3
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	3303      	adds	r3, #3
 8009e80:	781b      	ldrb	r3, [r3, #0]
 8009e82:	b29b      	uxth	r3, r3
 8009e84:	021b      	lsls	r3, r3, #8
 8009e86:	b29b      	uxth	r3, r3
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	b29a      	uxth	r2, r3
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	791a      	ldrb	r2, [r3, #4]
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	795a      	ldrb	r2, [r3, #5]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	799a      	ldrb	r2, [r3, #6]
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	79da      	ldrb	r2, [r3, #7]
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8009eb0:	88fb      	ldrh	r3, [r7, #6]
 8009eb2:	2b08      	cmp	r3, #8
 8009eb4:	d939      	bls.n	8009f2a <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	3308      	adds	r3, #8
 8009eba:	781b      	ldrb	r3, [r3, #0]
 8009ebc:	b29a      	uxth	r2, r3
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	3309      	adds	r3, #9
 8009ec2:	781b      	ldrb	r3, [r3, #0]
 8009ec4:	b29b      	uxth	r3, r3
 8009ec6:	021b      	lsls	r3, r3, #8
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	4313      	orrs	r3, r2
 8009ecc:	b29a      	uxth	r2, r3
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	330a      	adds	r3, #10
 8009ed6:	781b      	ldrb	r3, [r3, #0]
 8009ed8:	b29a      	uxth	r2, r3
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	330b      	adds	r3, #11
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	b29b      	uxth	r3, r3
 8009ee2:	021b      	lsls	r3, r3, #8
 8009ee4:	b29b      	uxth	r3, r3
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	b29a      	uxth	r2, r3
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	330c      	adds	r3, #12
 8009ef2:	781b      	ldrb	r3, [r3, #0]
 8009ef4:	b29a      	uxth	r2, r3
 8009ef6:	68bb      	ldr	r3, [r7, #8]
 8009ef8:	330d      	adds	r3, #13
 8009efa:	781b      	ldrb	r3, [r3, #0]
 8009efc:	b29b      	uxth	r3, r3
 8009efe:	021b      	lsls	r3, r3, #8
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	4313      	orrs	r3, r2
 8009f04:	b29a      	uxth	r2, r3
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	7b9a      	ldrb	r2, [r3, #14]
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	7bda      	ldrb	r2, [r3, #15]
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	7c1a      	ldrb	r2, [r3, #16]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	7c5a      	ldrb	r2, [r3, #17]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	745a      	strb	r2, [r3, #17]
  }
}
 8009f2a:	bf00      	nop
 8009f2c:	3714      	adds	r7, #20
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f34:	4770      	bx	lr

08009f36 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8009f36:	b580      	push	{r7, lr}
 8009f38:	b08a      	sub	sp, #40	; 0x28
 8009f3a:	af00      	add	r7, sp, #0
 8009f3c:	60f8      	str	r0, [r7, #12]
 8009f3e:	60b9      	str	r1, [r7, #8]
 8009f40:	4613      	mov	r3, r2
 8009f42:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009f48:	2300      	movs	r3, #0
 8009f4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	781a      	ldrb	r2, [r3, #0]
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	785a      	ldrb	r2, [r3, #1]
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	3302      	adds	r3, #2
 8009f6c:	781b      	ldrb	r3, [r3, #0]
 8009f6e:	b29a      	uxth	r2, r3
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	3303      	adds	r3, #3
 8009f74:	781b      	ldrb	r3, [r3, #0]
 8009f76:	b29b      	uxth	r3, r3
 8009f78:	021b      	lsls	r3, r3, #8
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	4313      	orrs	r3, r2
 8009f7e:	b29a      	uxth	r2, r3
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	791a      	ldrb	r2, [r3, #4]
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	795a      	ldrb	r2, [r3, #5]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	799a      	ldrb	r2, [r3, #6]
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	79da      	ldrb	r2, [r3, #7]
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	7a1a      	ldrb	r2, [r3, #8]
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009fac:	88fb      	ldrh	r3, [r7, #6]
 8009fae:	2b09      	cmp	r3, #9
 8009fb0:	d95f      	bls.n	800a072 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8009fb2:	2309      	movs	r3, #9
 8009fb4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009fba:	e051      	b.n	800a060 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009fbc:	f107 0316 	add.w	r3, r7, #22
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009fc4:	f000 f8e8 	bl	800a198 <USBH_GetNextDesc>
 8009fc8:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8009fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fcc:	785b      	ldrb	r3, [r3, #1]
 8009fce:	2b04      	cmp	r3, #4
 8009fd0:	d146      	bne.n	800a060 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8009fd2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009fd6:	221a      	movs	r2, #26
 8009fd8:	fb02 f303 	mul.w	r3, r2, r3
 8009fdc:	3308      	adds	r3, #8
 8009fde:	68fa      	ldr	r2, [r7, #12]
 8009fe0:	4413      	add	r3, r2
 8009fe2:	3302      	adds	r3, #2
 8009fe4:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009fe6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009fe8:	69f8      	ldr	r0, [r7, #28]
 8009fea:	f000 f846 	bl	800a07a <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009ff8:	e022      	b.n	800a040 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009ffa:	f107 0316 	add.w	r3, r7, #22
 8009ffe:	4619      	mov	r1, r3
 800a000:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a002:	f000 f8c9 	bl	800a198 <USBH_GetNextDesc>
 800a006:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800a008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a00a:	785b      	ldrb	r3, [r3, #1]
 800a00c:	2b05      	cmp	r3, #5
 800a00e:	d117      	bne.n	800a040 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a010:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a014:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a018:	3201      	adds	r2, #1
 800a01a:	00d2      	lsls	r2, r2, #3
 800a01c:	211a      	movs	r1, #26
 800a01e:	fb01 f303 	mul.w	r3, r1, r3
 800a022:	4413      	add	r3, r2
 800a024:	3308      	adds	r3, #8
 800a026:	68fa      	ldr	r2, [r7, #12]
 800a028:	4413      	add	r3, r2
 800a02a:	3304      	adds	r3, #4
 800a02c:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800a02e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a030:	69b8      	ldr	r0, [r7, #24]
 800a032:	f000 f851 	bl	800a0d8 <USBH_ParseEPDesc>
            ep_ix++;
 800a036:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a03a:	3301      	adds	r3, #1
 800a03c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a040:	69fb      	ldr	r3, [r7, #28]
 800a042:	791b      	ldrb	r3, [r3, #4]
 800a044:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a048:	429a      	cmp	r2, r3
 800a04a:	d204      	bcs.n	800a056 <USBH_ParseCfgDesc+0x120>
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	885a      	ldrh	r2, [r3, #2]
 800a050:	8afb      	ldrh	r3, [r7, #22]
 800a052:	429a      	cmp	r2, r3
 800a054:	d8d1      	bhi.n	8009ffa <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800a056:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a05a:	3301      	adds	r3, #1
 800a05c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a060:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a064:	2b01      	cmp	r3, #1
 800a066:	d804      	bhi.n	800a072 <USBH_ParseCfgDesc+0x13c>
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	885a      	ldrh	r2, [r3, #2]
 800a06c:	8afb      	ldrh	r3, [r7, #22]
 800a06e:	429a      	cmp	r2, r3
 800a070:	d8a4      	bhi.n	8009fbc <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800a072:	bf00      	nop
 800a074:	3728      	adds	r7, #40	; 0x28
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}

0800a07a <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800a07a:	b480      	push	{r7}
 800a07c:	b083      	sub	sp, #12
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
 800a082:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	781a      	ldrb	r2, [r3, #0]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	785a      	ldrb	r2, [r3, #1]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	789a      	ldrb	r2, [r3, #2]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	78da      	ldrb	r2, [r3, #3]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	791a      	ldrb	r2, [r3, #4]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	795a      	ldrb	r2, [r3, #5]
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	799a      	ldrb	r2, [r3, #6]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	79da      	ldrb	r2, [r3, #7]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	7a1a      	ldrb	r2, [r3, #8]
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	721a      	strb	r2, [r3, #8]
}
 800a0cc:	bf00      	nop
 800a0ce:	370c      	adds	r7, #12
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d6:	4770      	bx	lr

0800a0d8 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b083      	sub	sp, #12
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
 800a0e0:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	781a      	ldrb	r2, [r3, #0]
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	785a      	ldrb	r2, [r3, #1]
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	789a      	ldrb	r2, [r3, #2]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	78da      	ldrb	r2, [r3, #3]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	3304      	adds	r3, #4
 800a106:	781b      	ldrb	r3, [r3, #0]
 800a108:	b29a      	uxth	r2, r3
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	3305      	adds	r3, #5
 800a10e:	781b      	ldrb	r3, [r3, #0]
 800a110:	b29b      	uxth	r3, r3
 800a112:	021b      	lsls	r3, r3, #8
 800a114:	b29b      	uxth	r3, r3
 800a116:	4313      	orrs	r3, r2
 800a118:	b29a      	uxth	r2, r3
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	799a      	ldrb	r2, [r3, #6]
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	719a      	strb	r2, [r3, #6]
}
 800a126:	bf00      	nop
 800a128:	370c      	adds	r7, #12
 800a12a:	46bd      	mov	sp, r7
 800a12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a130:	4770      	bx	lr

0800a132 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a132:	b480      	push	{r7}
 800a134:	b087      	sub	sp, #28
 800a136:	af00      	add	r7, sp, #0
 800a138:	60f8      	str	r0, [r7, #12]
 800a13a:	60b9      	str	r1, [r7, #8]
 800a13c:	4613      	mov	r3, r2
 800a13e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	3301      	adds	r3, #1
 800a144:	781b      	ldrb	r3, [r3, #0]
 800a146:	2b03      	cmp	r3, #3
 800a148:	d120      	bne.n	800a18c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	1e9a      	subs	r2, r3, #2
 800a150:	88fb      	ldrh	r3, [r7, #6]
 800a152:	4293      	cmp	r3, r2
 800a154:	bf28      	it	cs
 800a156:	4613      	movcs	r3, r2
 800a158:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	3302      	adds	r3, #2
 800a15e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a160:	2300      	movs	r3, #0
 800a162:	82fb      	strh	r3, [r7, #22]
 800a164:	e00b      	b.n	800a17e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a166:	8afb      	ldrh	r3, [r7, #22]
 800a168:	68fa      	ldr	r2, [r7, #12]
 800a16a:	4413      	add	r3, r2
 800a16c:	781a      	ldrb	r2, [r3, #0]
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	3301      	adds	r3, #1
 800a176:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a178:	8afb      	ldrh	r3, [r7, #22]
 800a17a:	3302      	adds	r3, #2
 800a17c:	82fb      	strh	r3, [r7, #22]
 800a17e:	8afa      	ldrh	r2, [r7, #22]
 800a180:	8abb      	ldrh	r3, [r7, #20]
 800a182:	429a      	cmp	r2, r3
 800a184:	d3ef      	bcc.n	800a166 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	2200      	movs	r2, #0
 800a18a:	701a      	strb	r2, [r3, #0]
  }
}
 800a18c:	bf00      	nop
 800a18e:	371c      	adds	r7, #28
 800a190:	46bd      	mov	sp, r7
 800a192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a196:	4770      	bx	lr

0800a198 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800a198:	b480      	push	{r7}
 800a19a:	b085      	sub	sp, #20
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
 800a1a0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	881a      	ldrh	r2, [r3, #0]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	781b      	ldrb	r3, [r3, #0]
 800a1aa:	b29b      	uxth	r3, r3
 800a1ac:	4413      	add	r3, r2
 800a1ae:	b29a      	uxth	r2, r3
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	781b      	ldrb	r3, [r3, #0]
 800a1b8:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	4413      	add	r3, r2
 800a1be:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a1c0:	68fb      	ldr	r3, [r7, #12]
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3714      	adds	r7, #20
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1cc:	4770      	bx	lr

0800a1ce <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a1ce:	b580      	push	{r7, lr}
 800a1d0:	b086      	sub	sp, #24
 800a1d2:	af00      	add	r7, sp, #0
 800a1d4:	60f8      	str	r0, [r7, #12]
 800a1d6:	60b9      	str	r1, [r7, #8]
 800a1d8:	4613      	mov	r3, r2
 800a1da:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a1dc:	2301      	movs	r3, #1
 800a1de:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	789b      	ldrb	r3, [r3, #2]
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	d002      	beq.n	800a1ee <USBH_CtlReq+0x20>
 800a1e8:	2b02      	cmp	r3, #2
 800a1ea:	d00f      	beq.n	800a20c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800a1ec:	e027      	b.n	800a23e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	68ba      	ldr	r2, [r7, #8]
 800a1f2:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	88fa      	ldrh	r2, [r7, #6]
 800a1f8:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	2202      	movs	r2, #2
 800a204:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a206:	2301      	movs	r3, #1
 800a208:	75fb      	strb	r3, [r7, #23]
      break;
 800a20a:	e018      	b.n	800a23e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a20c:	68f8      	ldr	r0, [r7, #12]
 800a20e:	f000 f81b 	bl	800a248 <USBH_HandleControl>
 800a212:	4603      	mov	r3, r0
 800a214:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a216:	7dfb      	ldrb	r3, [r7, #23]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d002      	beq.n	800a222 <USBH_CtlReq+0x54>
 800a21c:	7dfb      	ldrb	r3, [r7, #23]
 800a21e:	2b03      	cmp	r3, #3
 800a220:	d106      	bne.n	800a230 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	2201      	movs	r2, #1
 800a226:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	2200      	movs	r2, #0
 800a22c:	761a      	strb	r2, [r3, #24]
      break;
 800a22e:	e005      	b.n	800a23c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a230:	7dfb      	ldrb	r3, [r7, #23]
 800a232:	2b02      	cmp	r3, #2
 800a234:	d102      	bne.n	800a23c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	2201      	movs	r2, #1
 800a23a:	709a      	strb	r2, [r3, #2]
      break;
 800a23c:	bf00      	nop
  }
  return status;
 800a23e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a240:	4618      	mov	r0, r3
 800a242:	3718      	adds	r7, #24
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}

0800a248 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b086      	sub	sp, #24
 800a24c:	af02      	add	r7, sp, #8
 800a24e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a250:	2301      	movs	r3, #1
 800a252:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a254:	2300      	movs	r3, #0
 800a256:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	7e1b      	ldrb	r3, [r3, #24]
 800a25c:	3b01      	subs	r3, #1
 800a25e:	2b0a      	cmp	r3, #10
 800a260:	f200 8158 	bhi.w	800a514 <USBH_HandleControl+0x2cc>
 800a264:	a201      	add	r2, pc, #4	; (adr r2, 800a26c <USBH_HandleControl+0x24>)
 800a266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a26a:	bf00      	nop
 800a26c:	0800a299 	.word	0x0800a299
 800a270:	0800a2b3 	.word	0x0800a2b3
 800a274:	0800a31d 	.word	0x0800a31d
 800a278:	0800a343 	.word	0x0800a343
 800a27c:	0800a37b 	.word	0x0800a37b
 800a280:	0800a3a7 	.word	0x0800a3a7
 800a284:	0800a3f9 	.word	0x0800a3f9
 800a288:	0800a41b 	.word	0x0800a41b
 800a28c:	0800a457 	.word	0x0800a457
 800a290:	0800a47f 	.word	0x0800a47f
 800a294:	0800a4bd 	.word	0x0800a4bd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f103 0110 	add.w	r1, r3, #16
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	795b      	ldrb	r3, [r3, #5]
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 f945 	bl	800a534 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2202      	movs	r2, #2
 800a2ae:	761a      	strb	r2, [r3, #24]
      break;
 800a2b0:	e13b      	b.n	800a52a <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	795b      	ldrb	r3, [r3, #5]
 800a2b6:	4619      	mov	r1, r3
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	f000 fcc5 	bl	800ac48 <USBH_LL_GetURBState>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a2c2:	7bbb      	ldrb	r3, [r7, #14]
 800a2c4:	2b01      	cmp	r3, #1
 800a2c6:	d11e      	bne.n	800a306 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	7c1b      	ldrb	r3, [r3, #16]
 800a2cc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a2d0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	8adb      	ldrh	r3, [r3, #22]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d00a      	beq.n	800a2f0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a2da:	7b7b      	ldrb	r3, [r7, #13]
 800a2dc:	2b80      	cmp	r3, #128	; 0x80
 800a2de:	d103      	bne.n	800a2e8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2203      	movs	r2, #3
 800a2e4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a2e6:	e117      	b.n	800a518 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2205      	movs	r2, #5
 800a2ec:	761a      	strb	r2, [r3, #24]
      break;
 800a2ee:	e113      	b.n	800a518 <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 800a2f0:	7b7b      	ldrb	r3, [r7, #13]
 800a2f2:	2b80      	cmp	r3, #128	; 0x80
 800a2f4:	d103      	bne.n	800a2fe <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2209      	movs	r2, #9
 800a2fa:	761a      	strb	r2, [r3, #24]
      break;
 800a2fc:	e10c      	b.n	800a518 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	2207      	movs	r2, #7
 800a302:	761a      	strb	r2, [r3, #24]
      break;
 800a304:	e108      	b.n	800a518 <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a306:	7bbb      	ldrb	r3, [r7, #14]
 800a308:	2b04      	cmp	r3, #4
 800a30a:	d003      	beq.n	800a314 <USBH_HandleControl+0xcc>
 800a30c:	7bbb      	ldrb	r3, [r7, #14]
 800a30e:	2b02      	cmp	r3, #2
 800a310:	f040 8102 	bne.w	800a518 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	220b      	movs	r2, #11
 800a318:	761a      	strb	r2, [r3, #24]
      break;
 800a31a:	e0fd      	b.n	800a518 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a322:	b29a      	uxth	r2, r3
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6899      	ldr	r1, [r3, #8]
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	899a      	ldrh	r2, [r3, #12]
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	791b      	ldrb	r3, [r3, #4]
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f000 f93c 	bl	800a5b2 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2204      	movs	r2, #4
 800a33e:	761a      	strb	r2, [r3, #24]
      break;
 800a340:	e0f3      	b.n	800a52a <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	791b      	ldrb	r3, [r3, #4]
 800a346:	4619      	mov	r1, r3
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f000 fc7d 	bl	800ac48 <USBH_LL_GetURBState>
 800a34e:	4603      	mov	r3, r0
 800a350:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a352:	7bbb      	ldrb	r3, [r7, #14]
 800a354:	2b01      	cmp	r3, #1
 800a356:	d102      	bne.n	800a35e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2209      	movs	r2, #9
 800a35c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800a35e:	7bbb      	ldrb	r3, [r7, #14]
 800a360:	2b05      	cmp	r3, #5
 800a362:	d102      	bne.n	800a36a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800a364:	2303      	movs	r3, #3
 800a366:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a368:	e0d8      	b.n	800a51c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a36a:	7bbb      	ldrb	r3, [r7, #14]
 800a36c:	2b04      	cmp	r3, #4
 800a36e:	f040 80d5 	bne.w	800a51c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	220b      	movs	r2, #11
 800a376:	761a      	strb	r2, [r3, #24]
      break;
 800a378:	e0d0      	b.n	800a51c <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6899      	ldr	r1, [r3, #8]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	899a      	ldrh	r2, [r3, #12]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	7958      	ldrb	r0, [r3, #5]
 800a386:	2301      	movs	r3, #1
 800a388:	9300      	str	r3, [sp, #0]
 800a38a:	4603      	mov	r3, r0
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f000 f8eb 	bl	800a568 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a398:	b29a      	uxth	r2, r3
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2206      	movs	r2, #6
 800a3a2:	761a      	strb	r2, [r3, #24]
      break;
 800a3a4:	e0c1      	b.n	800a52a <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	795b      	ldrb	r3, [r3, #5]
 800a3aa:	4619      	mov	r1, r3
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f000 fc4b 	bl	800ac48 <USBH_LL_GetURBState>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a3b6:	7bbb      	ldrb	r3, [r7, #14]
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	d103      	bne.n	800a3c4 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2207      	movs	r2, #7
 800a3c0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a3c2:	e0ad      	b.n	800a520 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 800a3c4:	7bbb      	ldrb	r3, [r7, #14]
 800a3c6:	2b05      	cmp	r3, #5
 800a3c8:	d105      	bne.n	800a3d6 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	220c      	movs	r2, #12
 800a3ce:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a3d0:	2303      	movs	r3, #3
 800a3d2:	73fb      	strb	r3, [r7, #15]
      break;
 800a3d4:	e0a4      	b.n	800a520 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a3d6:	7bbb      	ldrb	r3, [r7, #14]
 800a3d8:	2b02      	cmp	r3, #2
 800a3da:	d103      	bne.n	800a3e4 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2205      	movs	r2, #5
 800a3e0:	761a      	strb	r2, [r3, #24]
      break;
 800a3e2:	e09d      	b.n	800a520 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 800a3e4:	7bbb      	ldrb	r3, [r7, #14]
 800a3e6:	2b04      	cmp	r3, #4
 800a3e8:	f040 809a 	bne.w	800a520 <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	220b      	movs	r2, #11
 800a3f0:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a3f2:	2302      	movs	r3, #2
 800a3f4:	73fb      	strb	r3, [r7, #15]
      break;
 800a3f6:	e093      	b.n	800a520 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	791b      	ldrb	r3, [r3, #4]
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	2100      	movs	r1, #0
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f000 f8d6 	bl	800a5b2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a40c:	b29a      	uxth	r2, r3
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2208      	movs	r2, #8
 800a416:	761a      	strb	r2, [r3, #24]

      break;
 800a418:	e087      	b.n	800a52a <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	791b      	ldrb	r3, [r3, #4]
 800a41e:	4619      	mov	r1, r3
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f000 fc11 	bl	800ac48 <USBH_LL_GetURBState>
 800a426:	4603      	mov	r3, r0
 800a428:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a42a:	7bbb      	ldrb	r3, [r7, #14]
 800a42c:	2b01      	cmp	r3, #1
 800a42e:	d105      	bne.n	800a43c <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	220d      	movs	r2, #13
 800a434:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a436:	2300      	movs	r3, #0
 800a438:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a43a:	e073      	b.n	800a524 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 800a43c:	7bbb      	ldrb	r3, [r7, #14]
 800a43e:	2b04      	cmp	r3, #4
 800a440:	d103      	bne.n	800a44a <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	220b      	movs	r2, #11
 800a446:	761a      	strb	r2, [r3, #24]
      break;
 800a448:	e06c      	b.n	800a524 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 800a44a:	7bbb      	ldrb	r3, [r7, #14]
 800a44c:	2b05      	cmp	r3, #5
 800a44e:	d169      	bne.n	800a524 <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 800a450:	2303      	movs	r3, #3
 800a452:	73fb      	strb	r3, [r7, #15]
      break;
 800a454:	e066      	b.n	800a524 <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	795a      	ldrb	r2, [r3, #5]
 800a45a:	2301      	movs	r3, #1
 800a45c:	9300      	str	r3, [sp, #0]
 800a45e:	4613      	mov	r3, r2
 800a460:	2200      	movs	r2, #0
 800a462:	2100      	movs	r1, #0
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f000 f87f 	bl	800a568 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a470:	b29a      	uxth	r2, r3
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	220a      	movs	r2, #10
 800a47a:	761a      	strb	r2, [r3, #24]
      break;
 800a47c:	e055      	b.n	800a52a <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	795b      	ldrb	r3, [r3, #5]
 800a482:	4619      	mov	r1, r3
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f000 fbdf 	bl	800ac48 <USBH_LL_GetURBState>
 800a48a:	4603      	mov	r3, r0
 800a48c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a48e:	7bbb      	ldrb	r3, [r7, #14]
 800a490:	2b01      	cmp	r3, #1
 800a492:	d105      	bne.n	800a4a0 <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 800a494:	2300      	movs	r3, #0
 800a496:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	220d      	movs	r2, #13
 800a49c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a49e:	e043      	b.n	800a528 <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a4a0:	7bbb      	ldrb	r3, [r7, #14]
 800a4a2:	2b02      	cmp	r3, #2
 800a4a4:	d103      	bne.n	800a4ae <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	2209      	movs	r2, #9
 800a4aa:	761a      	strb	r2, [r3, #24]
      break;
 800a4ac:	e03c      	b.n	800a528 <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 800a4ae:	7bbb      	ldrb	r3, [r7, #14]
 800a4b0:	2b04      	cmp	r3, #4
 800a4b2:	d139      	bne.n	800a528 <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	220b      	movs	r2, #11
 800a4b8:	761a      	strb	r2, [r3, #24]
      break;
 800a4ba:	e035      	b.n	800a528 <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	7e5b      	ldrb	r3, [r3, #25]
 800a4c0:	3301      	adds	r3, #1
 800a4c2:	b2da      	uxtb	r2, r3
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	765a      	strb	r2, [r3, #25]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	7e5b      	ldrb	r3, [r3, #25]
 800a4cc:	2b02      	cmp	r3, #2
 800a4ce:	d806      	bhi.n	800a4de <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2201      	movs	r2, #1
 800a4da:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a4dc:	e025      	b.n	800a52a <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a4e4:	2106      	movs	r1, #6
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	795b      	ldrb	r3, [r3, #5]
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 f90c 	bl	800a714 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	791b      	ldrb	r3, [r3, #4]
 800a500:	4619      	mov	r1, r3
 800a502:	6878      	ldr	r0, [r7, #4]
 800a504:	f000 f906 	bl	800a714 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2200      	movs	r2, #0
 800a50c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a50e:	2302      	movs	r3, #2
 800a510:	73fb      	strb	r3, [r7, #15]
      break;
 800a512:	e00a      	b.n	800a52a <USBH_HandleControl+0x2e2>

    default:
      break;
 800a514:	bf00      	nop
 800a516:	e008      	b.n	800a52a <USBH_HandleControl+0x2e2>
      break;
 800a518:	bf00      	nop
 800a51a:	e006      	b.n	800a52a <USBH_HandleControl+0x2e2>
      break;
 800a51c:	bf00      	nop
 800a51e:	e004      	b.n	800a52a <USBH_HandleControl+0x2e2>
      break;
 800a520:	bf00      	nop
 800a522:	e002      	b.n	800a52a <USBH_HandleControl+0x2e2>
      break;
 800a524:	bf00      	nop
 800a526:	e000      	b.n	800a52a <USBH_HandleControl+0x2e2>
      break;
 800a528:	bf00      	nop
  }

  return status;
 800a52a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3710      	adds	r7, #16
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}

0800a534 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b088      	sub	sp, #32
 800a538:	af04      	add	r7, sp, #16
 800a53a:	60f8      	str	r0, [r7, #12]
 800a53c:	60b9      	str	r1, [r7, #8]
 800a53e:	4613      	mov	r3, r2
 800a540:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a542:	79f9      	ldrb	r1, [r7, #7]
 800a544:	2300      	movs	r3, #0
 800a546:	9303      	str	r3, [sp, #12]
 800a548:	2308      	movs	r3, #8
 800a54a:	9302      	str	r3, [sp, #8]
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	9301      	str	r3, [sp, #4]
 800a550:	2300      	movs	r3, #0
 800a552:	9300      	str	r3, [sp, #0]
 800a554:	2300      	movs	r3, #0
 800a556:	2200      	movs	r2, #0
 800a558:	68f8      	ldr	r0, [r7, #12]
 800a55a:	f000 fb44 	bl	800abe6 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800a55e:	2300      	movs	r3, #0
}
 800a560:	4618      	mov	r0, r3
 800a562:	3710      	adds	r7, #16
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b088      	sub	sp, #32
 800a56c:	af04      	add	r7, sp, #16
 800a56e:	60f8      	str	r0, [r7, #12]
 800a570:	60b9      	str	r1, [r7, #8]
 800a572:	4611      	mov	r1, r2
 800a574:	461a      	mov	r2, r3
 800a576:	460b      	mov	r3, r1
 800a578:	80fb      	strh	r3, [r7, #6]
 800a57a:	4613      	mov	r3, r2
 800a57c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a584:	2b00      	cmp	r3, #0
 800a586:	d001      	beq.n	800a58c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a588:	2300      	movs	r3, #0
 800a58a:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a58c:	7979      	ldrb	r1, [r7, #5]
 800a58e:	7e3b      	ldrb	r3, [r7, #24]
 800a590:	9303      	str	r3, [sp, #12]
 800a592:	88fb      	ldrh	r3, [r7, #6]
 800a594:	9302      	str	r3, [sp, #8]
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	9301      	str	r3, [sp, #4]
 800a59a:	2301      	movs	r3, #1
 800a59c:	9300      	str	r3, [sp, #0]
 800a59e:	2300      	movs	r3, #0
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	68f8      	ldr	r0, [r7, #12]
 800a5a4:	f000 fb1f 	bl	800abe6 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a5a8:	2300      	movs	r3, #0
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	3710      	adds	r7, #16
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}

0800a5b2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a5b2:	b580      	push	{r7, lr}
 800a5b4:	b088      	sub	sp, #32
 800a5b6:	af04      	add	r7, sp, #16
 800a5b8:	60f8      	str	r0, [r7, #12]
 800a5ba:	60b9      	str	r1, [r7, #8]
 800a5bc:	4611      	mov	r1, r2
 800a5be:	461a      	mov	r2, r3
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	80fb      	strh	r3, [r7, #6]
 800a5c4:	4613      	mov	r3, r2
 800a5c6:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a5c8:	7979      	ldrb	r1, [r7, #5]
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	9303      	str	r3, [sp, #12]
 800a5ce:	88fb      	ldrh	r3, [r7, #6]
 800a5d0:	9302      	str	r3, [sp, #8]
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	9301      	str	r3, [sp, #4]
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	9300      	str	r3, [sp, #0]
 800a5da:	2300      	movs	r3, #0
 800a5dc:	2201      	movs	r2, #1
 800a5de:	68f8      	ldr	r0, [r7, #12]
 800a5e0:	f000 fb01 	bl	800abe6 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800a5e4:	2300      	movs	r3, #0

}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3710      	adds	r7, #16
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a5ee:	b580      	push	{r7, lr}
 800a5f0:	b088      	sub	sp, #32
 800a5f2:	af04      	add	r7, sp, #16
 800a5f4:	60f8      	str	r0, [r7, #12]
 800a5f6:	60b9      	str	r1, [r7, #8]
 800a5f8:	4611      	mov	r1, r2
 800a5fa:	461a      	mov	r2, r3
 800a5fc:	460b      	mov	r3, r1
 800a5fe:	80fb      	strh	r3, [r7, #6]
 800a600:	4613      	mov	r3, r2
 800a602:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d001      	beq.n	800a612 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a60e:	2300      	movs	r3, #0
 800a610:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a612:	7979      	ldrb	r1, [r7, #5]
 800a614:	7e3b      	ldrb	r3, [r7, #24]
 800a616:	9303      	str	r3, [sp, #12]
 800a618:	88fb      	ldrh	r3, [r7, #6]
 800a61a:	9302      	str	r3, [sp, #8]
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	9301      	str	r3, [sp, #4]
 800a620:	2301      	movs	r3, #1
 800a622:	9300      	str	r3, [sp, #0]
 800a624:	2302      	movs	r3, #2
 800a626:	2200      	movs	r2, #0
 800a628:	68f8      	ldr	r0, [r7, #12]
 800a62a:	f000 fadc 	bl	800abe6 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a62e:	2300      	movs	r3, #0
}
 800a630:	4618      	mov	r0, r3
 800a632:	3710      	adds	r7, #16
 800a634:	46bd      	mov	sp, r7
 800a636:	bd80      	pop	{r7, pc}

0800a638 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b088      	sub	sp, #32
 800a63c:	af04      	add	r7, sp, #16
 800a63e:	60f8      	str	r0, [r7, #12]
 800a640:	60b9      	str	r1, [r7, #8]
 800a642:	4611      	mov	r1, r2
 800a644:	461a      	mov	r2, r3
 800a646:	460b      	mov	r3, r1
 800a648:	80fb      	strh	r3, [r7, #6]
 800a64a:	4613      	mov	r3, r2
 800a64c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a64e:	7979      	ldrb	r1, [r7, #5]
 800a650:	2300      	movs	r3, #0
 800a652:	9303      	str	r3, [sp, #12]
 800a654:	88fb      	ldrh	r3, [r7, #6]
 800a656:	9302      	str	r3, [sp, #8]
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	9301      	str	r3, [sp, #4]
 800a65c:	2301      	movs	r3, #1
 800a65e:	9300      	str	r3, [sp, #0]
 800a660:	2302      	movs	r3, #2
 800a662:	2201      	movs	r2, #1
 800a664:	68f8      	ldr	r0, [r7, #12]
 800a666:	f000 fabe 	bl	800abe6 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800a66a:	2300      	movs	r3, #0
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3710      	adds	r7, #16
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b086      	sub	sp, #24
 800a678:	af04      	add	r7, sp, #16
 800a67a:	6078      	str	r0, [r7, #4]
 800a67c:	4608      	mov	r0, r1
 800a67e:	4611      	mov	r1, r2
 800a680:	461a      	mov	r2, r3
 800a682:	4603      	mov	r3, r0
 800a684:	70fb      	strb	r3, [r7, #3]
 800a686:	460b      	mov	r3, r1
 800a688:	70bb      	strb	r3, [r7, #2]
 800a68a:	4613      	mov	r3, r2
 800a68c:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a68e:	7878      	ldrb	r0, [r7, #1]
 800a690:	78ba      	ldrb	r2, [r7, #2]
 800a692:	78f9      	ldrb	r1, [r7, #3]
 800a694:	8b3b      	ldrh	r3, [r7, #24]
 800a696:	9302      	str	r3, [sp, #8]
 800a698:	7d3b      	ldrb	r3, [r7, #20]
 800a69a:	9301      	str	r3, [sp, #4]
 800a69c:	7c3b      	ldrb	r3, [r7, #16]
 800a69e:	9300      	str	r3, [sp, #0]
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f000 fa51 	bl	800ab4a <USBH_LL_OpenPipe>

  return USBH_OK;
 800a6a8:	2300      	movs	r3, #0
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3708      	adds	r7, #8
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}

0800a6b2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a6b2:	b580      	push	{r7, lr}
 800a6b4:	b082      	sub	sp, #8
 800a6b6:	af00      	add	r7, sp, #0
 800a6b8:	6078      	str	r0, [r7, #4]
 800a6ba:	460b      	mov	r3, r1
 800a6bc:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800a6be:	78fb      	ldrb	r3, [r7, #3]
 800a6c0:	4619      	mov	r1, r3
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	f000 fa70 	bl	800aba8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a6c8:	2300      	movs	r3, #0
}
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	3708      	adds	r7, #8
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}

0800a6d2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a6d2:	b580      	push	{r7, lr}
 800a6d4:	b084      	sub	sp, #16
 800a6d6:	af00      	add	r7, sp, #0
 800a6d8:	6078      	str	r0, [r7, #4]
 800a6da:	460b      	mov	r3, r1
 800a6dc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f000 f836 	bl	800a750 <USBH_GetFreePipe>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a6e8:	89fb      	ldrh	r3, [r7, #14]
 800a6ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d00a      	beq.n	800a708 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800a6f2:	78fa      	ldrb	r2, [r7, #3]
 800a6f4:	89fb      	ldrh	r3, [r7, #14]
 800a6f6:	f003 030f 	and.w	r3, r3, #15
 800a6fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a6fe:	6879      	ldr	r1, [r7, #4]
 800a700:	33e0      	adds	r3, #224	; 0xe0
 800a702:	009b      	lsls	r3, r3, #2
 800a704:	440b      	add	r3, r1
 800a706:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a708:	89fb      	ldrh	r3, [r7, #14]
 800a70a:	b2db      	uxtb	r3, r3
}
 800a70c:	4618      	mov	r0, r3
 800a70e:	3710      	adds	r7, #16
 800a710:	46bd      	mov	sp, r7
 800a712:	bd80      	pop	{r7, pc}

0800a714 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a714:	b480      	push	{r7}
 800a716:	b083      	sub	sp, #12
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
 800a71c:	460b      	mov	r3, r1
 800a71e:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800a720:	78fb      	ldrb	r3, [r7, #3]
 800a722:	2b0a      	cmp	r3, #10
 800a724:	d80d      	bhi.n	800a742 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a726:	78fb      	ldrb	r3, [r7, #3]
 800a728:	687a      	ldr	r2, [r7, #4]
 800a72a:	33e0      	adds	r3, #224	; 0xe0
 800a72c:	009b      	lsls	r3, r3, #2
 800a72e:	4413      	add	r3, r2
 800a730:	685a      	ldr	r2, [r3, #4]
 800a732:	78fb      	ldrb	r3, [r7, #3]
 800a734:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a738:	6879      	ldr	r1, [r7, #4]
 800a73a:	33e0      	adds	r3, #224	; 0xe0
 800a73c:	009b      	lsls	r3, r3, #2
 800a73e:	440b      	add	r3, r1
 800a740:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a742:	2300      	movs	r3, #0
}
 800a744:	4618      	mov	r0, r3
 800a746:	370c      	adds	r7, #12
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a750:	b480      	push	{r7}
 800a752:	b085      	sub	sp, #20
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a758:	2300      	movs	r3, #0
 800a75a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800a75c:	2300      	movs	r3, #0
 800a75e:	73fb      	strb	r3, [r7, #15]
 800a760:	e00f      	b.n	800a782 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a762:	7bfb      	ldrb	r3, [r7, #15]
 800a764:	687a      	ldr	r2, [r7, #4]
 800a766:	33e0      	adds	r3, #224	; 0xe0
 800a768:	009b      	lsls	r3, r3, #2
 800a76a:	4413      	add	r3, r2
 800a76c:	685b      	ldr	r3, [r3, #4]
 800a76e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a772:	2b00      	cmp	r3, #0
 800a774:	d102      	bne.n	800a77c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a776:	7bfb      	ldrb	r3, [r7, #15]
 800a778:	b29b      	uxth	r3, r3
 800a77a:	e007      	b.n	800a78c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800a77c:	7bfb      	ldrb	r3, [r7, #15]
 800a77e:	3301      	adds	r3, #1
 800a780:	73fb      	strb	r3, [r7, #15]
 800a782:	7bfb      	ldrb	r3, [r7, #15]
 800a784:	2b0a      	cmp	r3, #10
 800a786:	d9ec      	bls.n	800a762 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a788:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3714      	adds	r7, #20
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr

0800a798 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a79c:	2201      	movs	r2, #1
 800a79e:	490e      	ldr	r1, [pc, #56]	; (800a7d8 <MX_USB_HOST_Init+0x40>)
 800a7a0:	480e      	ldr	r0, [pc, #56]	; (800a7dc <MX_USB_HOST_Init+0x44>)
 800a7a2:	f7fe fc9f 	bl	80090e4 <USBH_Init>
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d001      	beq.n	800a7b0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a7ac:	f7f6 fb4e 	bl	8000e4c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a7b0:	490b      	ldr	r1, [pc, #44]	; (800a7e0 <MX_USB_HOST_Init+0x48>)
 800a7b2:	480a      	ldr	r0, [pc, #40]	; (800a7dc <MX_USB_HOST_Init+0x44>)
 800a7b4:	f7fe fd24 	bl	8009200 <USBH_RegisterClass>
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d001      	beq.n	800a7c2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a7be:	f7f6 fb45 	bl	8000e4c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a7c2:	4806      	ldr	r0, [pc, #24]	; (800a7dc <MX_USB_HOST_Init+0x44>)
 800a7c4:	f7fe fda8 	bl	8009318 <USBH_Start>
 800a7c8:	4603      	mov	r3, r0
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d001      	beq.n	800a7d2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a7ce:	f7f6 fb3d 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a7d2:	bf00      	nop
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop
 800a7d8:	0800a7f9 	.word	0x0800a7f9
 800a7dc:	20000578 	.word	0x20000578
 800a7e0:	20000010 	.word	0x20000010

0800a7e4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a7e8:	4802      	ldr	r0, [pc, #8]	; (800a7f4 <MX_USB_HOST_Process+0x10>)
 800a7ea:	f7fe fda5 	bl	8009338 <USBH_Process>
}
 800a7ee:	bf00      	nop
 800a7f0:	bd80      	pop	{r7, pc}
 800a7f2:	bf00      	nop
 800a7f4:	20000578 	.word	0x20000578

0800a7f8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	460b      	mov	r3, r1
 800a802:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a804:	78fb      	ldrb	r3, [r7, #3]
 800a806:	3b01      	subs	r3, #1
 800a808:	2b04      	cmp	r3, #4
 800a80a:	d819      	bhi.n	800a840 <USBH_UserProcess+0x48>
 800a80c:	a201      	add	r2, pc, #4	; (adr r2, 800a814 <USBH_UserProcess+0x1c>)
 800a80e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a812:	bf00      	nop
 800a814:	0800a841 	.word	0x0800a841
 800a818:	0800a831 	.word	0x0800a831
 800a81c:	0800a841 	.word	0x0800a841
 800a820:	0800a839 	.word	0x0800a839
 800a824:	0800a829 	.word	0x0800a829
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a828:	4b09      	ldr	r3, [pc, #36]	; (800a850 <USBH_UserProcess+0x58>)
 800a82a:	2203      	movs	r2, #3
 800a82c:	701a      	strb	r2, [r3, #0]
  break;
 800a82e:	e008      	b.n	800a842 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a830:	4b07      	ldr	r3, [pc, #28]	; (800a850 <USBH_UserProcess+0x58>)
 800a832:	2202      	movs	r2, #2
 800a834:	701a      	strb	r2, [r3, #0]
  break;
 800a836:	e004      	b.n	800a842 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a838:	4b05      	ldr	r3, [pc, #20]	; (800a850 <USBH_UserProcess+0x58>)
 800a83a:	2201      	movs	r2, #1
 800a83c:	701a      	strb	r2, [r3, #0]
  break;
 800a83e:	e000      	b.n	800a842 <USBH_UserProcess+0x4a>

  default:
  break;
 800a840:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a842:	bf00      	nop
 800a844:	370c      	adds	r7, #12
 800a846:	46bd      	mov	sp, r7
 800a848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84c:	4770      	bx	lr
 800a84e:	bf00      	nop
 800a850:	20000234 	.word	0x20000234

0800a854 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b08a      	sub	sp, #40	; 0x28
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a85c:	f107 0314 	add.w	r3, r7, #20
 800a860:	2200      	movs	r2, #0
 800a862:	601a      	str	r2, [r3, #0]
 800a864:	605a      	str	r2, [r3, #4]
 800a866:	609a      	str	r2, [r3, #8]
 800a868:	60da      	str	r2, [r3, #12]
 800a86a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a874:	d147      	bne.n	800a906 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a876:	2300      	movs	r3, #0
 800a878:	613b      	str	r3, [r7, #16]
 800a87a:	4b25      	ldr	r3, [pc, #148]	; (800a910 <HAL_HCD_MspInit+0xbc>)
 800a87c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a87e:	4a24      	ldr	r2, [pc, #144]	; (800a910 <HAL_HCD_MspInit+0xbc>)
 800a880:	f043 0301 	orr.w	r3, r3, #1
 800a884:	6313      	str	r3, [r2, #48]	; 0x30
 800a886:	4b22      	ldr	r3, [pc, #136]	; (800a910 <HAL_HCD_MspInit+0xbc>)
 800a888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a88a:	f003 0301 	and.w	r3, r3, #1
 800a88e:	613b      	str	r3, [r7, #16]
 800a890:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a892:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a898:	2300      	movs	r3, #0
 800a89a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a89c:	2300      	movs	r3, #0
 800a89e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a8a0:	f107 0314 	add.w	r3, r7, #20
 800a8a4:	4619      	mov	r1, r3
 800a8a6:	481b      	ldr	r0, [pc, #108]	; (800a914 <HAL_HCD_MspInit+0xc0>)
 800a8a8:	f7f7 ff80 	bl	80027ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a8ac:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800a8b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8b2:	2302      	movs	r3, #2
 800a8b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a8be:	230a      	movs	r3, #10
 800a8c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a8c2:	f107 0314 	add.w	r3, r7, #20
 800a8c6:	4619      	mov	r1, r3
 800a8c8:	4812      	ldr	r0, [pc, #72]	; (800a914 <HAL_HCD_MspInit+0xc0>)
 800a8ca:	f7f7 ff6f 	bl	80027ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a8ce:	4b10      	ldr	r3, [pc, #64]	; (800a910 <HAL_HCD_MspInit+0xbc>)
 800a8d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8d2:	4a0f      	ldr	r2, [pc, #60]	; (800a910 <HAL_HCD_MspInit+0xbc>)
 800a8d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8d8:	6353      	str	r3, [r2, #52]	; 0x34
 800a8da:	2300      	movs	r3, #0
 800a8dc:	60fb      	str	r3, [r7, #12]
 800a8de:	4b0c      	ldr	r3, [pc, #48]	; (800a910 <HAL_HCD_MspInit+0xbc>)
 800a8e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8e2:	4a0b      	ldr	r2, [pc, #44]	; (800a910 <HAL_HCD_MspInit+0xbc>)
 800a8e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a8e8:	6453      	str	r3, [r2, #68]	; 0x44
 800a8ea:	4b09      	ldr	r3, [pc, #36]	; (800a910 <HAL_HCD_MspInit+0xbc>)
 800a8ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a8f2:	60fb      	str	r3, [r7, #12]
 800a8f4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	2100      	movs	r1, #0
 800a8fa:	2043      	movs	r0, #67	; 0x43
 800a8fc:	f7f7 fb8f 	bl	800201e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a900:	2043      	movs	r0, #67	; 0x43
 800a902:	f7f7 fba8 	bl	8002056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a906:	bf00      	nop
 800a908:	3728      	adds	r7, #40	; 0x28
 800a90a:	46bd      	mov	sp, r7
 800a90c:	bd80      	pop	{r7, pc}
 800a90e:	bf00      	nop
 800a910:	40023800 	.word	0x40023800
 800a914:	40020000 	.word	0x40020000

0800a918 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b082      	sub	sp, #8
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a926:	4618      	mov	r0, r3
 800a928:	f7ff f8d9 	bl	8009ade <USBH_LL_IncTimer>
}
 800a92c:	bf00      	nop
 800a92e:	3708      	adds	r7, #8
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}

0800a934 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b082      	sub	sp, #8
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a942:	4618      	mov	r0, r3
 800a944:	f7ff f911 	bl	8009b6a <USBH_LL_Connect>
}
 800a948:	bf00      	nop
 800a94a:	3708      	adds	r7, #8
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b082      	sub	sp, #8
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a95e:	4618      	mov	r0, r3
 800a960:	f7ff f91a 	bl	8009b98 <USBH_LL_Disconnect>
}
 800a964:	bf00      	nop
 800a966:	3708      	adds	r7, #8
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd80      	pop	{r7, pc}

0800a96c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b083      	sub	sp, #12
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
 800a974:	460b      	mov	r3, r1
 800a976:	70fb      	strb	r3, [r7, #3]
 800a978:	4613      	mov	r3, r2
 800a97a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a97c:	bf00      	nop
 800a97e:	370c      	adds	r7, #12
 800a980:	46bd      	mov	sp, r7
 800a982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a986:	4770      	bx	lr

0800a988 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b082      	sub	sp, #8
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a996:	4618      	mov	r0, r3
 800a998:	f7ff f8cb 	bl	8009b32 <USBH_LL_PortEnabled>
}
 800a99c:	bf00      	nop
 800a99e:	3708      	adds	r7, #8
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}

0800a9a4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b082      	sub	sp, #8
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f7ff f8cb 	bl	8009b4e <USBH_LL_PortDisabled>
}
 800a9b8:	bf00      	nop
 800a9ba:	3708      	adds	r7, #8
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bd80      	pop	{r7, pc}

0800a9c0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b082      	sub	sp, #8
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800a9ce:	2b01      	cmp	r3, #1
 800a9d0:	d12a      	bne.n	800aa28 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a9d2:	4a18      	ldr	r2, [pc, #96]	; (800aa34 <USBH_LL_Init+0x74>)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	4a15      	ldr	r2, [pc, #84]	; (800aa34 <USBH_LL_Init+0x74>)
 800a9de:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a9e2:	4b14      	ldr	r3, [pc, #80]	; (800aa34 <USBH_LL_Init+0x74>)
 800a9e4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a9e8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a9ea:	4b12      	ldr	r3, [pc, #72]	; (800aa34 <USBH_LL_Init+0x74>)
 800a9ec:	2208      	movs	r2, #8
 800a9ee:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a9f0:	4b10      	ldr	r3, [pc, #64]	; (800aa34 <USBH_LL_Init+0x74>)
 800a9f2:	2201      	movs	r2, #1
 800a9f4:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a9f6:	4b0f      	ldr	r3, [pc, #60]	; (800aa34 <USBH_LL_Init+0x74>)
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a9fc:	4b0d      	ldr	r3, [pc, #52]	; (800aa34 <USBH_LL_Init+0x74>)
 800a9fe:	2202      	movs	r2, #2
 800aa00:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800aa02:	4b0c      	ldr	r3, [pc, #48]	; (800aa34 <USBH_LL_Init+0x74>)
 800aa04:	2200      	movs	r2, #0
 800aa06:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800aa08:	480a      	ldr	r0, [pc, #40]	; (800aa34 <USBH_LL_Init+0x74>)
 800aa0a:	f7f8 f89d 	bl	8002b48 <HAL_HCD_Init>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d001      	beq.n	800aa18 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800aa14:	f7f6 fa1a 	bl	8000e4c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800aa18:	4806      	ldr	r0, [pc, #24]	; (800aa34 <USBH_LL_Init+0x74>)
 800aa1a:	f7f8 fca1 	bl	8003360 <HAL_HCD_GetCurrentFrame>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	4619      	mov	r1, r3
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f7ff f84c 	bl	8009ac0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800aa28:	2300      	movs	r3, #0
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3708      	adds	r7, #8
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}
 800aa32:	bf00      	nop
 800aa34:	20000950 	.word	0x20000950

0800aa38 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b084      	sub	sp, #16
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa40:	2300      	movs	r3, #0
 800aa42:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aa44:	2300      	movs	r3, #0
 800aa46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aa4e:	4618      	mov	r0, r3
 800aa50:	f7f8 fc0e 	bl	8003270 <HAL_HCD_Start>
 800aa54:	4603      	mov	r3, r0
 800aa56:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800aa58:	7bfb      	ldrb	r3, [r7, #15]
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	f000 f95c 	bl	800ad18 <USBH_Get_USB_Status>
 800aa60:	4603      	mov	r3, r0
 800aa62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa64:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3710      	adds	r7, #16
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}

0800aa6e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800aa6e:	b580      	push	{r7, lr}
 800aa70:	b084      	sub	sp, #16
 800aa72:	af00      	add	r7, sp, #0
 800aa74:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa76:	2300      	movs	r3, #0
 800aa78:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aa84:	4618      	mov	r0, r3
 800aa86:	f7f8 fc16 	bl	80032b6 <HAL_HCD_Stop>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800aa8e:	7bfb      	ldrb	r3, [r7, #15]
 800aa90:	4618      	mov	r0, r3
 800aa92:	f000 f941 	bl	800ad18 <USBH_Get_USB_Status>
 800aa96:	4603      	mov	r3, r0
 800aa98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa9a:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3710      	adds	r7, #16
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800aaac:	2301      	movs	r3, #1
 800aaae:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aab6:	4618      	mov	r0, r3
 800aab8:	f7f8 fc60 	bl	800337c <HAL_HCD_GetCurrentSpeed>
 800aabc:	4603      	mov	r3, r0
 800aabe:	2b01      	cmp	r3, #1
 800aac0:	d007      	beq.n	800aad2 <USBH_LL_GetSpeed+0x2e>
 800aac2:	2b01      	cmp	r3, #1
 800aac4:	d302      	bcc.n	800aacc <USBH_LL_GetSpeed+0x28>
 800aac6:	2b02      	cmp	r3, #2
 800aac8:	d006      	beq.n	800aad8 <USBH_LL_GetSpeed+0x34>
 800aaca:	e008      	b.n	800aade <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800aacc:	2300      	movs	r3, #0
 800aace:	73fb      	strb	r3, [r7, #15]
    break;
 800aad0:	e008      	b.n	800aae4 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800aad2:	2301      	movs	r3, #1
 800aad4:	73fb      	strb	r3, [r7, #15]
    break;
 800aad6:	e005      	b.n	800aae4 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800aad8:	2302      	movs	r3, #2
 800aada:	73fb      	strb	r3, [r7, #15]
    break;
 800aadc:	e002      	b.n	800aae4 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800aade:	2301      	movs	r3, #1
 800aae0:	73fb      	strb	r3, [r7, #15]
    break;
 800aae2:	bf00      	nop
  }
  return  speed;
 800aae4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	3710      	adds	r7, #16
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}

0800aaee <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800aaee:	b580      	push	{r7, lr}
 800aaf0:	b084      	sub	sp, #16
 800aaf2:	af00      	add	r7, sp, #0
 800aaf4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aafa:	2300      	movs	r3, #0
 800aafc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ab04:	4618      	mov	r0, r3
 800ab06:	f7f8 fbf3 	bl	80032f0 <HAL_HCD_ResetPort>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ab0e:	7bfb      	ldrb	r3, [r7, #15]
 800ab10:	4618      	mov	r0, r3
 800ab12:	f000 f901 	bl	800ad18 <USBH_Get_USB_Status>
 800ab16:	4603      	mov	r3, r0
 800ab18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab1a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3710      	adds	r7, #16
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bd80      	pop	{r7, pc}

0800ab24 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b082      	sub	sp, #8
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	460b      	mov	r3, r1
 800ab2e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ab36:	78fa      	ldrb	r2, [r7, #3]
 800ab38:	4611      	mov	r1, r2
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f7f8 fbfb 	bl	8003336 <HAL_HCD_HC_GetXferCount>
 800ab40:	4603      	mov	r3, r0
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3708      	adds	r7, #8
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}

0800ab4a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ab4a:	b590      	push	{r4, r7, lr}
 800ab4c:	b089      	sub	sp, #36	; 0x24
 800ab4e:	af04      	add	r7, sp, #16
 800ab50:	6078      	str	r0, [r7, #4]
 800ab52:	4608      	mov	r0, r1
 800ab54:	4611      	mov	r1, r2
 800ab56:	461a      	mov	r2, r3
 800ab58:	4603      	mov	r3, r0
 800ab5a:	70fb      	strb	r3, [r7, #3]
 800ab5c:	460b      	mov	r3, r1
 800ab5e:	70bb      	strb	r3, [r7, #2]
 800ab60:	4613      	mov	r3, r2
 800ab62:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab64:	2300      	movs	r3, #0
 800ab66:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ab72:	787c      	ldrb	r4, [r7, #1]
 800ab74:	78ba      	ldrb	r2, [r7, #2]
 800ab76:	78f9      	ldrb	r1, [r7, #3]
 800ab78:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ab7a:	9302      	str	r3, [sp, #8]
 800ab7c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ab80:	9301      	str	r3, [sp, #4]
 800ab82:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ab86:	9300      	str	r3, [sp, #0]
 800ab88:	4623      	mov	r3, r4
 800ab8a:	f7f8 f83f 	bl	8002c0c <HAL_HCD_HC_Init>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800ab92:	7bfb      	ldrb	r3, [r7, #15]
 800ab94:	4618      	mov	r0, r3
 800ab96:	f000 f8bf 	bl	800ad18 <USBH_Get_USB_Status>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab9e:	7bbb      	ldrb	r3, [r7, #14]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3714      	adds	r7, #20
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd90      	pop	{r4, r7, pc}

0800aba8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b084      	sub	sp, #16
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
 800abb0:	460b      	mov	r3, r1
 800abb2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abb4:	2300      	movs	r3, #0
 800abb6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800abb8:	2300      	movs	r3, #0
 800abba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800abc2:	78fa      	ldrb	r2, [r7, #3]
 800abc4:	4611      	mov	r1, r2
 800abc6:	4618      	mov	r0, r3
 800abc8:	f7f8 f8b8 	bl	8002d3c <HAL_HCD_HC_Halt>
 800abcc:	4603      	mov	r3, r0
 800abce:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800abd0:	7bfb      	ldrb	r3, [r7, #15]
 800abd2:	4618      	mov	r0, r3
 800abd4:	f000 f8a0 	bl	800ad18 <USBH_Get_USB_Status>
 800abd8:	4603      	mov	r3, r0
 800abda:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800abdc:	7bbb      	ldrb	r3, [r7, #14]
}
 800abde:	4618      	mov	r0, r3
 800abe0:	3710      	adds	r7, #16
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bd80      	pop	{r7, pc}

0800abe6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800abe6:	b590      	push	{r4, r7, lr}
 800abe8:	b089      	sub	sp, #36	; 0x24
 800abea:	af04      	add	r7, sp, #16
 800abec:	6078      	str	r0, [r7, #4]
 800abee:	4608      	mov	r0, r1
 800abf0:	4611      	mov	r1, r2
 800abf2:	461a      	mov	r2, r3
 800abf4:	4603      	mov	r3, r0
 800abf6:	70fb      	strb	r3, [r7, #3]
 800abf8:	460b      	mov	r3, r1
 800abfa:	70bb      	strb	r3, [r7, #2]
 800abfc:	4613      	mov	r3, r2
 800abfe:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac00:	2300      	movs	r3, #0
 800ac02:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ac04:	2300      	movs	r3, #0
 800ac06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ac0e:	787c      	ldrb	r4, [r7, #1]
 800ac10:	78ba      	ldrb	r2, [r7, #2]
 800ac12:	78f9      	ldrb	r1, [r7, #3]
 800ac14:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ac18:	9303      	str	r3, [sp, #12]
 800ac1a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ac1c:	9302      	str	r3, [sp, #8]
 800ac1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac20:	9301      	str	r3, [sp, #4]
 800ac22:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ac26:	9300      	str	r3, [sp, #0]
 800ac28:	4623      	mov	r3, r4
 800ac2a:	f7f8 f8ab 	bl	8002d84 <HAL_HCD_HC_SubmitRequest>
 800ac2e:	4603      	mov	r3, r0
 800ac30:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800ac32:	7bfb      	ldrb	r3, [r7, #15]
 800ac34:	4618      	mov	r0, r3
 800ac36:	f000 f86f 	bl	800ad18 <USBH_Get_USB_Status>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac3e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3714      	adds	r7, #20
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd90      	pop	{r4, r7, pc}

0800ac48 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b082      	sub	sp, #8
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	460b      	mov	r3, r1
 800ac52:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ac5a:	78fa      	ldrb	r2, [r7, #3]
 800ac5c:	4611      	mov	r1, r2
 800ac5e:	4618      	mov	r0, r3
 800ac60:	f7f8 fb54 	bl	800330c <HAL_HCD_HC_GetURBState>
 800ac64:	4603      	mov	r3, r0
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	3708      	adds	r7, #8
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}

0800ac6e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800ac6e:	b580      	push	{r7, lr}
 800ac70:	b082      	sub	sp, #8
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]
 800ac76:	460b      	mov	r3, r1
 800ac78:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800ac80:	2b01      	cmp	r3, #1
 800ac82:	d103      	bne.n	800ac8c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ac84:	78fb      	ldrb	r3, [r7, #3]
 800ac86:	4618      	mov	r0, r3
 800ac88:	f000 f872 	bl	800ad70 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800ac8c:	20c8      	movs	r0, #200	; 0xc8
 800ac8e:	f7f6 fcd5 	bl	800163c <HAL_Delay>
  return USBH_OK;
 800ac92:	2300      	movs	r3, #0
}
 800ac94:	4618      	mov	r0, r3
 800ac96:	3708      	adds	r7, #8
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}

0800ac9c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800ac9c:	b480      	push	{r7}
 800ac9e:	b085      	sub	sp, #20
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
 800aca4:	460b      	mov	r3, r1
 800aca6:	70fb      	strb	r3, [r7, #3]
 800aca8:	4613      	mov	r3, r2
 800acaa:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800acb2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800acb4:	78fa      	ldrb	r2, [r7, #3]
 800acb6:	68f9      	ldr	r1, [r7, #12]
 800acb8:	4613      	mov	r3, r2
 800acba:	009b      	lsls	r3, r3, #2
 800acbc:	4413      	add	r3, r2
 800acbe:	00db      	lsls	r3, r3, #3
 800acc0:	440b      	add	r3, r1
 800acc2:	333b      	adds	r3, #59	; 0x3b
 800acc4:	781b      	ldrb	r3, [r3, #0]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d00a      	beq.n	800ace0 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800acca:	78fa      	ldrb	r2, [r7, #3]
 800accc:	68f9      	ldr	r1, [r7, #12]
 800acce:	4613      	mov	r3, r2
 800acd0:	009b      	lsls	r3, r3, #2
 800acd2:	4413      	add	r3, r2
 800acd4:	00db      	lsls	r3, r3, #3
 800acd6:	440b      	add	r3, r1
 800acd8:	3350      	adds	r3, #80	; 0x50
 800acda:	78ba      	ldrb	r2, [r7, #2]
 800acdc:	701a      	strb	r2, [r3, #0]
 800acde:	e009      	b.n	800acf4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800ace0:	78fa      	ldrb	r2, [r7, #3]
 800ace2:	68f9      	ldr	r1, [r7, #12]
 800ace4:	4613      	mov	r3, r2
 800ace6:	009b      	lsls	r3, r3, #2
 800ace8:	4413      	add	r3, r2
 800acea:	00db      	lsls	r3, r3, #3
 800acec:	440b      	add	r3, r1
 800acee:	3351      	adds	r3, #81	; 0x51
 800acf0:	78ba      	ldrb	r2, [r7, #2]
 800acf2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800acf4:	2300      	movs	r3, #0
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	3714      	adds	r7, #20
 800acfa:	46bd      	mov	sp, r7
 800acfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad00:	4770      	bx	lr

0800ad02 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800ad02:	b580      	push	{r7, lr}
 800ad04:	b082      	sub	sp, #8
 800ad06:	af00      	add	r7, sp, #0
 800ad08:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f7f6 fc96 	bl	800163c <HAL_Delay>
}
 800ad10:	bf00      	nop
 800ad12:	3708      	adds	r7, #8
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd80      	pop	{r7, pc}

0800ad18 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ad18:	b480      	push	{r7}
 800ad1a:	b085      	sub	sp, #20
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	4603      	mov	r3, r0
 800ad20:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ad22:	2300      	movs	r3, #0
 800ad24:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ad26:	79fb      	ldrb	r3, [r7, #7]
 800ad28:	2b03      	cmp	r3, #3
 800ad2a:	d817      	bhi.n	800ad5c <USBH_Get_USB_Status+0x44>
 800ad2c:	a201      	add	r2, pc, #4	; (adr r2, 800ad34 <USBH_Get_USB_Status+0x1c>)
 800ad2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad32:	bf00      	nop
 800ad34:	0800ad45 	.word	0x0800ad45
 800ad38:	0800ad4b 	.word	0x0800ad4b
 800ad3c:	0800ad51 	.word	0x0800ad51
 800ad40:	0800ad57 	.word	0x0800ad57
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800ad44:	2300      	movs	r3, #0
 800ad46:	73fb      	strb	r3, [r7, #15]
    break;
 800ad48:	e00b      	b.n	800ad62 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ad4a:	2302      	movs	r3, #2
 800ad4c:	73fb      	strb	r3, [r7, #15]
    break;
 800ad4e:	e008      	b.n	800ad62 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ad50:	2301      	movs	r3, #1
 800ad52:	73fb      	strb	r3, [r7, #15]
    break;
 800ad54:	e005      	b.n	800ad62 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ad56:	2302      	movs	r3, #2
 800ad58:	73fb      	strb	r3, [r7, #15]
    break;
 800ad5a:	e002      	b.n	800ad62 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800ad5c:	2302      	movs	r3, #2
 800ad5e:	73fb      	strb	r3, [r7, #15]
    break;
 800ad60:	bf00      	nop
  }
  return usb_status;
 800ad62:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3714      	adds	r7, #20
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6e:	4770      	bx	lr

0800ad70 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b084      	sub	sp, #16
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	4603      	mov	r3, r0
 800ad78:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800ad7a:	79fb      	ldrb	r3, [r7, #7]
 800ad7c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ad7e:	79fb      	ldrb	r3, [r7, #7]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d102      	bne.n	800ad8a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800ad84:	2301      	movs	r3, #1
 800ad86:	73fb      	strb	r3, [r7, #15]
 800ad88:	e001      	b.n	800ad8e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ad8e:	7bfb      	ldrb	r3, [r7, #15]
 800ad90:	461a      	mov	r2, r3
 800ad92:	2101      	movs	r1, #1
 800ad94:	4803      	ldr	r0, [pc, #12]	; (800ada4 <MX_DriverVbusFS+0x34>)
 800ad96:	f7f7 fea3 	bl	8002ae0 <HAL_GPIO_WritePin>
}
 800ad9a:	bf00      	nop
 800ad9c:	3710      	adds	r7, #16
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	bd80      	pop	{r7, pc}
 800ada2:	bf00      	nop
 800ada4:	40020800 	.word	0x40020800

0800ada8 <atoi>:
 800ada8:	220a      	movs	r2, #10
 800adaa:	2100      	movs	r1, #0
 800adac:	f000 b996 	b.w	800b0dc <strtol>

0800adb0 <__errno>:
 800adb0:	4b01      	ldr	r3, [pc, #4]	; (800adb8 <__errno+0x8>)
 800adb2:	6818      	ldr	r0, [r3, #0]
 800adb4:	4770      	bx	lr
 800adb6:	bf00      	nop
 800adb8:	20000030 	.word	0x20000030

0800adbc <__libc_init_array>:
 800adbc:	b570      	push	{r4, r5, r6, lr}
 800adbe:	4e0d      	ldr	r6, [pc, #52]	; (800adf4 <__libc_init_array+0x38>)
 800adc0:	4c0d      	ldr	r4, [pc, #52]	; (800adf8 <__libc_init_array+0x3c>)
 800adc2:	1ba4      	subs	r4, r4, r6
 800adc4:	10a4      	asrs	r4, r4, #2
 800adc6:	2500      	movs	r5, #0
 800adc8:	42a5      	cmp	r5, r4
 800adca:	d109      	bne.n	800ade0 <__libc_init_array+0x24>
 800adcc:	4e0b      	ldr	r6, [pc, #44]	; (800adfc <__libc_init_array+0x40>)
 800adce:	4c0c      	ldr	r4, [pc, #48]	; (800ae00 <__libc_init_array+0x44>)
 800add0:	f000 fcec 	bl	800b7ac <_init>
 800add4:	1ba4      	subs	r4, r4, r6
 800add6:	10a4      	asrs	r4, r4, #2
 800add8:	2500      	movs	r5, #0
 800adda:	42a5      	cmp	r5, r4
 800addc:	d105      	bne.n	800adea <__libc_init_array+0x2e>
 800adde:	bd70      	pop	{r4, r5, r6, pc}
 800ade0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ade4:	4798      	blx	r3
 800ade6:	3501      	adds	r5, #1
 800ade8:	e7ee      	b.n	800adc8 <__libc_init_array+0xc>
 800adea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800adee:	4798      	blx	r3
 800adf0:	3501      	adds	r5, #1
 800adf2:	e7f2      	b.n	800adda <__libc_init_array+0x1e>
 800adf4:	0800b940 	.word	0x0800b940
 800adf8:	0800b940 	.word	0x0800b940
 800adfc:	0800b940 	.word	0x0800b940
 800ae00:	0800b944 	.word	0x0800b944

0800ae04 <malloc>:
 800ae04:	4b02      	ldr	r3, [pc, #8]	; (800ae10 <malloc+0xc>)
 800ae06:	4601      	mov	r1, r0
 800ae08:	6818      	ldr	r0, [r3, #0]
 800ae0a:	f000 b861 	b.w	800aed0 <_malloc_r>
 800ae0e:	bf00      	nop
 800ae10:	20000030 	.word	0x20000030

0800ae14 <free>:
 800ae14:	4b02      	ldr	r3, [pc, #8]	; (800ae20 <free+0xc>)
 800ae16:	4601      	mov	r1, r0
 800ae18:	6818      	ldr	r0, [r3, #0]
 800ae1a:	f000 b80b 	b.w	800ae34 <_free_r>
 800ae1e:	bf00      	nop
 800ae20:	20000030 	.word	0x20000030

0800ae24 <memset>:
 800ae24:	4402      	add	r2, r0
 800ae26:	4603      	mov	r3, r0
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	d100      	bne.n	800ae2e <memset+0xa>
 800ae2c:	4770      	bx	lr
 800ae2e:	f803 1b01 	strb.w	r1, [r3], #1
 800ae32:	e7f9      	b.n	800ae28 <memset+0x4>

0800ae34 <_free_r>:
 800ae34:	b538      	push	{r3, r4, r5, lr}
 800ae36:	4605      	mov	r5, r0
 800ae38:	2900      	cmp	r1, #0
 800ae3a:	d045      	beq.n	800aec8 <_free_r+0x94>
 800ae3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae40:	1f0c      	subs	r4, r1, #4
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	bfb8      	it	lt
 800ae46:	18e4      	addlt	r4, r4, r3
 800ae48:	f000 f973 	bl	800b132 <__malloc_lock>
 800ae4c:	4a1f      	ldr	r2, [pc, #124]	; (800aecc <_free_r+0x98>)
 800ae4e:	6813      	ldr	r3, [r2, #0]
 800ae50:	4610      	mov	r0, r2
 800ae52:	b933      	cbnz	r3, 800ae62 <_free_r+0x2e>
 800ae54:	6063      	str	r3, [r4, #4]
 800ae56:	6014      	str	r4, [r2, #0]
 800ae58:	4628      	mov	r0, r5
 800ae5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae5e:	f000 b969 	b.w	800b134 <__malloc_unlock>
 800ae62:	42a3      	cmp	r3, r4
 800ae64:	d90c      	bls.n	800ae80 <_free_r+0x4c>
 800ae66:	6821      	ldr	r1, [r4, #0]
 800ae68:	1862      	adds	r2, r4, r1
 800ae6a:	4293      	cmp	r3, r2
 800ae6c:	bf04      	itt	eq
 800ae6e:	681a      	ldreq	r2, [r3, #0]
 800ae70:	685b      	ldreq	r3, [r3, #4]
 800ae72:	6063      	str	r3, [r4, #4]
 800ae74:	bf04      	itt	eq
 800ae76:	1852      	addeq	r2, r2, r1
 800ae78:	6022      	streq	r2, [r4, #0]
 800ae7a:	6004      	str	r4, [r0, #0]
 800ae7c:	e7ec      	b.n	800ae58 <_free_r+0x24>
 800ae7e:	4613      	mov	r3, r2
 800ae80:	685a      	ldr	r2, [r3, #4]
 800ae82:	b10a      	cbz	r2, 800ae88 <_free_r+0x54>
 800ae84:	42a2      	cmp	r2, r4
 800ae86:	d9fa      	bls.n	800ae7e <_free_r+0x4a>
 800ae88:	6819      	ldr	r1, [r3, #0]
 800ae8a:	1858      	adds	r0, r3, r1
 800ae8c:	42a0      	cmp	r0, r4
 800ae8e:	d10b      	bne.n	800aea8 <_free_r+0x74>
 800ae90:	6820      	ldr	r0, [r4, #0]
 800ae92:	4401      	add	r1, r0
 800ae94:	1858      	adds	r0, r3, r1
 800ae96:	4282      	cmp	r2, r0
 800ae98:	6019      	str	r1, [r3, #0]
 800ae9a:	d1dd      	bne.n	800ae58 <_free_r+0x24>
 800ae9c:	6810      	ldr	r0, [r2, #0]
 800ae9e:	6852      	ldr	r2, [r2, #4]
 800aea0:	605a      	str	r2, [r3, #4]
 800aea2:	4401      	add	r1, r0
 800aea4:	6019      	str	r1, [r3, #0]
 800aea6:	e7d7      	b.n	800ae58 <_free_r+0x24>
 800aea8:	d902      	bls.n	800aeb0 <_free_r+0x7c>
 800aeaa:	230c      	movs	r3, #12
 800aeac:	602b      	str	r3, [r5, #0]
 800aeae:	e7d3      	b.n	800ae58 <_free_r+0x24>
 800aeb0:	6820      	ldr	r0, [r4, #0]
 800aeb2:	1821      	adds	r1, r4, r0
 800aeb4:	428a      	cmp	r2, r1
 800aeb6:	bf04      	itt	eq
 800aeb8:	6811      	ldreq	r1, [r2, #0]
 800aeba:	6852      	ldreq	r2, [r2, #4]
 800aebc:	6062      	str	r2, [r4, #4]
 800aebe:	bf04      	itt	eq
 800aec0:	1809      	addeq	r1, r1, r0
 800aec2:	6021      	streq	r1, [r4, #0]
 800aec4:	605c      	str	r4, [r3, #4]
 800aec6:	e7c7      	b.n	800ae58 <_free_r+0x24>
 800aec8:	bd38      	pop	{r3, r4, r5, pc}
 800aeca:	bf00      	nop
 800aecc:	20000238 	.word	0x20000238

0800aed0 <_malloc_r>:
 800aed0:	b570      	push	{r4, r5, r6, lr}
 800aed2:	1ccd      	adds	r5, r1, #3
 800aed4:	f025 0503 	bic.w	r5, r5, #3
 800aed8:	3508      	adds	r5, #8
 800aeda:	2d0c      	cmp	r5, #12
 800aedc:	bf38      	it	cc
 800aede:	250c      	movcc	r5, #12
 800aee0:	2d00      	cmp	r5, #0
 800aee2:	4606      	mov	r6, r0
 800aee4:	db01      	blt.n	800aeea <_malloc_r+0x1a>
 800aee6:	42a9      	cmp	r1, r5
 800aee8:	d903      	bls.n	800aef2 <_malloc_r+0x22>
 800aeea:	230c      	movs	r3, #12
 800aeec:	6033      	str	r3, [r6, #0]
 800aeee:	2000      	movs	r0, #0
 800aef0:	bd70      	pop	{r4, r5, r6, pc}
 800aef2:	f000 f91e 	bl	800b132 <__malloc_lock>
 800aef6:	4a21      	ldr	r2, [pc, #132]	; (800af7c <_malloc_r+0xac>)
 800aef8:	6814      	ldr	r4, [r2, #0]
 800aefa:	4621      	mov	r1, r4
 800aefc:	b991      	cbnz	r1, 800af24 <_malloc_r+0x54>
 800aefe:	4c20      	ldr	r4, [pc, #128]	; (800af80 <_malloc_r+0xb0>)
 800af00:	6823      	ldr	r3, [r4, #0]
 800af02:	b91b      	cbnz	r3, 800af0c <_malloc_r+0x3c>
 800af04:	4630      	mov	r0, r6
 800af06:	f000 f83d 	bl	800af84 <_sbrk_r>
 800af0a:	6020      	str	r0, [r4, #0]
 800af0c:	4629      	mov	r1, r5
 800af0e:	4630      	mov	r0, r6
 800af10:	f000 f838 	bl	800af84 <_sbrk_r>
 800af14:	1c43      	adds	r3, r0, #1
 800af16:	d124      	bne.n	800af62 <_malloc_r+0x92>
 800af18:	230c      	movs	r3, #12
 800af1a:	6033      	str	r3, [r6, #0]
 800af1c:	4630      	mov	r0, r6
 800af1e:	f000 f909 	bl	800b134 <__malloc_unlock>
 800af22:	e7e4      	b.n	800aeee <_malloc_r+0x1e>
 800af24:	680b      	ldr	r3, [r1, #0]
 800af26:	1b5b      	subs	r3, r3, r5
 800af28:	d418      	bmi.n	800af5c <_malloc_r+0x8c>
 800af2a:	2b0b      	cmp	r3, #11
 800af2c:	d90f      	bls.n	800af4e <_malloc_r+0x7e>
 800af2e:	600b      	str	r3, [r1, #0]
 800af30:	50cd      	str	r5, [r1, r3]
 800af32:	18cc      	adds	r4, r1, r3
 800af34:	4630      	mov	r0, r6
 800af36:	f000 f8fd 	bl	800b134 <__malloc_unlock>
 800af3a:	f104 000b 	add.w	r0, r4, #11
 800af3e:	1d23      	adds	r3, r4, #4
 800af40:	f020 0007 	bic.w	r0, r0, #7
 800af44:	1ac3      	subs	r3, r0, r3
 800af46:	d0d3      	beq.n	800aef0 <_malloc_r+0x20>
 800af48:	425a      	negs	r2, r3
 800af4a:	50e2      	str	r2, [r4, r3]
 800af4c:	e7d0      	b.n	800aef0 <_malloc_r+0x20>
 800af4e:	428c      	cmp	r4, r1
 800af50:	684b      	ldr	r3, [r1, #4]
 800af52:	bf16      	itet	ne
 800af54:	6063      	strne	r3, [r4, #4]
 800af56:	6013      	streq	r3, [r2, #0]
 800af58:	460c      	movne	r4, r1
 800af5a:	e7eb      	b.n	800af34 <_malloc_r+0x64>
 800af5c:	460c      	mov	r4, r1
 800af5e:	6849      	ldr	r1, [r1, #4]
 800af60:	e7cc      	b.n	800aefc <_malloc_r+0x2c>
 800af62:	1cc4      	adds	r4, r0, #3
 800af64:	f024 0403 	bic.w	r4, r4, #3
 800af68:	42a0      	cmp	r0, r4
 800af6a:	d005      	beq.n	800af78 <_malloc_r+0xa8>
 800af6c:	1a21      	subs	r1, r4, r0
 800af6e:	4630      	mov	r0, r6
 800af70:	f000 f808 	bl	800af84 <_sbrk_r>
 800af74:	3001      	adds	r0, #1
 800af76:	d0cf      	beq.n	800af18 <_malloc_r+0x48>
 800af78:	6025      	str	r5, [r4, #0]
 800af7a:	e7db      	b.n	800af34 <_malloc_r+0x64>
 800af7c:	20000238 	.word	0x20000238
 800af80:	2000023c 	.word	0x2000023c

0800af84 <_sbrk_r>:
 800af84:	b538      	push	{r3, r4, r5, lr}
 800af86:	4c06      	ldr	r4, [pc, #24]	; (800afa0 <_sbrk_r+0x1c>)
 800af88:	2300      	movs	r3, #0
 800af8a:	4605      	mov	r5, r0
 800af8c:	4608      	mov	r0, r1
 800af8e:	6023      	str	r3, [r4, #0]
 800af90:	f7f6 fa6c 	bl	800146c <_sbrk>
 800af94:	1c43      	adds	r3, r0, #1
 800af96:	d102      	bne.n	800af9e <_sbrk_r+0x1a>
 800af98:	6823      	ldr	r3, [r4, #0]
 800af9a:	b103      	cbz	r3, 800af9e <_sbrk_r+0x1a>
 800af9c:	602b      	str	r3, [r5, #0]
 800af9e:	bd38      	pop	{r3, r4, r5, pc}
 800afa0:	20000c14 	.word	0x20000c14

0800afa4 <siprintf>:
 800afa4:	b40e      	push	{r1, r2, r3}
 800afa6:	b500      	push	{lr}
 800afa8:	b09c      	sub	sp, #112	; 0x70
 800afaa:	ab1d      	add	r3, sp, #116	; 0x74
 800afac:	9002      	str	r0, [sp, #8]
 800afae:	9006      	str	r0, [sp, #24]
 800afb0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800afb4:	4809      	ldr	r0, [pc, #36]	; (800afdc <siprintf+0x38>)
 800afb6:	9107      	str	r1, [sp, #28]
 800afb8:	9104      	str	r1, [sp, #16]
 800afba:	4909      	ldr	r1, [pc, #36]	; (800afe0 <siprintf+0x3c>)
 800afbc:	f853 2b04 	ldr.w	r2, [r3], #4
 800afc0:	9105      	str	r1, [sp, #20]
 800afc2:	6800      	ldr	r0, [r0, #0]
 800afc4:	9301      	str	r3, [sp, #4]
 800afc6:	a902      	add	r1, sp, #8
 800afc8:	f000 f910 	bl	800b1ec <_svfiprintf_r>
 800afcc:	9b02      	ldr	r3, [sp, #8]
 800afce:	2200      	movs	r2, #0
 800afd0:	701a      	strb	r2, [r3, #0]
 800afd2:	b01c      	add	sp, #112	; 0x70
 800afd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800afd8:	b003      	add	sp, #12
 800afda:	4770      	bx	lr
 800afdc:	20000030 	.word	0x20000030
 800afe0:	ffff0208 	.word	0xffff0208

0800afe4 <_strtol_l.isra.0>:
 800afe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afe8:	4680      	mov	r8, r0
 800afea:	4689      	mov	r9, r1
 800afec:	4692      	mov	sl, r2
 800afee:	461e      	mov	r6, r3
 800aff0:	460f      	mov	r7, r1
 800aff2:	463d      	mov	r5, r7
 800aff4:	9808      	ldr	r0, [sp, #32]
 800aff6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800affa:	f000 f885 	bl	800b108 <__locale_ctype_ptr_l>
 800affe:	4420      	add	r0, r4
 800b000:	7843      	ldrb	r3, [r0, #1]
 800b002:	f013 0308 	ands.w	r3, r3, #8
 800b006:	d132      	bne.n	800b06e <_strtol_l.isra.0+0x8a>
 800b008:	2c2d      	cmp	r4, #45	; 0x2d
 800b00a:	d132      	bne.n	800b072 <_strtol_l.isra.0+0x8e>
 800b00c:	787c      	ldrb	r4, [r7, #1]
 800b00e:	1cbd      	adds	r5, r7, #2
 800b010:	2201      	movs	r2, #1
 800b012:	2e00      	cmp	r6, #0
 800b014:	d05d      	beq.n	800b0d2 <_strtol_l.isra.0+0xee>
 800b016:	2e10      	cmp	r6, #16
 800b018:	d109      	bne.n	800b02e <_strtol_l.isra.0+0x4a>
 800b01a:	2c30      	cmp	r4, #48	; 0x30
 800b01c:	d107      	bne.n	800b02e <_strtol_l.isra.0+0x4a>
 800b01e:	782b      	ldrb	r3, [r5, #0]
 800b020:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b024:	2b58      	cmp	r3, #88	; 0x58
 800b026:	d14f      	bne.n	800b0c8 <_strtol_l.isra.0+0xe4>
 800b028:	786c      	ldrb	r4, [r5, #1]
 800b02a:	2610      	movs	r6, #16
 800b02c:	3502      	adds	r5, #2
 800b02e:	2a00      	cmp	r2, #0
 800b030:	bf14      	ite	ne
 800b032:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800b036:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800b03a:	2700      	movs	r7, #0
 800b03c:	fbb1 fcf6 	udiv	ip, r1, r6
 800b040:	4638      	mov	r0, r7
 800b042:	fb06 1e1c 	mls	lr, r6, ip, r1
 800b046:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800b04a:	2b09      	cmp	r3, #9
 800b04c:	d817      	bhi.n	800b07e <_strtol_l.isra.0+0x9a>
 800b04e:	461c      	mov	r4, r3
 800b050:	42a6      	cmp	r6, r4
 800b052:	dd23      	ble.n	800b09c <_strtol_l.isra.0+0xb8>
 800b054:	1c7b      	adds	r3, r7, #1
 800b056:	d007      	beq.n	800b068 <_strtol_l.isra.0+0x84>
 800b058:	4584      	cmp	ip, r0
 800b05a:	d31c      	bcc.n	800b096 <_strtol_l.isra.0+0xb2>
 800b05c:	d101      	bne.n	800b062 <_strtol_l.isra.0+0x7e>
 800b05e:	45a6      	cmp	lr, r4
 800b060:	db19      	blt.n	800b096 <_strtol_l.isra.0+0xb2>
 800b062:	fb00 4006 	mla	r0, r0, r6, r4
 800b066:	2701      	movs	r7, #1
 800b068:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b06c:	e7eb      	b.n	800b046 <_strtol_l.isra.0+0x62>
 800b06e:	462f      	mov	r7, r5
 800b070:	e7bf      	b.n	800aff2 <_strtol_l.isra.0+0xe>
 800b072:	2c2b      	cmp	r4, #43	; 0x2b
 800b074:	bf04      	itt	eq
 800b076:	1cbd      	addeq	r5, r7, #2
 800b078:	787c      	ldrbeq	r4, [r7, #1]
 800b07a:	461a      	mov	r2, r3
 800b07c:	e7c9      	b.n	800b012 <_strtol_l.isra.0+0x2e>
 800b07e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800b082:	2b19      	cmp	r3, #25
 800b084:	d801      	bhi.n	800b08a <_strtol_l.isra.0+0xa6>
 800b086:	3c37      	subs	r4, #55	; 0x37
 800b088:	e7e2      	b.n	800b050 <_strtol_l.isra.0+0x6c>
 800b08a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800b08e:	2b19      	cmp	r3, #25
 800b090:	d804      	bhi.n	800b09c <_strtol_l.isra.0+0xb8>
 800b092:	3c57      	subs	r4, #87	; 0x57
 800b094:	e7dc      	b.n	800b050 <_strtol_l.isra.0+0x6c>
 800b096:	f04f 37ff 	mov.w	r7, #4294967295
 800b09a:	e7e5      	b.n	800b068 <_strtol_l.isra.0+0x84>
 800b09c:	1c7b      	adds	r3, r7, #1
 800b09e:	d108      	bne.n	800b0b2 <_strtol_l.isra.0+0xce>
 800b0a0:	2322      	movs	r3, #34	; 0x22
 800b0a2:	f8c8 3000 	str.w	r3, [r8]
 800b0a6:	4608      	mov	r0, r1
 800b0a8:	f1ba 0f00 	cmp.w	sl, #0
 800b0ac:	d107      	bne.n	800b0be <_strtol_l.isra.0+0xda>
 800b0ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0b2:	b102      	cbz	r2, 800b0b6 <_strtol_l.isra.0+0xd2>
 800b0b4:	4240      	negs	r0, r0
 800b0b6:	f1ba 0f00 	cmp.w	sl, #0
 800b0ba:	d0f8      	beq.n	800b0ae <_strtol_l.isra.0+0xca>
 800b0bc:	b10f      	cbz	r7, 800b0c2 <_strtol_l.isra.0+0xde>
 800b0be:	f105 39ff 	add.w	r9, r5, #4294967295
 800b0c2:	f8ca 9000 	str.w	r9, [sl]
 800b0c6:	e7f2      	b.n	800b0ae <_strtol_l.isra.0+0xca>
 800b0c8:	2430      	movs	r4, #48	; 0x30
 800b0ca:	2e00      	cmp	r6, #0
 800b0cc:	d1af      	bne.n	800b02e <_strtol_l.isra.0+0x4a>
 800b0ce:	2608      	movs	r6, #8
 800b0d0:	e7ad      	b.n	800b02e <_strtol_l.isra.0+0x4a>
 800b0d2:	2c30      	cmp	r4, #48	; 0x30
 800b0d4:	d0a3      	beq.n	800b01e <_strtol_l.isra.0+0x3a>
 800b0d6:	260a      	movs	r6, #10
 800b0d8:	e7a9      	b.n	800b02e <_strtol_l.isra.0+0x4a>
	...

0800b0dc <strtol>:
 800b0dc:	4b08      	ldr	r3, [pc, #32]	; (800b100 <strtol+0x24>)
 800b0de:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b0e0:	681c      	ldr	r4, [r3, #0]
 800b0e2:	4d08      	ldr	r5, [pc, #32]	; (800b104 <strtol+0x28>)
 800b0e4:	6a23      	ldr	r3, [r4, #32]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	bf08      	it	eq
 800b0ea:	462b      	moveq	r3, r5
 800b0ec:	9300      	str	r3, [sp, #0]
 800b0ee:	4613      	mov	r3, r2
 800b0f0:	460a      	mov	r2, r1
 800b0f2:	4601      	mov	r1, r0
 800b0f4:	4620      	mov	r0, r4
 800b0f6:	f7ff ff75 	bl	800afe4 <_strtol_l.isra.0>
 800b0fa:	b003      	add	sp, #12
 800b0fc:	bd30      	pop	{r4, r5, pc}
 800b0fe:	bf00      	nop
 800b100:	20000030 	.word	0x20000030
 800b104:	20000094 	.word	0x20000094

0800b108 <__locale_ctype_ptr_l>:
 800b108:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800b10c:	4770      	bx	lr

0800b10e <__ascii_mbtowc>:
 800b10e:	b082      	sub	sp, #8
 800b110:	b901      	cbnz	r1, 800b114 <__ascii_mbtowc+0x6>
 800b112:	a901      	add	r1, sp, #4
 800b114:	b142      	cbz	r2, 800b128 <__ascii_mbtowc+0x1a>
 800b116:	b14b      	cbz	r3, 800b12c <__ascii_mbtowc+0x1e>
 800b118:	7813      	ldrb	r3, [r2, #0]
 800b11a:	600b      	str	r3, [r1, #0]
 800b11c:	7812      	ldrb	r2, [r2, #0]
 800b11e:	1c10      	adds	r0, r2, #0
 800b120:	bf18      	it	ne
 800b122:	2001      	movne	r0, #1
 800b124:	b002      	add	sp, #8
 800b126:	4770      	bx	lr
 800b128:	4610      	mov	r0, r2
 800b12a:	e7fb      	b.n	800b124 <__ascii_mbtowc+0x16>
 800b12c:	f06f 0001 	mvn.w	r0, #1
 800b130:	e7f8      	b.n	800b124 <__ascii_mbtowc+0x16>

0800b132 <__malloc_lock>:
 800b132:	4770      	bx	lr

0800b134 <__malloc_unlock>:
 800b134:	4770      	bx	lr

0800b136 <__ssputs_r>:
 800b136:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b13a:	688e      	ldr	r6, [r1, #8]
 800b13c:	429e      	cmp	r6, r3
 800b13e:	4682      	mov	sl, r0
 800b140:	460c      	mov	r4, r1
 800b142:	4690      	mov	r8, r2
 800b144:	4699      	mov	r9, r3
 800b146:	d837      	bhi.n	800b1b8 <__ssputs_r+0x82>
 800b148:	898a      	ldrh	r2, [r1, #12]
 800b14a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b14e:	d031      	beq.n	800b1b4 <__ssputs_r+0x7e>
 800b150:	6825      	ldr	r5, [r4, #0]
 800b152:	6909      	ldr	r1, [r1, #16]
 800b154:	1a6f      	subs	r7, r5, r1
 800b156:	6965      	ldr	r5, [r4, #20]
 800b158:	2302      	movs	r3, #2
 800b15a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b15e:	fb95 f5f3 	sdiv	r5, r5, r3
 800b162:	f109 0301 	add.w	r3, r9, #1
 800b166:	443b      	add	r3, r7
 800b168:	429d      	cmp	r5, r3
 800b16a:	bf38      	it	cc
 800b16c:	461d      	movcc	r5, r3
 800b16e:	0553      	lsls	r3, r2, #21
 800b170:	d530      	bpl.n	800b1d4 <__ssputs_r+0x9e>
 800b172:	4629      	mov	r1, r5
 800b174:	f7ff feac 	bl	800aed0 <_malloc_r>
 800b178:	4606      	mov	r6, r0
 800b17a:	b950      	cbnz	r0, 800b192 <__ssputs_r+0x5c>
 800b17c:	230c      	movs	r3, #12
 800b17e:	f8ca 3000 	str.w	r3, [sl]
 800b182:	89a3      	ldrh	r3, [r4, #12]
 800b184:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b188:	81a3      	strh	r3, [r4, #12]
 800b18a:	f04f 30ff 	mov.w	r0, #4294967295
 800b18e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b192:	463a      	mov	r2, r7
 800b194:	6921      	ldr	r1, [r4, #16]
 800b196:	f000 fab6 	bl	800b706 <memcpy>
 800b19a:	89a3      	ldrh	r3, [r4, #12]
 800b19c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b1a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1a4:	81a3      	strh	r3, [r4, #12]
 800b1a6:	6126      	str	r6, [r4, #16]
 800b1a8:	6165      	str	r5, [r4, #20]
 800b1aa:	443e      	add	r6, r7
 800b1ac:	1bed      	subs	r5, r5, r7
 800b1ae:	6026      	str	r6, [r4, #0]
 800b1b0:	60a5      	str	r5, [r4, #8]
 800b1b2:	464e      	mov	r6, r9
 800b1b4:	454e      	cmp	r6, r9
 800b1b6:	d900      	bls.n	800b1ba <__ssputs_r+0x84>
 800b1b8:	464e      	mov	r6, r9
 800b1ba:	4632      	mov	r2, r6
 800b1bc:	4641      	mov	r1, r8
 800b1be:	6820      	ldr	r0, [r4, #0]
 800b1c0:	f000 faac 	bl	800b71c <memmove>
 800b1c4:	68a3      	ldr	r3, [r4, #8]
 800b1c6:	1b9b      	subs	r3, r3, r6
 800b1c8:	60a3      	str	r3, [r4, #8]
 800b1ca:	6823      	ldr	r3, [r4, #0]
 800b1cc:	441e      	add	r6, r3
 800b1ce:	6026      	str	r6, [r4, #0]
 800b1d0:	2000      	movs	r0, #0
 800b1d2:	e7dc      	b.n	800b18e <__ssputs_r+0x58>
 800b1d4:	462a      	mov	r2, r5
 800b1d6:	f000 faba 	bl	800b74e <_realloc_r>
 800b1da:	4606      	mov	r6, r0
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	d1e2      	bne.n	800b1a6 <__ssputs_r+0x70>
 800b1e0:	6921      	ldr	r1, [r4, #16]
 800b1e2:	4650      	mov	r0, sl
 800b1e4:	f7ff fe26 	bl	800ae34 <_free_r>
 800b1e8:	e7c8      	b.n	800b17c <__ssputs_r+0x46>
	...

0800b1ec <_svfiprintf_r>:
 800b1ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1f0:	461d      	mov	r5, r3
 800b1f2:	898b      	ldrh	r3, [r1, #12]
 800b1f4:	061f      	lsls	r7, r3, #24
 800b1f6:	b09d      	sub	sp, #116	; 0x74
 800b1f8:	4680      	mov	r8, r0
 800b1fa:	460c      	mov	r4, r1
 800b1fc:	4616      	mov	r6, r2
 800b1fe:	d50f      	bpl.n	800b220 <_svfiprintf_r+0x34>
 800b200:	690b      	ldr	r3, [r1, #16]
 800b202:	b96b      	cbnz	r3, 800b220 <_svfiprintf_r+0x34>
 800b204:	2140      	movs	r1, #64	; 0x40
 800b206:	f7ff fe63 	bl	800aed0 <_malloc_r>
 800b20a:	6020      	str	r0, [r4, #0]
 800b20c:	6120      	str	r0, [r4, #16]
 800b20e:	b928      	cbnz	r0, 800b21c <_svfiprintf_r+0x30>
 800b210:	230c      	movs	r3, #12
 800b212:	f8c8 3000 	str.w	r3, [r8]
 800b216:	f04f 30ff 	mov.w	r0, #4294967295
 800b21a:	e0c8      	b.n	800b3ae <_svfiprintf_r+0x1c2>
 800b21c:	2340      	movs	r3, #64	; 0x40
 800b21e:	6163      	str	r3, [r4, #20]
 800b220:	2300      	movs	r3, #0
 800b222:	9309      	str	r3, [sp, #36]	; 0x24
 800b224:	2320      	movs	r3, #32
 800b226:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b22a:	2330      	movs	r3, #48	; 0x30
 800b22c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b230:	9503      	str	r5, [sp, #12]
 800b232:	f04f 0b01 	mov.w	fp, #1
 800b236:	4637      	mov	r7, r6
 800b238:	463d      	mov	r5, r7
 800b23a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b23e:	b10b      	cbz	r3, 800b244 <_svfiprintf_r+0x58>
 800b240:	2b25      	cmp	r3, #37	; 0x25
 800b242:	d13e      	bne.n	800b2c2 <_svfiprintf_r+0xd6>
 800b244:	ebb7 0a06 	subs.w	sl, r7, r6
 800b248:	d00b      	beq.n	800b262 <_svfiprintf_r+0x76>
 800b24a:	4653      	mov	r3, sl
 800b24c:	4632      	mov	r2, r6
 800b24e:	4621      	mov	r1, r4
 800b250:	4640      	mov	r0, r8
 800b252:	f7ff ff70 	bl	800b136 <__ssputs_r>
 800b256:	3001      	adds	r0, #1
 800b258:	f000 80a4 	beq.w	800b3a4 <_svfiprintf_r+0x1b8>
 800b25c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b25e:	4453      	add	r3, sl
 800b260:	9309      	str	r3, [sp, #36]	; 0x24
 800b262:	783b      	ldrb	r3, [r7, #0]
 800b264:	2b00      	cmp	r3, #0
 800b266:	f000 809d 	beq.w	800b3a4 <_svfiprintf_r+0x1b8>
 800b26a:	2300      	movs	r3, #0
 800b26c:	f04f 32ff 	mov.w	r2, #4294967295
 800b270:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b274:	9304      	str	r3, [sp, #16]
 800b276:	9307      	str	r3, [sp, #28]
 800b278:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b27c:	931a      	str	r3, [sp, #104]	; 0x68
 800b27e:	462f      	mov	r7, r5
 800b280:	2205      	movs	r2, #5
 800b282:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b286:	4850      	ldr	r0, [pc, #320]	; (800b3c8 <_svfiprintf_r+0x1dc>)
 800b288:	f7f4 ffa2 	bl	80001d0 <memchr>
 800b28c:	9b04      	ldr	r3, [sp, #16]
 800b28e:	b9d0      	cbnz	r0, 800b2c6 <_svfiprintf_r+0xda>
 800b290:	06d9      	lsls	r1, r3, #27
 800b292:	bf44      	itt	mi
 800b294:	2220      	movmi	r2, #32
 800b296:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b29a:	071a      	lsls	r2, r3, #28
 800b29c:	bf44      	itt	mi
 800b29e:	222b      	movmi	r2, #43	; 0x2b
 800b2a0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b2a4:	782a      	ldrb	r2, [r5, #0]
 800b2a6:	2a2a      	cmp	r2, #42	; 0x2a
 800b2a8:	d015      	beq.n	800b2d6 <_svfiprintf_r+0xea>
 800b2aa:	9a07      	ldr	r2, [sp, #28]
 800b2ac:	462f      	mov	r7, r5
 800b2ae:	2000      	movs	r0, #0
 800b2b0:	250a      	movs	r5, #10
 800b2b2:	4639      	mov	r1, r7
 800b2b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2b8:	3b30      	subs	r3, #48	; 0x30
 800b2ba:	2b09      	cmp	r3, #9
 800b2bc:	d94d      	bls.n	800b35a <_svfiprintf_r+0x16e>
 800b2be:	b1b8      	cbz	r0, 800b2f0 <_svfiprintf_r+0x104>
 800b2c0:	e00f      	b.n	800b2e2 <_svfiprintf_r+0xf6>
 800b2c2:	462f      	mov	r7, r5
 800b2c4:	e7b8      	b.n	800b238 <_svfiprintf_r+0x4c>
 800b2c6:	4a40      	ldr	r2, [pc, #256]	; (800b3c8 <_svfiprintf_r+0x1dc>)
 800b2c8:	1a80      	subs	r0, r0, r2
 800b2ca:	fa0b f000 	lsl.w	r0, fp, r0
 800b2ce:	4318      	orrs	r0, r3
 800b2d0:	9004      	str	r0, [sp, #16]
 800b2d2:	463d      	mov	r5, r7
 800b2d4:	e7d3      	b.n	800b27e <_svfiprintf_r+0x92>
 800b2d6:	9a03      	ldr	r2, [sp, #12]
 800b2d8:	1d11      	adds	r1, r2, #4
 800b2da:	6812      	ldr	r2, [r2, #0]
 800b2dc:	9103      	str	r1, [sp, #12]
 800b2de:	2a00      	cmp	r2, #0
 800b2e0:	db01      	blt.n	800b2e6 <_svfiprintf_r+0xfa>
 800b2e2:	9207      	str	r2, [sp, #28]
 800b2e4:	e004      	b.n	800b2f0 <_svfiprintf_r+0x104>
 800b2e6:	4252      	negs	r2, r2
 800b2e8:	f043 0302 	orr.w	r3, r3, #2
 800b2ec:	9207      	str	r2, [sp, #28]
 800b2ee:	9304      	str	r3, [sp, #16]
 800b2f0:	783b      	ldrb	r3, [r7, #0]
 800b2f2:	2b2e      	cmp	r3, #46	; 0x2e
 800b2f4:	d10c      	bne.n	800b310 <_svfiprintf_r+0x124>
 800b2f6:	787b      	ldrb	r3, [r7, #1]
 800b2f8:	2b2a      	cmp	r3, #42	; 0x2a
 800b2fa:	d133      	bne.n	800b364 <_svfiprintf_r+0x178>
 800b2fc:	9b03      	ldr	r3, [sp, #12]
 800b2fe:	1d1a      	adds	r2, r3, #4
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	9203      	str	r2, [sp, #12]
 800b304:	2b00      	cmp	r3, #0
 800b306:	bfb8      	it	lt
 800b308:	f04f 33ff 	movlt.w	r3, #4294967295
 800b30c:	3702      	adds	r7, #2
 800b30e:	9305      	str	r3, [sp, #20]
 800b310:	4d2e      	ldr	r5, [pc, #184]	; (800b3cc <_svfiprintf_r+0x1e0>)
 800b312:	7839      	ldrb	r1, [r7, #0]
 800b314:	2203      	movs	r2, #3
 800b316:	4628      	mov	r0, r5
 800b318:	f7f4 ff5a 	bl	80001d0 <memchr>
 800b31c:	b138      	cbz	r0, 800b32e <_svfiprintf_r+0x142>
 800b31e:	2340      	movs	r3, #64	; 0x40
 800b320:	1b40      	subs	r0, r0, r5
 800b322:	fa03 f000 	lsl.w	r0, r3, r0
 800b326:	9b04      	ldr	r3, [sp, #16]
 800b328:	4303      	orrs	r3, r0
 800b32a:	3701      	adds	r7, #1
 800b32c:	9304      	str	r3, [sp, #16]
 800b32e:	7839      	ldrb	r1, [r7, #0]
 800b330:	4827      	ldr	r0, [pc, #156]	; (800b3d0 <_svfiprintf_r+0x1e4>)
 800b332:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b336:	2206      	movs	r2, #6
 800b338:	1c7e      	adds	r6, r7, #1
 800b33a:	f7f4 ff49 	bl	80001d0 <memchr>
 800b33e:	2800      	cmp	r0, #0
 800b340:	d038      	beq.n	800b3b4 <_svfiprintf_r+0x1c8>
 800b342:	4b24      	ldr	r3, [pc, #144]	; (800b3d4 <_svfiprintf_r+0x1e8>)
 800b344:	bb13      	cbnz	r3, 800b38c <_svfiprintf_r+0x1a0>
 800b346:	9b03      	ldr	r3, [sp, #12]
 800b348:	3307      	adds	r3, #7
 800b34a:	f023 0307 	bic.w	r3, r3, #7
 800b34e:	3308      	adds	r3, #8
 800b350:	9303      	str	r3, [sp, #12]
 800b352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b354:	444b      	add	r3, r9
 800b356:	9309      	str	r3, [sp, #36]	; 0x24
 800b358:	e76d      	b.n	800b236 <_svfiprintf_r+0x4a>
 800b35a:	fb05 3202 	mla	r2, r5, r2, r3
 800b35e:	2001      	movs	r0, #1
 800b360:	460f      	mov	r7, r1
 800b362:	e7a6      	b.n	800b2b2 <_svfiprintf_r+0xc6>
 800b364:	2300      	movs	r3, #0
 800b366:	3701      	adds	r7, #1
 800b368:	9305      	str	r3, [sp, #20]
 800b36a:	4619      	mov	r1, r3
 800b36c:	250a      	movs	r5, #10
 800b36e:	4638      	mov	r0, r7
 800b370:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b374:	3a30      	subs	r2, #48	; 0x30
 800b376:	2a09      	cmp	r2, #9
 800b378:	d903      	bls.n	800b382 <_svfiprintf_r+0x196>
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d0c8      	beq.n	800b310 <_svfiprintf_r+0x124>
 800b37e:	9105      	str	r1, [sp, #20]
 800b380:	e7c6      	b.n	800b310 <_svfiprintf_r+0x124>
 800b382:	fb05 2101 	mla	r1, r5, r1, r2
 800b386:	2301      	movs	r3, #1
 800b388:	4607      	mov	r7, r0
 800b38a:	e7f0      	b.n	800b36e <_svfiprintf_r+0x182>
 800b38c:	ab03      	add	r3, sp, #12
 800b38e:	9300      	str	r3, [sp, #0]
 800b390:	4622      	mov	r2, r4
 800b392:	4b11      	ldr	r3, [pc, #68]	; (800b3d8 <_svfiprintf_r+0x1ec>)
 800b394:	a904      	add	r1, sp, #16
 800b396:	4640      	mov	r0, r8
 800b398:	f3af 8000 	nop.w
 800b39c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b3a0:	4681      	mov	r9, r0
 800b3a2:	d1d6      	bne.n	800b352 <_svfiprintf_r+0x166>
 800b3a4:	89a3      	ldrh	r3, [r4, #12]
 800b3a6:	065b      	lsls	r3, r3, #25
 800b3a8:	f53f af35 	bmi.w	800b216 <_svfiprintf_r+0x2a>
 800b3ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b3ae:	b01d      	add	sp, #116	; 0x74
 800b3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3b4:	ab03      	add	r3, sp, #12
 800b3b6:	9300      	str	r3, [sp, #0]
 800b3b8:	4622      	mov	r2, r4
 800b3ba:	4b07      	ldr	r3, [pc, #28]	; (800b3d8 <_svfiprintf_r+0x1ec>)
 800b3bc:	a904      	add	r1, sp, #16
 800b3be:	4640      	mov	r0, r8
 800b3c0:	f000 f882 	bl	800b4c8 <_printf_i>
 800b3c4:	e7ea      	b.n	800b39c <_svfiprintf_r+0x1b0>
 800b3c6:	bf00      	nop
 800b3c8:	0800b802 	.word	0x0800b802
 800b3cc:	0800b808 	.word	0x0800b808
 800b3d0:	0800b80c 	.word	0x0800b80c
 800b3d4:	00000000 	.word	0x00000000
 800b3d8:	0800b137 	.word	0x0800b137

0800b3dc <_printf_common>:
 800b3dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3e0:	4691      	mov	r9, r2
 800b3e2:	461f      	mov	r7, r3
 800b3e4:	688a      	ldr	r2, [r1, #8]
 800b3e6:	690b      	ldr	r3, [r1, #16]
 800b3e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	bfb8      	it	lt
 800b3f0:	4613      	movlt	r3, r2
 800b3f2:	f8c9 3000 	str.w	r3, [r9]
 800b3f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b3fa:	4606      	mov	r6, r0
 800b3fc:	460c      	mov	r4, r1
 800b3fe:	b112      	cbz	r2, 800b406 <_printf_common+0x2a>
 800b400:	3301      	adds	r3, #1
 800b402:	f8c9 3000 	str.w	r3, [r9]
 800b406:	6823      	ldr	r3, [r4, #0]
 800b408:	0699      	lsls	r1, r3, #26
 800b40a:	bf42      	ittt	mi
 800b40c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b410:	3302      	addmi	r3, #2
 800b412:	f8c9 3000 	strmi.w	r3, [r9]
 800b416:	6825      	ldr	r5, [r4, #0]
 800b418:	f015 0506 	ands.w	r5, r5, #6
 800b41c:	d107      	bne.n	800b42e <_printf_common+0x52>
 800b41e:	f104 0a19 	add.w	sl, r4, #25
 800b422:	68e3      	ldr	r3, [r4, #12]
 800b424:	f8d9 2000 	ldr.w	r2, [r9]
 800b428:	1a9b      	subs	r3, r3, r2
 800b42a:	42ab      	cmp	r3, r5
 800b42c:	dc28      	bgt.n	800b480 <_printf_common+0xa4>
 800b42e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b432:	6822      	ldr	r2, [r4, #0]
 800b434:	3300      	adds	r3, #0
 800b436:	bf18      	it	ne
 800b438:	2301      	movne	r3, #1
 800b43a:	0692      	lsls	r2, r2, #26
 800b43c:	d42d      	bmi.n	800b49a <_printf_common+0xbe>
 800b43e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b442:	4639      	mov	r1, r7
 800b444:	4630      	mov	r0, r6
 800b446:	47c0      	blx	r8
 800b448:	3001      	adds	r0, #1
 800b44a:	d020      	beq.n	800b48e <_printf_common+0xb2>
 800b44c:	6823      	ldr	r3, [r4, #0]
 800b44e:	68e5      	ldr	r5, [r4, #12]
 800b450:	f8d9 2000 	ldr.w	r2, [r9]
 800b454:	f003 0306 	and.w	r3, r3, #6
 800b458:	2b04      	cmp	r3, #4
 800b45a:	bf08      	it	eq
 800b45c:	1aad      	subeq	r5, r5, r2
 800b45e:	68a3      	ldr	r3, [r4, #8]
 800b460:	6922      	ldr	r2, [r4, #16]
 800b462:	bf0c      	ite	eq
 800b464:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b468:	2500      	movne	r5, #0
 800b46a:	4293      	cmp	r3, r2
 800b46c:	bfc4      	itt	gt
 800b46e:	1a9b      	subgt	r3, r3, r2
 800b470:	18ed      	addgt	r5, r5, r3
 800b472:	f04f 0900 	mov.w	r9, #0
 800b476:	341a      	adds	r4, #26
 800b478:	454d      	cmp	r5, r9
 800b47a:	d11a      	bne.n	800b4b2 <_printf_common+0xd6>
 800b47c:	2000      	movs	r0, #0
 800b47e:	e008      	b.n	800b492 <_printf_common+0xb6>
 800b480:	2301      	movs	r3, #1
 800b482:	4652      	mov	r2, sl
 800b484:	4639      	mov	r1, r7
 800b486:	4630      	mov	r0, r6
 800b488:	47c0      	blx	r8
 800b48a:	3001      	adds	r0, #1
 800b48c:	d103      	bne.n	800b496 <_printf_common+0xba>
 800b48e:	f04f 30ff 	mov.w	r0, #4294967295
 800b492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b496:	3501      	adds	r5, #1
 800b498:	e7c3      	b.n	800b422 <_printf_common+0x46>
 800b49a:	18e1      	adds	r1, r4, r3
 800b49c:	1c5a      	adds	r2, r3, #1
 800b49e:	2030      	movs	r0, #48	; 0x30
 800b4a0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b4a4:	4422      	add	r2, r4
 800b4a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b4aa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b4ae:	3302      	adds	r3, #2
 800b4b0:	e7c5      	b.n	800b43e <_printf_common+0x62>
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	4622      	mov	r2, r4
 800b4b6:	4639      	mov	r1, r7
 800b4b8:	4630      	mov	r0, r6
 800b4ba:	47c0      	blx	r8
 800b4bc:	3001      	adds	r0, #1
 800b4be:	d0e6      	beq.n	800b48e <_printf_common+0xb2>
 800b4c0:	f109 0901 	add.w	r9, r9, #1
 800b4c4:	e7d8      	b.n	800b478 <_printf_common+0x9c>
	...

0800b4c8 <_printf_i>:
 800b4c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b4cc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b4d0:	460c      	mov	r4, r1
 800b4d2:	7e09      	ldrb	r1, [r1, #24]
 800b4d4:	b085      	sub	sp, #20
 800b4d6:	296e      	cmp	r1, #110	; 0x6e
 800b4d8:	4617      	mov	r7, r2
 800b4da:	4606      	mov	r6, r0
 800b4dc:	4698      	mov	r8, r3
 800b4de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b4e0:	f000 80b3 	beq.w	800b64a <_printf_i+0x182>
 800b4e4:	d822      	bhi.n	800b52c <_printf_i+0x64>
 800b4e6:	2963      	cmp	r1, #99	; 0x63
 800b4e8:	d036      	beq.n	800b558 <_printf_i+0x90>
 800b4ea:	d80a      	bhi.n	800b502 <_printf_i+0x3a>
 800b4ec:	2900      	cmp	r1, #0
 800b4ee:	f000 80b9 	beq.w	800b664 <_printf_i+0x19c>
 800b4f2:	2958      	cmp	r1, #88	; 0x58
 800b4f4:	f000 8083 	beq.w	800b5fe <_printf_i+0x136>
 800b4f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b4fc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b500:	e032      	b.n	800b568 <_printf_i+0xa0>
 800b502:	2964      	cmp	r1, #100	; 0x64
 800b504:	d001      	beq.n	800b50a <_printf_i+0x42>
 800b506:	2969      	cmp	r1, #105	; 0x69
 800b508:	d1f6      	bne.n	800b4f8 <_printf_i+0x30>
 800b50a:	6820      	ldr	r0, [r4, #0]
 800b50c:	6813      	ldr	r3, [r2, #0]
 800b50e:	0605      	lsls	r5, r0, #24
 800b510:	f103 0104 	add.w	r1, r3, #4
 800b514:	d52a      	bpl.n	800b56c <_printf_i+0xa4>
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	6011      	str	r1, [r2, #0]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	da03      	bge.n	800b526 <_printf_i+0x5e>
 800b51e:	222d      	movs	r2, #45	; 0x2d
 800b520:	425b      	negs	r3, r3
 800b522:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b526:	486f      	ldr	r0, [pc, #444]	; (800b6e4 <_printf_i+0x21c>)
 800b528:	220a      	movs	r2, #10
 800b52a:	e039      	b.n	800b5a0 <_printf_i+0xd8>
 800b52c:	2973      	cmp	r1, #115	; 0x73
 800b52e:	f000 809d 	beq.w	800b66c <_printf_i+0x1a4>
 800b532:	d808      	bhi.n	800b546 <_printf_i+0x7e>
 800b534:	296f      	cmp	r1, #111	; 0x6f
 800b536:	d020      	beq.n	800b57a <_printf_i+0xb2>
 800b538:	2970      	cmp	r1, #112	; 0x70
 800b53a:	d1dd      	bne.n	800b4f8 <_printf_i+0x30>
 800b53c:	6823      	ldr	r3, [r4, #0]
 800b53e:	f043 0320 	orr.w	r3, r3, #32
 800b542:	6023      	str	r3, [r4, #0]
 800b544:	e003      	b.n	800b54e <_printf_i+0x86>
 800b546:	2975      	cmp	r1, #117	; 0x75
 800b548:	d017      	beq.n	800b57a <_printf_i+0xb2>
 800b54a:	2978      	cmp	r1, #120	; 0x78
 800b54c:	d1d4      	bne.n	800b4f8 <_printf_i+0x30>
 800b54e:	2378      	movs	r3, #120	; 0x78
 800b550:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b554:	4864      	ldr	r0, [pc, #400]	; (800b6e8 <_printf_i+0x220>)
 800b556:	e055      	b.n	800b604 <_printf_i+0x13c>
 800b558:	6813      	ldr	r3, [r2, #0]
 800b55a:	1d19      	adds	r1, r3, #4
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	6011      	str	r1, [r2, #0]
 800b560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b564:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b568:	2301      	movs	r3, #1
 800b56a:	e08c      	b.n	800b686 <_printf_i+0x1be>
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	6011      	str	r1, [r2, #0]
 800b570:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b574:	bf18      	it	ne
 800b576:	b21b      	sxthne	r3, r3
 800b578:	e7cf      	b.n	800b51a <_printf_i+0x52>
 800b57a:	6813      	ldr	r3, [r2, #0]
 800b57c:	6825      	ldr	r5, [r4, #0]
 800b57e:	1d18      	adds	r0, r3, #4
 800b580:	6010      	str	r0, [r2, #0]
 800b582:	0628      	lsls	r0, r5, #24
 800b584:	d501      	bpl.n	800b58a <_printf_i+0xc2>
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	e002      	b.n	800b590 <_printf_i+0xc8>
 800b58a:	0668      	lsls	r0, r5, #25
 800b58c:	d5fb      	bpl.n	800b586 <_printf_i+0xbe>
 800b58e:	881b      	ldrh	r3, [r3, #0]
 800b590:	4854      	ldr	r0, [pc, #336]	; (800b6e4 <_printf_i+0x21c>)
 800b592:	296f      	cmp	r1, #111	; 0x6f
 800b594:	bf14      	ite	ne
 800b596:	220a      	movne	r2, #10
 800b598:	2208      	moveq	r2, #8
 800b59a:	2100      	movs	r1, #0
 800b59c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b5a0:	6865      	ldr	r5, [r4, #4]
 800b5a2:	60a5      	str	r5, [r4, #8]
 800b5a4:	2d00      	cmp	r5, #0
 800b5a6:	f2c0 8095 	blt.w	800b6d4 <_printf_i+0x20c>
 800b5aa:	6821      	ldr	r1, [r4, #0]
 800b5ac:	f021 0104 	bic.w	r1, r1, #4
 800b5b0:	6021      	str	r1, [r4, #0]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d13d      	bne.n	800b632 <_printf_i+0x16a>
 800b5b6:	2d00      	cmp	r5, #0
 800b5b8:	f040 808e 	bne.w	800b6d8 <_printf_i+0x210>
 800b5bc:	4665      	mov	r5, ip
 800b5be:	2a08      	cmp	r2, #8
 800b5c0:	d10b      	bne.n	800b5da <_printf_i+0x112>
 800b5c2:	6823      	ldr	r3, [r4, #0]
 800b5c4:	07db      	lsls	r3, r3, #31
 800b5c6:	d508      	bpl.n	800b5da <_printf_i+0x112>
 800b5c8:	6923      	ldr	r3, [r4, #16]
 800b5ca:	6862      	ldr	r2, [r4, #4]
 800b5cc:	429a      	cmp	r2, r3
 800b5ce:	bfde      	ittt	le
 800b5d0:	2330      	movle	r3, #48	; 0x30
 800b5d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b5d6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b5da:	ebac 0305 	sub.w	r3, ip, r5
 800b5de:	6123      	str	r3, [r4, #16]
 800b5e0:	f8cd 8000 	str.w	r8, [sp]
 800b5e4:	463b      	mov	r3, r7
 800b5e6:	aa03      	add	r2, sp, #12
 800b5e8:	4621      	mov	r1, r4
 800b5ea:	4630      	mov	r0, r6
 800b5ec:	f7ff fef6 	bl	800b3dc <_printf_common>
 800b5f0:	3001      	adds	r0, #1
 800b5f2:	d14d      	bne.n	800b690 <_printf_i+0x1c8>
 800b5f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b5f8:	b005      	add	sp, #20
 800b5fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5fe:	4839      	ldr	r0, [pc, #228]	; (800b6e4 <_printf_i+0x21c>)
 800b600:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b604:	6813      	ldr	r3, [r2, #0]
 800b606:	6821      	ldr	r1, [r4, #0]
 800b608:	1d1d      	adds	r5, r3, #4
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	6015      	str	r5, [r2, #0]
 800b60e:	060a      	lsls	r2, r1, #24
 800b610:	d50b      	bpl.n	800b62a <_printf_i+0x162>
 800b612:	07ca      	lsls	r2, r1, #31
 800b614:	bf44      	itt	mi
 800b616:	f041 0120 	orrmi.w	r1, r1, #32
 800b61a:	6021      	strmi	r1, [r4, #0]
 800b61c:	b91b      	cbnz	r3, 800b626 <_printf_i+0x15e>
 800b61e:	6822      	ldr	r2, [r4, #0]
 800b620:	f022 0220 	bic.w	r2, r2, #32
 800b624:	6022      	str	r2, [r4, #0]
 800b626:	2210      	movs	r2, #16
 800b628:	e7b7      	b.n	800b59a <_printf_i+0xd2>
 800b62a:	064d      	lsls	r5, r1, #25
 800b62c:	bf48      	it	mi
 800b62e:	b29b      	uxthmi	r3, r3
 800b630:	e7ef      	b.n	800b612 <_printf_i+0x14a>
 800b632:	4665      	mov	r5, ip
 800b634:	fbb3 f1f2 	udiv	r1, r3, r2
 800b638:	fb02 3311 	mls	r3, r2, r1, r3
 800b63c:	5cc3      	ldrb	r3, [r0, r3]
 800b63e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b642:	460b      	mov	r3, r1
 800b644:	2900      	cmp	r1, #0
 800b646:	d1f5      	bne.n	800b634 <_printf_i+0x16c>
 800b648:	e7b9      	b.n	800b5be <_printf_i+0xf6>
 800b64a:	6813      	ldr	r3, [r2, #0]
 800b64c:	6825      	ldr	r5, [r4, #0]
 800b64e:	6961      	ldr	r1, [r4, #20]
 800b650:	1d18      	adds	r0, r3, #4
 800b652:	6010      	str	r0, [r2, #0]
 800b654:	0628      	lsls	r0, r5, #24
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	d501      	bpl.n	800b65e <_printf_i+0x196>
 800b65a:	6019      	str	r1, [r3, #0]
 800b65c:	e002      	b.n	800b664 <_printf_i+0x19c>
 800b65e:	066a      	lsls	r2, r5, #25
 800b660:	d5fb      	bpl.n	800b65a <_printf_i+0x192>
 800b662:	8019      	strh	r1, [r3, #0]
 800b664:	2300      	movs	r3, #0
 800b666:	6123      	str	r3, [r4, #16]
 800b668:	4665      	mov	r5, ip
 800b66a:	e7b9      	b.n	800b5e0 <_printf_i+0x118>
 800b66c:	6813      	ldr	r3, [r2, #0]
 800b66e:	1d19      	adds	r1, r3, #4
 800b670:	6011      	str	r1, [r2, #0]
 800b672:	681d      	ldr	r5, [r3, #0]
 800b674:	6862      	ldr	r2, [r4, #4]
 800b676:	2100      	movs	r1, #0
 800b678:	4628      	mov	r0, r5
 800b67a:	f7f4 fda9 	bl	80001d0 <memchr>
 800b67e:	b108      	cbz	r0, 800b684 <_printf_i+0x1bc>
 800b680:	1b40      	subs	r0, r0, r5
 800b682:	6060      	str	r0, [r4, #4]
 800b684:	6863      	ldr	r3, [r4, #4]
 800b686:	6123      	str	r3, [r4, #16]
 800b688:	2300      	movs	r3, #0
 800b68a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b68e:	e7a7      	b.n	800b5e0 <_printf_i+0x118>
 800b690:	6923      	ldr	r3, [r4, #16]
 800b692:	462a      	mov	r2, r5
 800b694:	4639      	mov	r1, r7
 800b696:	4630      	mov	r0, r6
 800b698:	47c0      	blx	r8
 800b69a:	3001      	adds	r0, #1
 800b69c:	d0aa      	beq.n	800b5f4 <_printf_i+0x12c>
 800b69e:	6823      	ldr	r3, [r4, #0]
 800b6a0:	079b      	lsls	r3, r3, #30
 800b6a2:	d413      	bmi.n	800b6cc <_printf_i+0x204>
 800b6a4:	68e0      	ldr	r0, [r4, #12]
 800b6a6:	9b03      	ldr	r3, [sp, #12]
 800b6a8:	4298      	cmp	r0, r3
 800b6aa:	bfb8      	it	lt
 800b6ac:	4618      	movlt	r0, r3
 800b6ae:	e7a3      	b.n	800b5f8 <_printf_i+0x130>
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	464a      	mov	r2, r9
 800b6b4:	4639      	mov	r1, r7
 800b6b6:	4630      	mov	r0, r6
 800b6b8:	47c0      	blx	r8
 800b6ba:	3001      	adds	r0, #1
 800b6bc:	d09a      	beq.n	800b5f4 <_printf_i+0x12c>
 800b6be:	3501      	adds	r5, #1
 800b6c0:	68e3      	ldr	r3, [r4, #12]
 800b6c2:	9a03      	ldr	r2, [sp, #12]
 800b6c4:	1a9b      	subs	r3, r3, r2
 800b6c6:	42ab      	cmp	r3, r5
 800b6c8:	dcf2      	bgt.n	800b6b0 <_printf_i+0x1e8>
 800b6ca:	e7eb      	b.n	800b6a4 <_printf_i+0x1dc>
 800b6cc:	2500      	movs	r5, #0
 800b6ce:	f104 0919 	add.w	r9, r4, #25
 800b6d2:	e7f5      	b.n	800b6c0 <_printf_i+0x1f8>
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d1ac      	bne.n	800b632 <_printf_i+0x16a>
 800b6d8:	7803      	ldrb	r3, [r0, #0]
 800b6da:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b6de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b6e2:	e76c      	b.n	800b5be <_printf_i+0xf6>
 800b6e4:	0800b813 	.word	0x0800b813
 800b6e8:	0800b824 	.word	0x0800b824

0800b6ec <__ascii_wctomb>:
 800b6ec:	b149      	cbz	r1, 800b702 <__ascii_wctomb+0x16>
 800b6ee:	2aff      	cmp	r2, #255	; 0xff
 800b6f0:	bf85      	ittet	hi
 800b6f2:	238a      	movhi	r3, #138	; 0x8a
 800b6f4:	6003      	strhi	r3, [r0, #0]
 800b6f6:	700a      	strbls	r2, [r1, #0]
 800b6f8:	f04f 30ff 	movhi.w	r0, #4294967295
 800b6fc:	bf98      	it	ls
 800b6fe:	2001      	movls	r0, #1
 800b700:	4770      	bx	lr
 800b702:	4608      	mov	r0, r1
 800b704:	4770      	bx	lr

0800b706 <memcpy>:
 800b706:	b510      	push	{r4, lr}
 800b708:	1e43      	subs	r3, r0, #1
 800b70a:	440a      	add	r2, r1
 800b70c:	4291      	cmp	r1, r2
 800b70e:	d100      	bne.n	800b712 <memcpy+0xc>
 800b710:	bd10      	pop	{r4, pc}
 800b712:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b716:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b71a:	e7f7      	b.n	800b70c <memcpy+0x6>

0800b71c <memmove>:
 800b71c:	4288      	cmp	r0, r1
 800b71e:	b510      	push	{r4, lr}
 800b720:	eb01 0302 	add.w	r3, r1, r2
 800b724:	d807      	bhi.n	800b736 <memmove+0x1a>
 800b726:	1e42      	subs	r2, r0, #1
 800b728:	4299      	cmp	r1, r3
 800b72a:	d00a      	beq.n	800b742 <memmove+0x26>
 800b72c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b730:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b734:	e7f8      	b.n	800b728 <memmove+0xc>
 800b736:	4283      	cmp	r3, r0
 800b738:	d9f5      	bls.n	800b726 <memmove+0xa>
 800b73a:	1881      	adds	r1, r0, r2
 800b73c:	1ad2      	subs	r2, r2, r3
 800b73e:	42d3      	cmn	r3, r2
 800b740:	d100      	bne.n	800b744 <memmove+0x28>
 800b742:	bd10      	pop	{r4, pc}
 800b744:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b748:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b74c:	e7f7      	b.n	800b73e <memmove+0x22>

0800b74e <_realloc_r>:
 800b74e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b750:	4607      	mov	r7, r0
 800b752:	4614      	mov	r4, r2
 800b754:	460e      	mov	r6, r1
 800b756:	b921      	cbnz	r1, 800b762 <_realloc_r+0x14>
 800b758:	4611      	mov	r1, r2
 800b75a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b75e:	f7ff bbb7 	b.w	800aed0 <_malloc_r>
 800b762:	b922      	cbnz	r2, 800b76e <_realloc_r+0x20>
 800b764:	f7ff fb66 	bl	800ae34 <_free_r>
 800b768:	4625      	mov	r5, r4
 800b76a:	4628      	mov	r0, r5
 800b76c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b76e:	f000 f814 	bl	800b79a <_malloc_usable_size_r>
 800b772:	42a0      	cmp	r0, r4
 800b774:	d20f      	bcs.n	800b796 <_realloc_r+0x48>
 800b776:	4621      	mov	r1, r4
 800b778:	4638      	mov	r0, r7
 800b77a:	f7ff fba9 	bl	800aed0 <_malloc_r>
 800b77e:	4605      	mov	r5, r0
 800b780:	2800      	cmp	r0, #0
 800b782:	d0f2      	beq.n	800b76a <_realloc_r+0x1c>
 800b784:	4631      	mov	r1, r6
 800b786:	4622      	mov	r2, r4
 800b788:	f7ff ffbd 	bl	800b706 <memcpy>
 800b78c:	4631      	mov	r1, r6
 800b78e:	4638      	mov	r0, r7
 800b790:	f7ff fb50 	bl	800ae34 <_free_r>
 800b794:	e7e9      	b.n	800b76a <_realloc_r+0x1c>
 800b796:	4635      	mov	r5, r6
 800b798:	e7e7      	b.n	800b76a <_realloc_r+0x1c>

0800b79a <_malloc_usable_size_r>:
 800b79a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b79e:	1f18      	subs	r0, r3, #4
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	bfbc      	itt	lt
 800b7a4:	580b      	ldrlt	r3, [r1, r0]
 800b7a6:	18c0      	addlt	r0, r0, r3
 800b7a8:	4770      	bx	lr
	...

0800b7ac <_init>:
 800b7ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7ae:	bf00      	nop
 800b7b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7b2:	bc08      	pop	{r3}
 800b7b4:	469e      	mov	lr, r3
 800b7b6:	4770      	bx	lr

0800b7b8 <_fini>:
 800b7b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7ba:	bf00      	nop
 800b7bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7be:	bc08      	pop	{r3}
 800b7c0:	469e      	mov	lr, r3
 800b7c2:	4770      	bx	lr
