<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='938' type='void llvm::TargetRegisterInfo::getOffsetOpcodes(const llvm::StackOffset &amp; Offset, SmallVectorImpl&lt;uint64_t&gt; &amp; Ops) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='937'>/// Gets the DWARF expression opcodes for \p Offset.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp' l='751' u='c' c='_ZN4llvm16DwarfCompileUnit24constructVariableDIEImplERKNS_11DbgVariableEb'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='561' ll='565' type='void llvm::TargetRegisterInfo::getOffsetOpcodes(const llvm::StackOffset &amp; Offset, SmallVectorImpl&lt;uint64_t&gt; &amp; Ops) const'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='578' u='c' c='_ZNK4llvm18TargetRegisterInfo23prependOffsetExpressionEPKNS_12DIExpressionEjRKNS_11StackOffsetE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='599' c='_ZNK4llvm19AArch64RegisterInfo16getOffsetOpcodesERKNS_11StackOffsetERNS_15SmallVectorImplImEE'/>
