Running: F:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/BAMBI1/teszt_szamologep_isim_beh.exe -prj F:/BAMBI1/teszt_szamologep_beh.prj work.teszt_szamologep work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "F:/BAMBI1/oszto.v" into library work
Analyzing Verilog file "F:/BAMBI1/hetszegmens.v" into library work
Analyzing Verilog file "F:/BAMBI1/szamologep.v" into library work
Analyzing Verilog file "F:/BAMBI1/teszt_szamologep.v" into library work
Analyzing Verilog file "F:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 192800 KB
Fuse CPU Usage: 312 ms
Compiling module oszto
Compiling module oszto(BITS=8)
Compiling module hetszegmens
Compiling module szamologep
Compiling module teszt_szamologep
Compiling module glbl
Time Resolution for simulation is 1ps.
ERROR:Simulator:861 - Failed to link the design
