{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741442888668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741442888668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 08 09:08:08 2025 " "Processing started: Sat Mar 08 09:08:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741442888668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741442888668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter_L3_Pipelined_Top -c FIR_Filter_L3_Pipelined_Top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter_L3_Pipelined_Top -c FIR_Filter_L3_Pipelined_Top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741442888668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741442888995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741442888995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinewave.sv 1 1 " "Found 1 design units, including 1 entities, in source file sinewave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineWave " "Found entity 1: SineWave" {  } { { "SineWave.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/SineWave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741442894943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741442894943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_pipeline " "Found entity 1: fir_pipeline" {  } { { "fir_pipeline.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/fir_pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741442894956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741442894956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_Filter_tb " "Found entity 1: FIR_Filter_tb" {  } { { "FIR_Filter_tb.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741442894957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741442894957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter_l3_pipelined_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter_l3_pipelined_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_Filter_L3_Pipelined_Top " "Found entity 1: FIR_Filter_L3_Pipelined_Top" {  } { { "FIR_Filter_L3_Pipelined_Top.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741442894959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741442894959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNT count counter.sv(2) " "Verilog HDL Declaration information at counter.sv(2): object \"COUNT\" differs only in case from object \"count\" in the same scope" {  } { { "counter.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/counter.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1741442894961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741442894961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741442894961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR_Filter_L3_Pipelined_Top " "Elaborating entity \"FIR_Filter_L3_Pipelined_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741442895009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_pipeline fir_pipeline:H0 " "Elaborating entity \"fir_pipeline\" for hierarchy \"fir_pipeline:H0\"" {  } { { "FIR_Filter_L3_Pipelined_Top.sv" "H0" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741442895033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_pipeline fir_pipeline:H1 " "Elaborating entity \"fir_pipeline\" for hierarchy \"fir_pipeline:H1\"" {  } { { "FIR_Filter_L3_Pipelined_Top.sv" "H1" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741442895130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_pipeline fir_pipeline:H2 " "Elaborating entity \"fir_pipeline\" for hierarchy \"fir_pipeline:H2\"" {  } { { "FIR_Filter_L3_Pipelined_Top.sv" "H2" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741442895220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_pipeline fir_pipeline:H0_H1 " "Elaborating entity \"fir_pipeline\" for hierarchy \"fir_pipeline:H0_H1\"" {  } { { "FIR_Filter_L3_Pipelined_Top.sv" "H0_H1" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741442895306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_pipeline fir_pipeline:H1_H2 " "Elaborating entity \"fir_pipeline\" for hierarchy \"fir_pipeline:H1_H2\"" {  } { { "FIR_Filter_L3_Pipelined_Top.sv" "H1_H2" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741442895387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_pipeline fir_pipeline:H0_H1_H2 " "Elaborating entity \"fir_pipeline\" for hierarchy \"fir_pipeline:H0_H1_H2\"" {  } { { "FIR_Filter_L3_Pipelined_Top.sv" "H0_H1_H2" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741442895470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/output_files/FIR_Filter_L3_Pipelined_Top.map.smsg " "Generated suppressed messages file C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel L3 Fully Piped/VerilogFilterArchitectureDesign/output_files/FIR_Filter_L3_Pipelined_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1741442895773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741442895787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 08 09:08:15 2025 " "Processing ended: Sat Mar 08 09:08:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741442895787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741442895787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741442895787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741442895787 ""}
