Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 217 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Mon Apr  5 22:44:04 2010
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.gui

