#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 31 14:30:44 2022
# Process ID: 4988
# Current directory: X:/SAP/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16972 X:\SAP\final\final.xpr
# Log file: X:/SAP/final/vivado.log
# Journal file: X:/SAP/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/SAP/final/final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'x:/SAP/lib_SAP_2022_02_02'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 790.664 ; gain = 71.441
update_compile_order -fileset sources_1
open_bd_design {X:/SAP/final/final.srcs/sources_1/bd/automat/automat.bd}
Adding cell -- xilinx.com:module_ref:next_state_logic:1.0 - next_state_logic_0
Adding cell -- xilinx.com:module_ref:output_logic:1.0 - output_logic_0
Adding cell -- FIT:user:dff:1.0 - dff_0
Adding cell -- FIT:user:dff:1.0 - dff_1
Adding cell -- FIT:user:dff:1.0 - dff_2
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(ce) and /dff_2/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(ce) and /dff_1/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(ce) and /dff_0/clk(undef)
Successfully read diagram <automat> from BD file <X:/SAP/final/final.srcs/sources_1/bd/automat/automat.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 902.281 ; gain = 90.395
close_bd_design [get_bd_designs automat]
open_bd_design {X:/SAP/final/final.srcs/sources_1/bd/automat/automat.bd}
Adding cell -- xilinx.com:module_ref:next_state_logic:1.0 - next_state_logic_0
Adding cell -- xilinx.com:module_ref:output_logic:1.0 - output_logic_0
Adding cell -- FIT:user:dff:1.0 - dff_0
Adding cell -- FIT:user:dff:1.0 - dff_1
Adding cell -- FIT:user:dff:1.0 - dff_2
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(ce) and /dff_2/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(ce) and /dff_1/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(ce) and /dff_0/clk(undef)
Successfully read diagram <automat> from BD file <X:/SAP/final/final.srcs/sources_1/bd/automat/automat.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 17:13:48 2022...
