#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c343e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c34570 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c28fd0 .functor NOT 1, L_0x1c602e0, C4<0>, C4<0>, C4<0>;
L_0x1c5fff0 .functor XOR 1, L_0x1c5fe00, L_0x1c5ff50, C4<0>, C4<0>;
L_0x1c601d0 .functor XOR 1, L_0x1c5fff0, L_0x1c60100, C4<0>, C4<0>;
v0x1c5e1b0_0 .net *"_ivl_10", 0 0, L_0x1c60100;  1 drivers
v0x1c5e2b0_0 .net *"_ivl_12", 0 0, L_0x1c601d0;  1 drivers
v0x1c5e390_0 .net *"_ivl_2", 0 0, L_0x1c5fd60;  1 drivers
v0x1c5e450_0 .net *"_ivl_4", 0 0, L_0x1c5fe00;  1 drivers
v0x1c5e530_0 .net *"_ivl_6", 0 0, L_0x1c5ff50;  1 drivers
v0x1c5e660_0 .net *"_ivl_8", 0 0, L_0x1c5fff0;  1 drivers
v0x1c5e740_0 .var "clk", 0 0;
v0x1c5e7e0_0 .net "f_dut", 0 0, v0x1c5db80_0;  1 drivers
v0x1c5e880_0 .net "f_ref", 0 0, L_0x1c5fa50;  1 drivers
v0x1c5e9e0_0 .var/2u "stats1", 159 0;
v0x1c5ea80_0 .var/2u "strobe", 0 0;
v0x1c5eb20_0 .net "tb_match", 0 0, L_0x1c602e0;  1 drivers
v0x1c5ebe0_0 .net "tb_mismatch", 0 0, L_0x1c28fd0;  1 drivers
v0x1c5eca0_0 .net "wavedrom_enable", 0 0, v0x1c5d540_0;  1 drivers
v0x1c5ed70_0 .net "wavedrom_title", 511 0, v0x1c5d600_0;  1 drivers
v0x1c5ee40_0 .net "x1", 0 0, v0x1c5d6c0_0;  1 drivers
v0x1c5eee0_0 .net "x2", 0 0, v0x1c5d760_0;  1 drivers
v0x1c5f090_0 .net "x3", 0 0, v0x1c5d850_0;  1 drivers
L_0x1c5fd60 .concat [ 1 0 0 0], L_0x1c5fa50;
L_0x1c5fe00 .concat [ 1 0 0 0], L_0x1c5fa50;
L_0x1c5ff50 .concat [ 1 0 0 0], v0x1c5db80_0;
L_0x1c60100 .concat [ 1 0 0 0], L_0x1c5fa50;
L_0x1c602e0 .cmp/eeq 1, L_0x1c5fd60, L_0x1c601d0;
S_0x1c34700 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1c34570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1c1fe40 .functor NOT 1, v0x1c5d850_0, C4<0>, C4<0>, C4<0>;
L_0x1c34e20 .functor AND 1, L_0x1c1fe40, v0x1c5d760_0, C4<1>, C4<1>;
L_0x1c29040 .functor NOT 1, v0x1c5d6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5f330 .functor AND 1, L_0x1c34e20, L_0x1c29040, C4<1>, C4<1>;
L_0x1c5f400 .functor NOT 1, v0x1c5d850_0, C4<0>, C4<0>, C4<0>;
L_0x1c5f470 .functor AND 1, L_0x1c5f400, v0x1c5d760_0, C4<1>, C4<1>;
L_0x1c5f520 .functor AND 1, L_0x1c5f470, v0x1c5d6c0_0, C4<1>, C4<1>;
L_0x1c5f5e0 .functor OR 1, L_0x1c5f330, L_0x1c5f520, C4<0>, C4<0>;
L_0x1c5f740 .functor NOT 1, v0x1c5d760_0, C4<0>, C4<0>, C4<0>;
L_0x1c5f7b0 .functor AND 1, v0x1c5d850_0, L_0x1c5f740, C4<1>, C4<1>;
L_0x1c5f8d0 .functor AND 1, L_0x1c5f7b0, v0x1c5d6c0_0, C4<1>, C4<1>;
L_0x1c5f940 .functor OR 1, L_0x1c5f5e0, L_0x1c5f8d0, C4<0>, C4<0>;
L_0x1c5fac0 .functor AND 1, v0x1c5d850_0, v0x1c5d760_0, C4<1>, C4<1>;
L_0x1c5fb30 .functor AND 1, L_0x1c5fac0, v0x1c5d6c0_0, C4<1>, C4<1>;
L_0x1c5fa50 .functor OR 1, L_0x1c5f940, L_0x1c5fb30, C4<0>, C4<0>;
v0x1c29240_0 .net *"_ivl_0", 0 0, L_0x1c1fe40;  1 drivers
v0x1c292e0_0 .net *"_ivl_10", 0 0, L_0x1c5f470;  1 drivers
v0x1c1feb0_0 .net *"_ivl_12", 0 0, L_0x1c5f520;  1 drivers
v0x1c5bea0_0 .net *"_ivl_14", 0 0, L_0x1c5f5e0;  1 drivers
v0x1c5bf80_0 .net *"_ivl_16", 0 0, L_0x1c5f740;  1 drivers
v0x1c5c0b0_0 .net *"_ivl_18", 0 0, L_0x1c5f7b0;  1 drivers
v0x1c5c190_0 .net *"_ivl_2", 0 0, L_0x1c34e20;  1 drivers
v0x1c5c270_0 .net *"_ivl_20", 0 0, L_0x1c5f8d0;  1 drivers
v0x1c5c350_0 .net *"_ivl_22", 0 0, L_0x1c5f940;  1 drivers
v0x1c5c4c0_0 .net *"_ivl_24", 0 0, L_0x1c5fac0;  1 drivers
v0x1c5c5a0_0 .net *"_ivl_26", 0 0, L_0x1c5fb30;  1 drivers
v0x1c5c680_0 .net *"_ivl_4", 0 0, L_0x1c29040;  1 drivers
v0x1c5c760_0 .net *"_ivl_6", 0 0, L_0x1c5f330;  1 drivers
v0x1c5c840_0 .net *"_ivl_8", 0 0, L_0x1c5f400;  1 drivers
v0x1c5c920_0 .net "f", 0 0, L_0x1c5fa50;  alias, 1 drivers
v0x1c5c9e0_0 .net "x1", 0 0, v0x1c5d6c0_0;  alias, 1 drivers
v0x1c5caa0_0 .net "x2", 0 0, v0x1c5d760_0;  alias, 1 drivers
v0x1c5cb60_0 .net "x3", 0 0, v0x1c5d850_0;  alias, 1 drivers
S_0x1c5cca0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1c34570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1c5d480_0 .net "clk", 0 0, v0x1c5e740_0;  1 drivers
v0x1c5d540_0 .var "wavedrom_enable", 0 0;
v0x1c5d600_0 .var "wavedrom_title", 511 0;
v0x1c5d6c0_0 .var "x1", 0 0;
v0x1c5d760_0 .var "x2", 0 0;
v0x1c5d850_0 .var "x3", 0 0;
E_0x1c2f0c0/0 .event negedge, v0x1c5d480_0;
E_0x1c2f0c0/1 .event posedge, v0x1c5d480_0;
E_0x1c2f0c0 .event/or E_0x1c2f0c0/0, E_0x1c2f0c0/1;
E_0x1c2ee30 .event negedge, v0x1c5d480_0;
E_0x1c199f0 .event posedge, v0x1c5d480_0;
S_0x1c5cf80 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1c5cca0;
 .timescale -12 -12;
v0x1c5d180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c5d280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1c5cca0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c5d950 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1c34570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
v0x1c5db80_0 .var "f", 0 0;
v0x1c5dc60_0 .net "x1", 0 0, v0x1c5d6c0_0;  alias, 1 drivers
v0x1c5dd70_0 .net "x2", 0 0, v0x1c5d760_0;  alias, 1 drivers
v0x1c5de60_0 .net "x3", 0 0, v0x1c5d850_0;  alias, 1 drivers
E_0x1c2f310 .event anyedge, v0x1c5cb60_0, v0x1c5caa0_0, v0x1c5c9e0_0;
S_0x1c5df90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1c34570;
 .timescale -12 -12;
E_0x1c3d700 .event anyedge, v0x1c5ea80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c5ea80_0;
    %nor/r;
    %assign/vec4 v0x1c5ea80_0, 0;
    %wait E_0x1c3d700;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c5cca0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1c5d6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5d760_0, 0;
    %assign/vec4 v0x1c5d850_0, 0;
    %wait E_0x1c2ee30;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c199f0;
    %load/vec4 v0x1c5d850_0;
    %load/vec4 v0x1c5d760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c5d6c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1c5d6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5d760_0, 0;
    %assign/vec4 v0x1c5d850_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1c2ee30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c5d280;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c2f0c0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1c5d6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5d760_0, 0;
    %assign/vec4 v0x1c5d850_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c5d950;
T_4 ;
    %wait E_0x1c2f310;
    %load/vec4 v0x1c5de60_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.6, 10;
    %load/vec4 v0x1c5dd70_0;
    %and;
T_4.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0x1c5dc60_0;
    %nor/r;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/1 T_4.4, 8;
    %load/vec4 v0x1c5de60_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.8, 11;
    %load/vec4 v0x1c5dd70_0;
    %and;
T_4.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %load/vec4 v0x1c5dc60_0;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.4;
    %jmp/1 T_4.3, 8;
    %load/vec4 v0x1c5de60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.10, 11;
    %load/vec4 v0x1c5dd70_0;
    %nor/r;
    %and;
T_4.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.9, 10;
    %load/vec4 v0x1c5dc60_0;
    %and;
T_4.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.3;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0x1c5de60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.12, 11;
    %load/vec4 v0x1c5dd70_0;
    %and;
T_4.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v0x1c5dc60_0;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c5db80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c5db80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1c34570;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5ea80_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1c34570;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c5e740_0;
    %inv;
    %store/vec4 v0x1c5e740_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1c34570;
T_7 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c5d480_0, v0x1c5ebe0_0, v0x1c5f090_0, v0x1c5eee0_0, v0x1c5ee40_0, v0x1c5e880_0, v0x1c5e7e0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1c34570;
T_8 ;
    %load/vec4 v0x1c5e9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1c5e9e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c5e9e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1c5e9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5e9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c5e9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5e9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1c34570;
T_9 ;
    %wait E_0x1c2f0c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5e9e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e9e0_0, 4, 32;
    %load/vec4 v0x1c5eb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1c5e9e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e9e0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5e9e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e9e0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1c5e880_0;
    %load/vec4 v0x1c5e880_0;
    %load/vec4 v0x1c5e7e0_0;
    %xor;
    %load/vec4 v0x1c5e880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1c5e9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e9e0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1c5e9e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5e9e0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/truthtable1/iter0/response11/top_module.sv";
