Analysis & Synthesis report for TMTC_FPGA
Wed Aug 26 09:40:38 2015
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1
 16. Source assignments for UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram
 17. Source assignments for UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1
 18. Source assignments for UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram
 19. Source assignments for UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1
 20. Source assignments for UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram
 21. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7224:auto_generated
 22. Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component
 23. Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component
 24. Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component
 25. Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component
 26. Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component
 27. Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component
 28. Parameter Settings for User Entity Instance: altpll1:inst23|altpll:altpll_component
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 31. scfifo Parameter Settings by Entity Instance
 32. altpll Parameter Settings by Entity Instance
 33. SignalTap II Logic Analyzer Settings
 34. Elapsed Time Per Partition
 35. Connections to In-System Debugging Instance "auto_signaltap_0"
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 26 09:40:38 2015          ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                      ; TMTC_FPGA                                      ;
; Top-level Entity Name              ; TMTC_FPGA                                      ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 2,572                                          ;
;     Total combinational functions  ; 1,778                                          ;
;     Dedicated logic registers      ; 1,775                                          ;
; Total registers                    ; 1775                                           ;
; Total pins                         ; 104                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 733,184                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE55F23I7       ;                    ;
; Top-level entity name                                                      ; TMTC_FPGA          ; TMTC_FPGA          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+-----------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                   ;
+-----------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------+
; TMTC_FPGA.bdf                           ; yes             ; User Block Diagram/Schematic File        ; E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf                                                 ;
; CPCI_INTERFACE.vhd                      ; yes             ; User VHDL File                           ; E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd                                            ;
; cs_rd_data.vhd                          ; yes             ; User VHDL File                           ; E:/xxl/TMTC_FPGA/cs_rd_data.vhd                                                ;
; Div_clk_1k.vhd                          ; yes             ; User VHDL File                           ; E:/xxl/TMTC_FPGA/Div_clk_1k.vhd                                                ;
; timer.vhd                               ; yes             ; User VHDL File                           ; E:/xxl/TMTC_FPGA/timer.vhd                                                     ;
; altpll1.vhd                             ; yes             ; User Wizard-Generated File               ; E:/xxl/TMTC_FPGA/altpll1.vhd                                                   ;
; gen_int2.vhd                            ; yes             ; User VHDL File                           ; E:/xxl/TMTC_FPGA/gen_int2.vhd                                                  ;
; UART_RXTX_MOD.bdf                       ; yes             ; User Block Diagram/Schematic File        ; E:/xxl/TMTC_FPGA/UART_RXTX_MOD.bdf                                             ;
; Lock_Data.vhd                           ; yes             ; User VHDL File                           ; E:/xxl/TMTC_FPGA/Lock_Data.vhd                                                 ;
; 74154.bdf                               ; yes             ; Megafunction                             ; d:/altera/10.1sp1/quartus/libraries/others/maxplus2/74154.bdf                  ;
; uart_tx.vhd                             ; yes             ; Auto-Found VHDL File                     ; E:/xxl/TMTC_FPGA/uart_tx.vhd                                                   ;
; send_fifo.vhd                           ; yes             ; Auto-Found Wizard-Generated File         ; E:/xxl/TMTC_FPGA/send_fifo.vhd                                                 ;
; scfifo.tdf                              ; yes             ; Megafunction                             ; d:/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf                   ;
; db/scfifo_ol31.tdf                      ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/scfifo_ol31.tdf                                            ;
; db/a_dpfifo_vr31.tdf                    ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/a_dpfifo_vr31.tdf                                          ;
; db/a_fefifo_s7f.tdf                     ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/a_fefifo_s7f.tdf                                           ;
; db/cntr_go7.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_go7.tdf                                               ;
; db/dpram_5711.tdf                       ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/dpram_5711.tdf                                             ;
; db/altsyncram_s0k1.tdf                  ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/altsyncram_s0k1.tdf                                        ;
; db/cntr_4ob.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_4ob.tdf                                               ;
; uart_rx.vhd                             ; yes             ; Auto-Found VHDL File                     ; E:/xxl/TMTC_FPGA/uart_rx.vhd                                                   ;
; uart_rx_fifo.vhd                        ; yes             ; Auto-Found Wizard-Generated File         ; E:/xxl/TMTC_FPGA/uart_rx_fifo.vhd                                              ;
; db/scfifo_eb61.tdf                      ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/scfifo_eb61.tdf                                            ;
; db/a_dpfifo_h931.tdf                    ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/a_dpfifo_h931.tdf                                          ;
; db/altsyncram_fk81.tdf                  ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/altsyncram_fk81.tdf                                        ;
; db/cmpr_vt8.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cmpr_vt8.tdf                                               ;
; db/cntr_cpb.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_cpb.tdf                                               ;
; db/cntr_pp7.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_pp7.tdf                                               ;
; db/cntr_dpb.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_dpb.tdf                                               ;
; check_edge.vhd                          ; yes             ; Auto-Found VHDL File                     ; E:/xxl/TMTC_FPGA/check_edge.vhd                                                ;
; altpll.tdf                              ; yes             ; Megafunction                             ; d:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf                   ;
; sld_signaltap.vhd                       ; yes             ; Encrypted Megafunction                   ; d:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                     ; yes             ; Encrypted Megafunction                   ; d:/altera/10.1sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                        ; yes             ; Megafunction                             ; d:/altera/10.1sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; sld_mbpmg.vhd                           ; yes             ; Encrypted Megafunction                   ; d:/altera/10.1sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd            ; yes             ; Encrypted Megafunction                   ; d:/altera/10.1sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                  ; yes             ; Encrypted Megafunction                   ; d:/altera/10.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; altsyncram.tdf                          ; yes             ; Megafunction                             ; d:/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;
; db/altsyncram_7224.tdf                  ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/altsyncram_7224.tdf                                        ;
; db/decode_jsa.tdf                       ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/decode_jsa.tdf                                             ;
; db/mux_6pb.tdf                          ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/mux_6pb.tdf                                                ;
; altdpram.tdf                            ; yes             ; Megafunction                             ; d:/altera/10.1sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;
; lpm_mux.tdf                             ; yes             ; Megafunction                             ; d:/altera/10.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; db/mux_1tc.tdf                          ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/mux_1tc.tdf                                                ;
; lpm_decode.tdf                          ; yes             ; Megafunction                             ; d:/altera/10.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; db/decode_dvf.tdf                       ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/decode_dvf.tdf                                             ;
; lpm_counter.tdf                         ; yes             ; Megafunction                             ; d:/altera/10.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; db/cntr_5hi.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_5hi.tdf                                               ;
; db/cmpr_sgc.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cmpr_sgc.tdf                                               ;
; db/cntr_bbj.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_bbj.tdf                                               ;
; db/cntr_ogi.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_ogi.tdf                                               ;
; db/cmpr_rgc.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cmpr_rgc.tdf                                               ;
; db/cntr_23j.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_23j.tdf                                               ;
; db/cmpr_ngc.tdf                         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cmpr_ngc.tdf                                               ;
; sld_rom_sr.vhd                          ; yes             ; Encrypted Megafunction                   ; d:/altera/10.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                             ; yes             ; Encrypted Megafunction                   ; d:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; E:/xxl/TMTC_FPGA/db/scfifo_jg61.tdf     ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/scfifo_jg61.tdf                                            ;
; E:/xxl/TMTC_FPGA/db/a_dpfifo_n431.tdf   ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/a_dpfifo_n431.tdf                                          ;
; E:/xxl/TMTC_FPGA/db/altsyncram_vj81.tdf ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/altsyncram_vj81.tdf                                        ;
; E:/xxl/TMTC_FPGA/db/cmpr_ut8.tdf        ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cmpr_ut8.tdf                                               ;
; E:/xxl/TMTC_FPGA/db/cntr_op7.tdf        ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_op7.tdf                                               ;
; E:/xxl/TMTC_FPGA/pcm_jt.vhd             ; yes             ; Auto-Found VHDL File                     ; E:/xxl/TMTC_FPGA/pcm_jt.vhd                                                    ;
; E:/xxl/TMTC_FPGA/dataimmit.bdf          ; yes             ; Auto-Found Block Diagram/Schematic File  ; E:/xxl/TMTC_FPGA/dataimmit.bdf                                                 ;
; E:/xxl/TMTC_FPGA/pcm_tz.vhd             ; yes             ; Auto-Found VHDL File                     ; E:/xxl/TMTC_FPGA/pcm_tz.vhd                                                    ;
; E:/xxl/TMTC_FPGA/wr_data_cs.vhd         ; yes             ; Auto-Found VHDL File                     ; E:/xxl/TMTC_FPGA/wr_data_cs.vhd                                                ;
; E:/xxl/TMTC_FPGA/send_ram.vhd           ; yes             ; Auto-Found Wizard-Generated File         ; E:/xxl/TMTC_FPGA/send_ram.vhd                                                  ;
; E:/xxl/TMTC_FPGA/db/altsyncram_5kq1.tdf ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/altsyncram_5kq1.tdf                                        ;
; E:/xxl/TMTC_FPGA/db/altsyncram_ut14.tdf ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/altsyncram_ut14.tdf                                        ;
; E:/xxl/TMTC_FPGA/db/mux_rsc.tdf         ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/mux_rsc.tdf                                                ;
; E:/xxl/TMTC_FPGA/db/cntr_qei.tdf        ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_qei.tdf                                               ;
; E:/xxl/TMTC_FPGA/db/cntr_g9j.tdf        ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_g9j.tdf                                               ;
; E:/xxl/TMTC_FPGA/db/cntr_egi.tdf        ; yes             ; Auto-Generated Megafunction              ; E:/xxl/TMTC_FPGA/db/cntr_egi.tdf                                               ;
+-----------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,572     ;
;                                             ;           ;
; Total combinational functions               ; 1778      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 687       ;
;     -- 3 input functions                    ; 391       ;
;     -- <=2 input functions                  ; 700       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1213      ;
;     -- arithmetic mode                      ; 565       ;
;                                             ;           ;
; Total registers                             ; 1775      ;
;     -- Dedicated logic registers            ; 1775      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 104       ;
; Total memory bits                           ; 733184    ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1424      ;
; Total fan-out                               ; 14895     ;
; Average fan-out                             ; 3.79      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TMTC_FPGA                                                                                           ; 1778 (5)          ; 1775 (0)     ; 733184      ; 0            ; 0       ; 0         ; 104  ; 0            ; |TMTC_FPGA                                                                                                                                                                                                                                                                                               ;              ;
;    |74154:inst11|                                                                                    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|74154:inst11                                                                                                                                                                                                                                                                                  ;              ;
;    |74154:inst14|                                                                                    ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|74154:inst14                                                                                                                                                                                                                                                                                  ;              ;
;    |74154:inst15|                                                                                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|74154:inst15                                                                                                                                                                                                                                                                                  ;              ;
;    |74154:inst37|                                                                                    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|74154:inst37                                                                                                                                                                                                                                                                                  ;              ;
;    |CPCI_INTERFACE:inst3|                                                                            ; 47 (47)           ; 153 (153)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|CPCI_INTERFACE:inst3                                                                                                                                                                                                                                                                          ;              ;
;    |Div_clk_1k:inst13|                                                                               ; 140 (140)         ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|Div_clk_1k:inst13                                                                                                                                                                                                                                                                             ;              ;
;    |Lock_Data:inst18|                                                                                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|Lock_Data:inst18                                                                                                                                                                                                                                                                              ;              ;
;    |Lock_Data:inst36|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|Lock_Data:inst36                                                                                                                                                                                                                                                                              ;              ;
;    |Lock_Data:inst87|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|Lock_Data:inst87                                                                                                                                                                                                                                                                              ;              ;
;    |Lock_Data:inst90|                                                                                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|Lock_Data:inst90                                                                                                                                                                                                                                                                              ;              ;
;    |Lock_Data:inst91|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|Lock_Data:inst91                                                                                                                                                                                                                                                                              ;              ;
;    |Lock_Data:inst92|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|Lock_Data:inst92                                                                                                                                                                                                                                                                              ;              ;
;    |Lock_Data:inst96|                                                                                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|Lock_Data:inst96                                                                                                                                                                                                                                                                              ;              ;
;    |Lock_Data:inst97|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|Lock_Data:inst97                                                                                                                                                                                                                                                                              ;              ;
;    |Lock_Data:inst98|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|Lock_Data:inst98                                                                                                                                                                                                                                                                              ;              ;
;    |UART_RXTX_MOD:inst12|                                                                            ; 302 (0)           ; 177 (0)      ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12                                                                                                                                                                                                                                                                          ;              ;
;       |UART_RX_FIFO:inst7|                                                                           ; 63 (0)            ; 49 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7                                                                                                                                                                                                                                                       ;              ;
;          |scfifo:scfifo_component|                                                                   ; 63 (0)            ; 49 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component                                                                                                                                                                                                                               ;              ;
;             |scfifo_eb61:auto_generated|                                                             ; 63 (0)            ; 49 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated                                                                                                                                                                                                    ;              ;
;                |a_dpfifo_h931:dpfifo|                                                                ; 63 (31)           ; 49 (17)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo                                                                                                                                                                               ;              ;
;                   |altsyncram_fk81:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram                                                                                                                                                       ;              ;
;                   |cntr_cpb:rd_ptr_msb|                                                              ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_cpb:rd_ptr_msb                                                                                                                                                           ;              ;
;                   |cntr_dpb:wr_ptr|                                                                  ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_dpb:wr_ptr                                                                                                                                                               ;              ;
;                   |cntr_pp7:usedw_counter|                                                           ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter                                                                                                                                                        ;              ;
;       |UART_rx:inst1|                                                                                ; 128 (128)         ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_rx:inst1                                                                                                                                                                                                                                                            ;              ;
;       |UART_tx:inst5|                                                                                ; 70 (70)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_tx:inst5                                                                                                                                                                                                                                                            ;              ;
;       |gen_int2:inst12|                                                                              ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|gen_int2:inst12                                                                                                                                                                                                                                                          ;              ;
;       |send_fifo:inst6|                                                                              ; 38 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|send_fifo:inst6                                                                                                                                                                                                                                                          ;              ;
;          |scfifo:scfifo_component|                                                                   ; 38 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component                                                                                                                                                                                                                                  ;              ;
;             |scfifo_ol31:auto_generated|                                                             ; 38 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated                                                                                                                                                                                                       ;              ;
;                |a_dpfifo_vr31:dpfifo|                                                                ; 38 (1)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo                                                                                                                                                                                  ;              ;
;                   |a_fefifo_s7f:fifo_state|                                                          ; 19 (10)           ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|a_fefifo_s7f:fifo_state                                                                                                                                                          ;              ;
;                      |cntr_go7:count_usedw|                                                          ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw                                                                                                                                     ;              ;
;                   |cntr_4ob:rd_ptr_count|                                                            ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|cntr_4ob:rd_ptr_count                                                                                                                                                            ;              ;
;                   |cntr_4ob:wr_ptr|                                                                  ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|cntr_4ob:wr_ptr                                                                                                                                                                  ;              ;
;                   |dpram_5711:FIFOram|                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram                                                                                                                                                               ;              ;
;                      |altsyncram_s0k1:altsyncram1|                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1                                                                                                                                   ;              ;
;    |UART_RXTX_MOD:inst17|                                                                            ; 269 (0)           ; 151 (0)      ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17                                                                                                                                                                                                                                                                          ;              ;
;       |UART_RX_FIFO:inst7|                                                                           ; 66 (0)            ; 50 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7                                                                                                                                                                                                                                                       ;              ;
;          |scfifo:scfifo_component|                                                                   ; 66 (0)            ; 50 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component                                                                                                                                                                                                                               ;              ;
;             |scfifo_eb61:auto_generated|                                                             ; 66 (6)            ; 50 (1)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated                                                                                                                                                                                                    ;              ;
;                |a_dpfifo_h931:dpfifo|                                                                ; 60 (28)           ; 49 (17)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo                                                                                                                                                                               ;              ;
;                   |altsyncram_fk81:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram                                                                                                                                                       ;              ;
;                   |cntr_cpb:rd_ptr_msb|                                                              ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_cpb:rd_ptr_msb                                                                                                                                                           ;              ;
;                   |cntr_dpb:wr_ptr|                                                                  ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_dpb:wr_ptr                                                                                                                                                               ;              ;
;                   |cntr_pp7:usedw_counter|                                                           ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter                                                                                                                                                        ;              ;
;       |UART_rx:inst1|                                                                                ; 110 (110)         ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_rx:inst1                                                                                                                                                                                                                                                            ;              ;
;       |UART_tx:inst5|                                                                                ; 55 (55)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_tx:inst5                                                                                                                                                                                                                                                            ;              ;
;       |send_fifo:inst6|                                                                              ; 38 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|send_fifo:inst6                                                                                                                                                                                                                                                          ;              ;
;          |scfifo:scfifo_component|                                                                   ; 38 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component                                                                                                                                                                                                                                  ;              ;
;             |scfifo_ol31:auto_generated|                                                             ; 38 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated                                                                                                                                                                                                       ;              ;
;                |a_dpfifo_vr31:dpfifo|                                                                ; 38 (1)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo                                                                                                                                                                                  ;              ;
;                   |a_fefifo_s7f:fifo_state|                                                          ; 19 (10)           ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|a_fefifo_s7f:fifo_state                                                                                                                                                          ;              ;
;                      |cntr_go7:count_usedw|                                                          ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw                                                                                                                                     ;              ;
;                   |cntr_4ob:rd_ptr_count|                                                            ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|cntr_4ob:rd_ptr_count                                                                                                                                                            ;              ;
;                   |cntr_4ob:wr_ptr|                                                                  ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|cntr_4ob:wr_ptr                                                                                                                                                                  ;              ;
;                   |dpram_5711:FIFOram|                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram                                                                                                                                                               ;              ;
;                      |altsyncram_s0k1:altsyncram1|                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1                                                                                                                                   ;              ;
;    |UART_RXTX_MOD:inst95|                                                                            ; 302 (0)           ; 177 (0)      ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95                                                                                                                                                                                                                                                                          ;              ;
;       |UART_RX_FIFO:inst7|                                                                           ; 63 (0)            ; 49 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7                                                                                                                                                                                                                                                       ;              ;
;          |scfifo:scfifo_component|                                                                   ; 63 (0)            ; 49 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component                                                                                                                                                                                                                               ;              ;
;             |scfifo_eb61:auto_generated|                                                             ; 63 (0)            ; 49 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated                                                                                                                                                                                                    ;              ;
;                |a_dpfifo_h931:dpfifo|                                                                ; 63 (31)           ; 49 (17)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo                                                                                                                                                                               ;              ;
;                   |altsyncram_fk81:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram                                                                                                                                                       ;              ;
;                   |cntr_cpb:rd_ptr_msb|                                                              ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_cpb:rd_ptr_msb                                                                                                                                                           ;              ;
;                   |cntr_dpb:wr_ptr|                                                                  ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_dpb:wr_ptr                                                                                                                                                               ;              ;
;                   |cntr_pp7:usedw_counter|                                                           ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter                                                                                                                                                        ;              ;
;       |UART_rx:inst1|                                                                                ; 128 (128)         ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_rx:inst1                                                                                                                                                                                                                                                            ;              ;
;       |UART_tx:inst5|                                                                                ; 70 (70)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_tx:inst5                                                                                                                                                                                                                                                            ;              ;
;       |gen_int2:inst12|                                                                              ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|gen_int2:inst12                                                                                                                                                                                                                                                          ;              ;
;       |send_fifo:inst6|                                                                              ; 38 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|send_fifo:inst6                                                                                                                                                                                                                                                          ;              ;
;          |scfifo:scfifo_component|                                                                   ; 38 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component                                                                                                                                                                                                                                  ;              ;
;             |scfifo_ol31:auto_generated|                                                             ; 38 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated                                                                                                                                                                                                       ;              ;
;                |a_dpfifo_vr31:dpfifo|                                                                ; 38 (1)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo                                                                                                                                                                                  ;              ;
;                   |a_fefifo_s7f:fifo_state|                                                          ; 19 (10)           ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|a_fefifo_s7f:fifo_state                                                                                                                                                          ;              ;
;                      |cntr_go7:count_usedw|                                                          ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw                                                                                                                                     ;              ;
;                   |cntr_4ob:rd_ptr_count|                                                            ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|cntr_4ob:rd_ptr_count                                                                                                                                                            ;              ;
;                   |cntr_4ob:wr_ptr|                                                                  ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|cntr_4ob:wr_ptr                                                                                                                                                                  ;              ;
;                   |dpram_5711:FIFOram|                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram                                                                                                                                                               ;              ;
;                      |altsyncram_s0k1:altsyncram1|                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1                                                                                                                                   ;              ;
;    |check_edge:inst100|                                                                              ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|check_edge:inst100                                                                                                                                                                                                                                                                            ;              ;
;    |check_edge:inst88|                                                                               ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|check_edge:inst88                                                                                                                                                                                                                                                                             ;              ;
;    |check_edge:inst89|                                                                               ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|check_edge:inst89                                                                                                                                                                                                                                                                             ;              ;
;    |check_edge:inst93|                                                                               ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|check_edge:inst93                                                                                                                                                                                                                                                                             ;              ;
;    |check_edge:inst94|                                                                               ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|check_edge:inst94                                                                                                                                                                                                                                                                             ;              ;
;    |check_edge:inst99|                                                                               ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|check_edge:inst99                                                                                                                                                                                                                                                                             ;              ;
;    |cs_rd_data:inst19|                                                                               ; 55 (55)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|cs_rd_data:inst19                                                                                                                                                                                                                                                                             ;              ;
;    |sld_hub:auto_hub|                                                                                ; 105 (66)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 436 (1)           ; 839 (0)      ; 671744      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 435 (19)          ; 839 (286)    ; 671744      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 31 (0)            ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_1tc:auto_generated|                                                              ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 2 (0)             ; 1 (0)        ; 671744      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_7224:auto_generated|                                                         ; 2 (0)             ; 1 (1)        ; 671744      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7224:auto_generated                                                                                                                                           ;              ;
;                |decode_jsa:decode2|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7224:auto_generated|decode_jsa:decode2                                                                                                                        ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 106 (106)         ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 97 (1)            ; 221 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 82 (0)            ; 205 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 123 (123)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 82 (0)            ; 82 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 14 (14)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 145 (13)          ; 125 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_5hi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5hi:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_bbj:auto_generated|                                                             ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_ogi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ogi:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 42 (42)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |timer:inst25|                                                                                    ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|timer:inst25                                                                                                                                                                                                                                                                                  ;              ;
;    |timer:inst30|                                                                                    ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|timer:inst30                                                                                                                                                                                                                                                                                  ;              ;
;    |timer:inst31|                                                                                    ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|timer:inst31                                                                                                                                                                                                                                                                                  ;              ;
;    |timer:inst32|                                                                                    ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|timer:inst32                                                                                                                                                                                                                                                                                  ;              ;
;    |timer:inst33|                                                                                    ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|timer:inst33                                                                                                                                                                                                                                                                                  ;              ;
;    |timer:inst34|                                                                                    ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|timer:inst34                                                                                                                                                                                                                                                                                  ;              ;
;    |timer:inst35|                                                                                    ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TMTC_FPGA|timer:inst35                                                                                                                                                                                                                                                                                  ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None ;
; UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None ;
; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None ;
; UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None ;
; UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None ;
; UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7224:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 16384        ; 41           ; 16384        ; 41           ; 671744 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+--------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |TMTC_FPGA|UART_RXTX_MOD:inst12|send_fifo:inst6 ; E:/xxl/TMTC_FPGA/send_fifo.vhd ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |TMTC_FPGA|UART_RXTX_MOD:inst17|send_fifo:inst6 ; E:/xxl/TMTC_FPGA/send_fifo.vhd ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |TMTC_FPGA|UART_RXTX_MOD:inst95|send_fifo:inst6 ; E:/xxl/TMTC_FPGA/send_fifo.vhd ;
; Altera ; ALTPLL       ; 10.1    ; N/A          ; N/A          ; |TMTC_FPGA|altpll1:inst23                       ; E:/xxl/TMTC_FPGA/altpll1.vhd   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; timer:inst25|enable_mark                           ; GND                 ; yes                    ;
; timer:inst30|enable_mark                           ; GND                 ; yes                    ;
; timer:inst31|enable_mark                           ; GND                 ; yes                    ;
; timer:inst32|enable_mark                           ; GND                 ; yes                    ;
; timer:inst33|enable_mark                           ; GND                 ; yes                    ;
; timer:inst34|enable_mark                           ; GND                 ; yes                    ;
; timer:inst35|enable_mark                           ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+----------------------------------------------+-------------------------------------------------+
; Register name                                ; Reason for Removal                              ;
+----------------------------------------------+-------------------------------------------------+
; cs_rd_data:inst19|data_out[15]~reg0          ; Stuck at GND due to stuck port data_in          ;
; cs_rd_data:inst19|data_out[14]~reg0          ; Stuck at GND due to stuck port data_in          ;
; cs_rd_data:inst19|data_out[13]~reg0          ; Stuck at GND due to stuck port data_in          ;
; cs_rd_data:inst19|data_out[12]~reg0          ; Stuck at GND due to stuck port data_in          ;
; cs_rd_data:inst19|data_out[11]~reg0          ; Stuck at GND due to stuck port data_in          ;
; Lock_Data:inst98|data_out[0]~en              ; Lost fanout                                     ;
; Lock_Data:inst98|data_out[1]~en              ; Lost fanout                                     ;
; Lock_Data:inst97|data_out[0]~en              ; Lost fanout                                     ;
; Lock_Data:inst97|data_out[1]~en              ; Lost fanout                                     ;
; Lock_Data:inst97|data_out[2]~en              ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[0]~en              ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[1]~en              ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[2]~en              ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[3]~en              ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[4]~en              ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[5]~en              ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[6]~en              ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[7]~en              ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[8]~en              ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[9]~en              ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[10]~en             ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[11]~en             ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[12]~en             ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[13]~en             ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[14]~en             ; Lost fanout                                     ;
; Lock_Data:inst96|data_out[15]~en             ; Lost fanout                                     ;
; Lock_Data:inst92|data_out[0]~en              ; Lost fanout                                     ;
; Lock_Data:inst92|data_out[1]~en              ; Lost fanout                                     ;
; Lock_Data:inst91|data_out[0]~en              ; Lost fanout                                     ;
; Lock_Data:inst91|data_out[1]~en              ; Lost fanout                                     ;
; Lock_Data:inst91|data_out[2]~en              ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[0]~en              ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[1]~en              ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[2]~en              ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[3]~en              ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[4]~en              ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[5]~en              ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[6]~en              ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[7]~en              ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[8]~en              ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[9]~en              ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[10]~en             ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[11]~en             ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[12]~en             ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[13]~en             ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[14]~en             ; Lost fanout                                     ;
; Lock_Data:inst90|data_out[15]~en             ; Lost fanout                                     ;
; Lock_Data:inst87|data_out[0]~en              ; Lost fanout                                     ;
; Lock_Data:inst87|data_out[1]~en              ; Lost fanout                                     ;
; Lock_Data:inst36|data_out[0]~en              ; Lost fanout                                     ;
; Lock_Data:inst36|data_out[1]~en              ; Lost fanout                                     ;
; Lock_Data:inst36|data_out[2]~en              ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[0]~en              ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[1]~en              ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[2]~en              ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[3]~en              ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[4]~en              ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[5]~en              ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[6]~en              ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[7]~en              ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[8]~en              ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[9]~en              ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[10]~en             ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[11]~en             ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[12]~en             ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[13]~en             ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[14]~en             ; Lost fanout                                     ;
; Lock_Data:inst18|data_out[15]~en             ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[0]~en                ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[1]~en                ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[2]~en                ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[3]~en                ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[4]~en                ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[5]~en                ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[6]~en                ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[7]~en                ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[8]~en                ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[9]~en                ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[10]~en               ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[11]~en               ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[12]~en               ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[13]~en               ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[14]~en               ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[15]~en               ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[16]~en               ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|AD[17]~en               ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|blast_Vector[0]~en      ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|blast_Vector[1]~en      ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|blast_Vector[2]~en      ; Lost fanout                                     ;
; CPCI_INTERFACE:inst3|blast_Vector[3]~en      ; Lost fanout                                     ;
; UART_RXTX_MOD:inst95|UART_tx:inst5|state[2]  ; Stuck at GND due to stuck port data_in          ;
; UART_RXTX_MOD:inst17|UART_tx:inst5|state[2]  ; Stuck at GND due to stuck port data_in          ;
; UART_RXTX_MOD:inst12|UART_tx:inst5|state[2]  ; Stuck at GND due to stuck port data_in          ;
; UART_RXTX_MOD:inst95|UART_rx:inst1|state[2]  ; Stuck at GND due to stuck port data_in          ;
; UART_RXTX_MOD:inst17|UART_rx:inst1|state[2]  ; Stuck at GND due to stuck port data_in          ;
; UART_RXTX_MOD:inst12|UART_rx:inst1|state[2]  ; Stuck at GND due to stuck port data_in          ;
; Div_clk_1k:inst13|counter_1000[0]            ; Merged with Div_clk_1k:inst13|counter_100000[0] ;
; Div_clk_1k:inst13|\process_6:counter_1000[0] ; Merged with Div_clk_1k:inst13|counter_100000[0] ;
; Div_clk_1k:inst13|\process_6:counter_1000[1] ; Merged with Div_clk_1k:inst13|counter_100000[1] ;
; cs_rd_data:inst19|data_out[0]~en             ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[1]~en             ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[2]~en             ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[3]~en             ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[4]~en             ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[5]~en             ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[6]~en             ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[7]~en             ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[8]~en             ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[9]~en             ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[10]~en            ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[11]~en            ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[12]~en            ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[13]~en            ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; cs_rd_data:inst19|data_out[14]~en            ; Merged with cs_rd_data:inst19|data_out[15]~en   ;
; Total Number of Removed Registers = 114      ;                                                 ;
+----------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1775  ;
; Number of registers using Synchronous Clear  ; 108   ;
; Number of registers using Synchronous Load   ; 112   ;
; Number of registers using Asynchronous Clear ; 949   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 917   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; timer:inst25|pusle_1ms                                                                                                                  ; 2       ;
; timer:inst30|pusle_1ms                                                                                                                  ; 2       ;
; timer:inst31|pusle_1ms                                                                                                                  ; 2       ;
; timer:inst32|pusle_1ms                                                                                                                  ; 2       ;
; timer:inst33|pusle_1ms                                                                                                                  ; 2       ;
; timer:inst34|pusle_1ms                                                                                                                  ; 2       ;
; timer:inst35|pusle_1ms                                                                                                                  ; 2       ;
; UART_RXTX_MOD:inst12|UART_tx:inst5|data_txd_o                                                                                           ; 2       ;
; UART_RXTX_MOD:inst17|UART_tx:inst5|data_txd_o                                                                                           ; 3       ;
; UART_RXTX_MOD:inst95|UART_tx:inst5|data_txd_o                                                                                           ; 2       ;
; Div_clk_1k:inst13|pcm_clk_signal_1ms                                                                                                    ; 49      ;
; Div_clk_1k:inst13|pcm_clk_signal_5ms                                                                                                    ; 19      ;
; Div_clk_1k:inst13|pcm_clk_signal_1s                                                                                                     ; 2       ;
; Div_clk_1k:inst13|pcm_clk_signal_50ms                                                                                                   ; 3       ;
; Div_clk_1k:inst13|pcm_clk_signal_100ms                                                                                                  ; 3       ;
; Div_clk_1k:inst13|pcm_clk_signal_200ms                                                                                                  ; 3       ;
; sld_hub:auto_hub|tdo                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 32                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_tx:inst5|data_buf[2]      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_tx:inst5|data_buf[5]      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_tx:inst5|data_buf[6]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_tx:inst5|data_cnt[2]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_tx:inst5|data_cnt[1]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_tx:inst5|data_cnt[2]      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_rx:inst1|r_time_count[0]  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_rx:inst1|r_time_count[10] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_rx:inst1|fifo_data_o[7]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_rx:inst1|fifo_data_o[6]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_rx:inst1|fifo_data_o[6]   ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_rx:inst1|clk_cnt[10]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_rx:inst1|data_buf[0]      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_rx:inst1|clk_cnt[2]       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_rx:inst1|clk_cnt[6]       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_rx:inst1|data_buf[6]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_rx:inst1|data_buf[5]      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst17|UART_rx:inst1|data_cnt[2]      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst12|UART_rx:inst1|data_cnt[2]      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |TMTC_FPGA|UART_RXTX_MOD:inst95|UART_rx:inst1|data_cnt[2]      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TMTC_FPGA|cs_rd_data:inst19|data_out[8]~reg0                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TMTC_FPGA|cs_rd_data:inst19|data_out[4]~reg0                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TMTC_FPGA|cs_rd_data:inst19|data_out[2]~reg0                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7224:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                             ;
+-------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                   ;
; lpm_width               ; 8            ; Signed Integer                                                   ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                   ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                          ;
; CBXI_PARAMETER          ; scfifo_ol31  ; Untyped                                                          ;
+-------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                ;
+-------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                      ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                      ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                      ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                             ;
; ALMOST_FULL_VALUE       ; 1024         ; Signed Integer                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                             ;
; CBXI_PARAMETER          ; scfifo_eb61  ; Untyped                                                             ;
+-------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                             ;
+-------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                   ;
; lpm_width               ; 8            ; Signed Integer                                                   ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                   ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                          ;
; CBXI_PARAMETER          ; scfifo_ol31  ; Untyped                                                          ;
+-------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                ;
+-------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                      ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                      ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                      ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                             ;
; ALMOST_FULL_VALUE       ; 1024         ; Signed Integer                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                             ;
; CBXI_PARAMETER          ; scfifo_eb61  ; Untyped                                                             ;
+-------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                             ;
+-------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                   ;
; lpm_width               ; 8            ; Signed Integer                                                   ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                   ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                          ;
; CBXI_PARAMETER          ; scfifo_ol31  ; Untyped                                                          ;
+-------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                ;
+-------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                      ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                      ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                      ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                             ;
; ALMOST_FULL_VALUE       ; 1024         ; Signed Integer                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                             ;
; CBXI_PARAMETER          ; scfifo_eb61  ; Untyped                                                             ;
+-------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll1:inst23|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------+
; Parameter Name                ; Value                     ; Type                    ;
+-------------------------------+---------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                 ;
; PLL_TYPE                      ; AUTO                      ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll1 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 30303                     ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                 ;
; LOCK_HIGH                     ; 1                         ; Untyped                 ;
; LOCK_LOW                      ; 1                         ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                 ;
; SKIP_VCO                      ; OFF                       ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                 ;
; BANDWIDTH                     ; 0                         ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                 ;
; DOWN_SPREAD                   ; 0                         ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 4                         ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                 ;
; DPA_DIVIDER                   ; 0                         ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; VCO_MIN                       ; 0                         ; Untyped                 ;
; VCO_MAX                       ; 0                         ; Untyped                 ;
; VCO_CENTER                    ; 0                         ; Untyped                 ;
; PFD_MIN                       ; 0                         ; Untyped                 ;
; PFD_MAX                       ; 0                         ; Untyped                 ;
; M_INITIAL                     ; 0                         ; Untyped                 ;
; M                             ; 0                         ; Untyped                 ;
; N                             ; 1                         ; Untyped                 ;
; M2                            ; 1                         ; Untyped                 ;
; N2                            ; 1                         ; Untyped                 ;
; SS                            ; 1                         ; Untyped                 ;
; C0_HIGH                       ; 0                         ; Untyped                 ;
; C1_HIGH                       ; 0                         ; Untyped                 ;
; C2_HIGH                       ; 0                         ; Untyped                 ;
; C3_HIGH                       ; 0                         ; Untyped                 ;
; C4_HIGH                       ; 0                         ; Untyped                 ;
; C5_HIGH                       ; 0                         ; Untyped                 ;
; C6_HIGH                       ; 0                         ; Untyped                 ;
; C7_HIGH                       ; 0                         ; Untyped                 ;
; C8_HIGH                       ; 0                         ; Untyped                 ;
; C9_HIGH                       ; 0                         ; Untyped                 ;
; C0_LOW                        ; 0                         ; Untyped                 ;
; C1_LOW                        ; 0                         ; Untyped                 ;
; C2_LOW                        ; 0                         ; Untyped                 ;
; C3_LOW                        ; 0                         ; Untyped                 ;
; C4_LOW                        ; 0                         ; Untyped                 ;
; C5_LOW                        ; 0                         ; Untyped                 ;
; C6_LOW                        ; 0                         ; Untyped                 ;
; C7_LOW                        ; 0                         ; Untyped                 ;
; C8_LOW                        ; 0                         ; Untyped                 ;
; C9_LOW                        ; 0                         ; Untyped                 ;
; C0_INITIAL                    ; 0                         ; Untyped                 ;
; C1_INITIAL                    ; 0                         ; Untyped                 ;
; C2_INITIAL                    ; 0                         ; Untyped                 ;
; C3_INITIAL                    ; 0                         ; Untyped                 ;
; C4_INITIAL                    ; 0                         ; Untyped                 ;
; C5_INITIAL                    ; 0                         ; Untyped                 ;
; C6_INITIAL                    ; 0                         ; Untyped                 ;
; C7_INITIAL                    ; 0                         ; Untyped                 ;
; C8_INITIAL                    ; 0                         ; Untyped                 ;
; C9_INITIAL                    ; 0                         ; Untyped                 ;
; C0_MODE                       ; BYPASS                    ; Untyped                 ;
; C1_MODE                       ; BYPASS                    ; Untyped                 ;
; C2_MODE                       ; BYPASS                    ; Untyped                 ;
; C3_MODE                       ; BYPASS                    ; Untyped                 ;
; C4_MODE                       ; BYPASS                    ; Untyped                 ;
; C5_MODE                       ; BYPASS                    ; Untyped                 ;
; C6_MODE                       ; BYPASS                    ; Untyped                 ;
; C7_MODE                       ; BYPASS                    ; Untyped                 ;
; C8_MODE                       ; BYPASS                    ; Untyped                 ;
; C9_MODE                       ; BYPASS                    ; Untyped                 ;
; C0_PH                         ; 0                         ; Untyped                 ;
; C1_PH                         ; 0                         ; Untyped                 ;
; C2_PH                         ; 0                         ; Untyped                 ;
; C3_PH                         ; 0                         ; Untyped                 ;
; C4_PH                         ; 0                         ; Untyped                 ;
; C5_PH                         ; 0                         ; Untyped                 ;
; C6_PH                         ; 0                         ; Untyped                 ;
; C7_PH                         ; 0                         ; Untyped                 ;
; C8_PH                         ; 0                         ; Untyped                 ;
; C9_PH                         ; 0                         ; Untyped                 ;
; L0_HIGH                       ; 1                         ; Untyped                 ;
; L1_HIGH                       ; 1                         ; Untyped                 ;
; G0_HIGH                       ; 1                         ; Untyped                 ;
; G1_HIGH                       ; 1                         ; Untyped                 ;
; G2_HIGH                       ; 1                         ; Untyped                 ;
; G3_HIGH                       ; 1                         ; Untyped                 ;
; E0_HIGH                       ; 1                         ; Untyped                 ;
; E1_HIGH                       ; 1                         ; Untyped                 ;
; E2_HIGH                       ; 1                         ; Untyped                 ;
; E3_HIGH                       ; 1                         ; Untyped                 ;
; L0_LOW                        ; 1                         ; Untyped                 ;
; L1_LOW                        ; 1                         ; Untyped                 ;
; G0_LOW                        ; 1                         ; Untyped                 ;
; G1_LOW                        ; 1                         ; Untyped                 ;
; G2_LOW                        ; 1                         ; Untyped                 ;
; G3_LOW                        ; 1                         ; Untyped                 ;
; E0_LOW                        ; 1                         ; Untyped                 ;
; E1_LOW                        ; 1                         ; Untyped                 ;
; E2_LOW                        ; 1                         ; Untyped                 ;
; E3_LOW                        ; 1                         ; Untyped                 ;
; L0_INITIAL                    ; 1                         ; Untyped                 ;
; L1_INITIAL                    ; 1                         ; Untyped                 ;
; G0_INITIAL                    ; 1                         ; Untyped                 ;
; G1_INITIAL                    ; 1                         ; Untyped                 ;
; G2_INITIAL                    ; 1                         ; Untyped                 ;
; G3_INITIAL                    ; 1                         ; Untyped                 ;
; E0_INITIAL                    ; 1                         ; Untyped                 ;
; E1_INITIAL                    ; 1                         ; Untyped                 ;
; E2_INITIAL                    ; 1                         ; Untyped                 ;
; E3_INITIAL                    ; 1                         ; Untyped                 ;
; L0_MODE                       ; BYPASS                    ; Untyped                 ;
; L1_MODE                       ; BYPASS                    ; Untyped                 ;
; G0_MODE                       ; BYPASS                    ; Untyped                 ;
; G1_MODE                       ; BYPASS                    ; Untyped                 ;
; G2_MODE                       ; BYPASS                    ; Untyped                 ;
; G3_MODE                       ; BYPASS                    ; Untyped                 ;
; E0_MODE                       ; BYPASS                    ; Untyped                 ;
; E1_MODE                       ; BYPASS                    ; Untyped                 ;
; E2_MODE                       ; BYPASS                    ; Untyped                 ;
; E3_MODE                       ; BYPASS                    ; Untyped                 ;
; L0_PH                         ; 0                         ; Untyped                 ;
; L1_PH                         ; 0                         ; Untyped                 ;
; G0_PH                         ; 0                         ; Untyped                 ;
; G1_PH                         ; 0                         ; Untyped                 ;
; G2_PH                         ; 0                         ; Untyped                 ;
; G3_PH                         ; 0                         ; Untyped                 ;
; E0_PH                         ; 0                         ; Untyped                 ;
; E1_PH                         ; 0                         ; Untyped                 ;
; E2_PH                         ; 0                         ; Untyped                 ;
; E3_PH                         ; 0                         ; Untyped                 ;
; M_PH                          ; 0                         ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; CLK0_COUNTER                  ; G0                        ; Untyped                 ;
; CLK1_COUNTER                  ; G0                        ; Untyped                 ;
; CLK2_COUNTER                  ; G0                        ; Untyped                 ;
; CLK3_COUNTER                  ; G0                        ; Untyped                 ;
; CLK4_COUNTER                  ; G0                        ; Untyped                 ;
; CLK5_COUNTER                  ; G0                        ; Untyped                 ;
; CLK6_COUNTER                  ; E0                        ; Untyped                 ;
; CLK7_COUNTER                  ; E1                        ; Untyped                 ;
; CLK8_COUNTER                  ; E2                        ; Untyped                 ;
; CLK9_COUNTER                  ; E3                        ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; M_TIME_DELAY                  ; 0                         ; Untyped                 ;
; N_TIME_DELAY                  ; 0                         ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                 ;
; VCO_POST_SCALE                ; 0                         ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                 ;
; CBXI_PARAMETER                ; NOTHING                   ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                 ;
; WIDTH_CLOCK                   ; 6                         ; Untyped                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE          ;
+-------------------------------+---------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                            ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                   ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 41                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 41                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 19134                                                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 13152                                                                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 16384                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                   ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                    ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                       ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 151                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone IV E                     ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                 ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 6                                                               ;
; Entity Instance            ; UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                    ;
;     -- lpm_width           ; 8                                                               ;
;     -- LPM_NUMWORDS        ; 512                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                             ;
;     -- USE_EAB             ; ON                                                              ;
; Entity Instance            ; UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                    ;
;     -- lpm_width           ; 8                                                               ;
;     -- LPM_NUMWORDS        ; 2048                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                              ;
;     -- USE_EAB             ; ON                                                              ;
; Entity Instance            ; UART_RXTX_MOD:inst17|send_fifo:inst6|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                    ;
;     -- lpm_width           ; 8                                                               ;
;     -- LPM_NUMWORDS        ; 512                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                             ;
;     -- USE_EAB             ; ON                                                              ;
; Entity Instance            ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                    ;
;     -- lpm_width           ; 8                                                               ;
;     -- LPM_NUMWORDS        ; 2048                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                              ;
;     -- USE_EAB             ; ON                                                              ;
; Entity Instance            ; UART_RXTX_MOD:inst95|send_fifo:inst6|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                    ;
;     -- lpm_width           ; 8                                                               ;
;     -- LPM_NUMWORDS        ; 512                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                             ;
;     -- USE_EAB             ; ON                                                              ;
; Entity Instance            ; UART_RXTX_MOD:inst95|UART_RX_FIFO:inst7|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                    ;
;     -- lpm_width           ; 8                                                               ;
;     -- LPM_NUMWORDS        ; 2048                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                              ;
;     -- USE_EAB             ; ON                                                              ;
+----------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; altpll1:inst23|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 30303                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 41                  ; 41               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                        ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                          ; Details ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Gf_UartRx_Int                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst12|gen_int2:inst12|int                                                                                                                   ; N/A     ;
; Gf_UartRx_Int                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst12|gen_int2:inst12|int                                                                                                                   ; N/A     ;
; TuXiangGenz_UartDataLength[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[0]  ; N/A     ;
; TuXiangGenz_UartDataLength[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[0]  ; N/A     ;
; TuXiangGenz_UartDataLength[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[10] ; N/A     ;
; TuXiangGenz_UartDataLength[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[10] ; N/A     ;
; TuXiangGenz_UartDataLength[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[1]  ; N/A     ;
; TuXiangGenz_UartDataLength[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[1]  ; N/A     ;
; TuXiangGenz_UartDataLength[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[2]  ; N/A     ;
; TuXiangGenz_UartDataLength[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[2]  ; N/A     ;
; TuXiangGenz_UartDataLength[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[3]  ; N/A     ;
; TuXiangGenz_UartDataLength[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[3]  ; N/A     ;
; TuXiangGenz_UartDataLength[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[4]  ; N/A     ;
; TuXiangGenz_UartDataLength[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[4]  ; N/A     ;
; TuXiangGenz_UartDataLength[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[5]  ; N/A     ;
; TuXiangGenz_UartDataLength[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[5]  ; N/A     ;
; TuXiangGenz_UartDataLength[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[6]  ; N/A     ;
; TuXiangGenz_UartDataLength[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[6]  ; N/A     ;
; TuXiangGenz_UartDataLength[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[7]  ; N/A     ;
; TuXiangGenz_UartDataLength[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[7]  ; N/A     ;
; TuXiangGenz_UartDataLength[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[8]  ; N/A     ;
; TuXiangGenz_UartDataLength[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[8]  ; N/A     ;
; TuXiangGenz_UartDataLength[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[9]  ; N/A     ;
; TuXiangGenz_UartDataLength[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[9]  ; N/A     ;
; UART_RXTX_MOD:inst17|UART_Data_In             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TuXiangGenz_Uart_Rx                                                                                                                                        ; N/A     ;
; UART_RXTX_MOD:inst17|UART_Data_In             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TuXiangGenz_Uart_Rx                                                                                                                                        ; N/A     ;
; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|rdreq ; pre-synthesis ; connected ; Top            ; post-synthesis    ; check_edge:inst94|cpufalling_edge                                                                                                                          ; N/A     ;
; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|rdreq ; pre-synthesis ; connected ; Top            ; post-synthesis    ; check_edge:inst94|cpufalling_edge                                                                                                                          ; N/A     ;
; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|wrreq ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_rx:inst1|wren                                                                                                                    ; N/A     ;
; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|wrreq ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_rx:inst1|wren                                                                                                                    ; N/A     ;
; UART_RXTX_MOD:inst17|Uart_Data_Out            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_tx:inst5|data_txd_o~_wirecell                                                                                                    ; N/A     ;
; UART_RXTX_MOD:inst17|Uart_Data_Out            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_tx:inst5|data_txd_o~_wirecell                                                                                                    ; N/A     ;
; UART_RXTX_MOD:inst17|almost_full              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|dffe_af                                                         ; N/A     ;
; UART_RXTX_MOD:inst17|almost_full              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_RXTX_MOD:inst17|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|dffe_af                                                         ; N/A     ;
; ads                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ads                                                                                                                                                        ; N/A     ;
; ads                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ads                                                                                                                                                        ; N/A     ;
; blast                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; blast                                                                                                                                                      ; N/A     ;
; blast                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; blast                                                                                                                                                      ; N/A     ;
; clk                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                                                                                                                        ; N/A     ;
; cs18                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; 74154:inst14|30~_wirecell                                                                                                                                  ; N/A     ;
; cs18                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; 74154:inst14|30~_wirecell                                                                                                                                  ; N/A     ;
; cs48                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; 74154:inst37|32~_wirecell                                                                                                                                  ; N/A     ;
; cs48                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; 74154:inst37|32~_wirecell                                                                                                                                  ; N/A     ;
; cs49                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; 74154:inst37|31~_wirecell                                                                                                                                  ; N/A     ;
; cs49                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; 74154:inst37|31~_wirecell                                                                                                                                  ; N/A     ;
; cs50                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; 74154:inst37|30~_wirecell                                                                                                                                  ; N/A     ;
; cs50                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; 74154:inst37|30~_wirecell                                                                                                                                  ; N/A     ;
; data_test[0]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[0]~31                                                                                                                            ; N/A     ;
; data_test[0]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[0]~31                                                                                                                            ; N/A     ;
; data_test[10]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[10]~11                                                                                                                           ; N/A     ;
; data_test[10]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[10]~11                                                                                                                           ; N/A     ;
; data_test[11]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_rd_data:inst19|data_out[11]~13                                                                                                                          ; N/A     ;
; data_test[11]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_rd_data:inst19|data_out[11]~13                                                                                                                          ; N/A     ;
; data_test[12]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_rd_data:inst19|data_out[12]~11                                                                                                                          ; N/A     ;
; data_test[12]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_rd_data:inst19|data_out[12]~11                                                                                                                          ; N/A     ;
; data_test[13]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_rd_data:inst19|data_out[13]~9                                                                                                                           ; N/A     ;
; data_test[13]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_rd_data:inst19|data_out[13]~9                                                                                                                           ; N/A     ;
; data_test[14]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_rd_data:inst19|data_out[14]~7                                                                                                                           ; N/A     ;
; data_test[14]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_rd_data:inst19|data_out[14]~7                                                                                                                           ; N/A     ;
; data_test[15]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_rd_data:inst19|data_out[15]~5                                                                                                                           ; N/A     ;
; data_test[15]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_rd_data:inst19|data_out[15]~5                                                                                                                           ; N/A     ;
; data_test[1]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[1]~29                                                                                                                            ; N/A     ;
; data_test[1]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[1]~29                                                                                                                            ; N/A     ;
; data_test[2]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[2]~27                                                                                                                            ; N/A     ;
; data_test[2]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[2]~27                                                                                                                            ; N/A     ;
; data_test[3]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[3]~25                                                                                                                            ; N/A     ;
; data_test[3]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[3]~25                                                                                                                            ; N/A     ;
; data_test[4]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[4]~23                                                                                                                            ; N/A     ;
; data_test[4]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[4]~23                                                                                                                            ; N/A     ;
; data_test[5]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[5]~21                                                                                                                            ; N/A     ;
; data_test[5]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[5]~21                                                                                                                            ; N/A     ;
; data_test[6]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[6]~19                                                                                                                            ; N/A     ;
; data_test[6]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[6]~19                                                                                                                            ; N/A     ;
; data_test[7]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[7]~17                                                                                                                            ; N/A     ;
; data_test[7]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[7]~17                                                                                                                            ; N/A     ;
; data_test[8]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[8]~15                                                                                                                            ; N/A     ;
; data_test[8]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[8]~15                                                                                                                            ; N/A     ;
; data_test[9]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[9]~13                                                                                                                            ; N/A     ;
; data_test[9]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|data[9]~13                                                                                                                            ; N/A     ;
; int                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst5~0                                                                                                                                                    ; N/A     ;
; int                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst5~0                                                                                                                                                    ; N/A     ;
; ready                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|ready                                                                                                                                 ; N/A     ;
; ready                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPCI_INTERFACE:inst3|ready                                                                                                                                 ; N/A     ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Aug 26 09:40:27 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TMTC_FPGA -c TMTC_FPGA
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: Found 1 design units, including 1 entities, in source file tmtc_fpga.bdf
    Info: Found entity 1: TMTC_FPGA
Info: Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd
    Info: Found design unit 1: lpm_counter0-SYN
    Info: Found entity 1: lpm_counter0
Info: Found 2 design units, including 1 entities, in source file lpm_fifo2.vhd
    Info: Found design unit 1: lpm_fifo2-SYN
    Info: Found entity 1: lpm_fifo2
Info: Found 2 design units, including 1 entities, in source file check_rising_edge.vhd
    Info: Found design unit 1: check_rising_edge-check_rising_edge_architecture
    Info: Found entity 1: check_rising_edge
Info: Found 2 design units, including 1 entities, in source file cpci_interface.vhd
    Info: Found design unit 1: CPCI_INTERFACE-CPCI_INTERFACE_architecture
    Info: Found entity 1: CPCI_INTERFACE
Info: Found 2 design units, including 1 entities, in source file rxfifo.vhd
    Info: Found design unit 1: rxfifo-SYN
    Info: Found entity 1: RxFifo
Info: Found 1 design units, including 1 entities, in source file dpru_interface.bdf
    Info: Found entity 1: DPRU_Interface
Info: Found 2 design units, including 1 entities, in source file cs_rd_data.vhd
    Info: Found design unit 1: cs_rd_data-cs_rd_data_architecture
    Info: Found entity 1: cs_rd_data
Info: Found 2 design units, including 1 entities, in source file gen_int.vhd
    Info: Found design unit 1: gen_int-gen_int_architecture
    Info: Found entity 1: gen_int
Info: Found 2 design units, including 1 entities, in source file rxfifo2.vhd
    Info: Found design unit 1: rxfifo2-SYN
    Info: Found entity 1: RXFifo2
Info: Found 2 design units, including 1 entities, in source file rxfifo3.vhd
    Info: Found design unit 1: rxfifo3-SYN
    Info: Found entity 1: RXFifo3
Info: Found 2 design units, including 1 entities, in source file div_clk_1k.vhd
    Info: Found design unit 1: Div_clk_1k-Div_clk_1k_architecture
    Info: Found entity 1: Div_clk_1k
Info: Found 2 design units, including 1 entities, in source file timer.vhd
    Info: Found design unit 1: timer-timer_architecture
    Info: Found entity 1: timer
Info: Found 2 design units, including 1 entities, in source file bl_check.vhd
    Info: Found design unit 1: bl_check-bl_check_architecture
    Info: Found entity 1: bl_check
Info: Found 2 design units, including 1 entities, in source file altpll1.vhd
    Info: Found design unit 1: altpll1-SYN
    Info: Found entity 1: altpll1
Info: Found 2 design units, including 1 entities, in source file div_clk_500k.vhd
    Info: Found design unit 1: Div_clk_500k-Div_clk_500k_architecture
    Info: Found entity 1: Div_clk_500k
Info: Found 2 design units, including 1 entities, in source file ds_clk_gen.vhd
    Info: Found design unit 1: ds_clk_gen-ds_clk_gen_architecture
    Info: Found entity 1: ds_clk_gen
Info: Found 2 design units, including 1 entities, in source file dsrecfifo.vhd
    Info: Found design unit 1: dsrecfifo-SYN
    Info: Found entity 1: DSrecFIFO
Info: Found 2 design units, including 1 entities, in source file ds_jt.vhd
    Info: Found design unit 1: ds_JT-ds_JT_architecture
    Info: Found entity 1: ds_JT
Info: Found 1 design units, including 1 entities, in source file ds_interface.bdf
    Info: Found entity 1: ds_interface
Info: Found 1 design units, including 1 entities, in source file ds_module.bdf
    Info: Found entity 1: DS_Module
Info: Found 2 design units, including 1 entities, in source file ds_sef_check.vhd
    Info: Found design unit 1: ds_sef_check-ds_sef_check_architecture
    Info: Found entity 1: ds_sef_check
Info: Found 2 design units, including 1 entities, in source file ram1.vhd
    Info: Found design unit 1: ram1-SYN
    Info: Found entity 1: ram1
Info: Found 2 design units, including 1 entities, in source file ram2.vhd
    Info: Found design unit 1: ram2-SYN
    Info: Found entity 1: ram2
Info: Found 2 design units, including 1 entities, in source file sec_int_gen.vhd
    Info: Found design unit 1: sec_int_gen-sec_int_gen_architecture
    Info: Found entity 1: sec_int_gen
Info: Found 2 design units, including 1 entities, in source file bl_out.vhd
    Info: Found design unit 1: bl_out-bl_out_architecture
    Info: Found entity 1: bl_out
Info: Found 2 design units, including 1 entities, in source file gen_adr.vhd
    Info: Found design unit 1: gen_adr-gen_adr_architecture
    Info: Found entity 1: gen_adr
Info: Found 2 design units, including 1 entities, in source file gen_int2.vhd
    Info: Found design unit 1: gen_int2-gen_int2_architecture
    Info: Found entity 1: gen_int2
Info: Found 2 design units, including 1 entities, in source file zl_chanle_slec.vhd
    Info: Found design unit 1: zl_chanle_slec-zl_chanle_slec_architecture
    Info: Found entity 1: zl_chanle_slec
Info: Found 1 design units, including 1 entities, in source file uart_rxtx_mod.bdf
    Info: Found entity 1: UART_RXTX_MOD
Info: Found 2 design units, including 1 entities, in source file lock_data.vhd
    Info: Found design unit 1: Lock_Data-Lock_Data_architecture
    Info: Found entity 1: Lock_Data
Info: Elaborating entity "TMTC_FPGA" for the top level hierarchy
Info: Elaborating entity "CPCI_INTERFACE" for hierarchy "CPCI_INTERFACE:inst3"
Info: Elaborating entity "cs_rd_data" for hierarchy "cs_rd_data:inst19"
Info: Elaborating entity "74154" for hierarchy "74154:inst11"
Info: Elaborated megafunction instantiation "74154:inst11"
Info: Elaborating entity "UART_RXTX_MOD" for hierarchy "UART_RXTX_MOD:inst12"
Warning: Using design file uart_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: UART_tx-FPGA
    Info: Found entity 1: UART_tx
Info: Elaborating entity "UART_tx" for hierarchy "UART_RXTX_MOD:inst12|UART_tx:inst5"
Warning: Using design file send_fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: send_fifo-SYN
    Info: Found entity 1: send_fifo
Info: Elaborating entity "send_fifo" for hierarchy "UART_RXTX_MOD:inst12|send_fifo:inst6"
Info: Elaborating entity "scfifo" for hierarchy "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component"
Info: Instantiated megafunction "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_ol31.tdf
    Info: Found entity 1: scfifo_ol31
Info: Elaborating entity "scfifo_ol31" for hierarchy "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_vr31.tdf
    Info: Found entity 1: a_dpfifo_vr31
Info: Elaborating entity "a_dpfifo_vr31" for hierarchy "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf
    Info: Found entity 1: a_fefifo_s7f
Info: Elaborating entity "a_fefifo_s7f" for hierarchy "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|a_fefifo_s7f:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf
    Info: Found entity 1: cntr_go7
Info: Elaborating entity "cntr_go7" for hierarchy "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5711.tdf
    Info: Found entity 1: dpram_5711
Info: Elaborating entity "dpram_5711" for hierarchy "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s0k1.tdf
    Info: Found entity 1: altsyncram_s0k1
Info: Elaborating entity "altsyncram_s0k1" for hierarchy "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf
    Info: Found entity 1: cntr_4ob
Info: Elaborating entity "cntr_4ob" for hierarchy "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|cntr_4ob:rd_ptr_count"
Info: Elaborating entity "gen_int2" for hierarchy "UART_RXTX_MOD:inst12|gen_int2:inst12"
Warning: Using design file uart_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: UART_rx-FPGA
    Info: Found entity 1: UART_rx
Info: Elaborating entity "UART_rx" for hierarchy "UART_RXTX_MOD:inst12|UART_rx:inst1"
Warning (10036): Verilog HDL or VHDL warning at uart_rx.vhd(45): object "fault" assigned a value but never read
Warning: Using design file uart_rx_fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: uart_rx_fifo-SYN
    Info: Found entity 1: UART_RX_FIFO
Info: Elaborating entity "UART_RX_FIFO" for hierarchy "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7"
Info: Elaborating entity "scfifo" for hierarchy "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component"
Info: Instantiated megafunction "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "almost_full_value" = "1024"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_eb61.tdf
    Info: Found entity 1: scfifo_eb61
Info: Elaborating entity "scfifo_eb61" for hierarchy "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h931.tdf
    Info: Found entity 1: a_dpfifo_h931
Info: Elaborating entity "a_dpfifo_h931" for hierarchy "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fk81.tdf
    Info: Found entity 1: altsyncram_fk81
Info: Elaborating entity "altsyncram_fk81" for hierarchy "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|altsyncram_fk81:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_vt8.tdf
    Info: Found entity 1: cmpr_vt8
Info: Elaborating entity "cmpr_vt8" for hierarchy "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cmpr_vt8:almost_full_comparer"
Info: Elaborating entity "cmpr_vt8" for hierarchy "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cmpr_vt8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf
    Info: Found entity 1: cntr_cpb
Info: Elaborating entity "cntr_cpb" for hierarchy "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_cpb:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_pp7.tdf
    Info: Found entity 1: cntr_pp7
Info: Elaborating entity "cntr_pp7" for hierarchy "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_pp7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf
    Info: Found entity 1: cntr_dpb
Info: Elaborating entity "cntr_dpb" for hierarchy "UART_RXTX_MOD:inst12|UART_RX_FIFO:inst7|scfifo:scfifo_component|scfifo_eb61:auto_generated|a_dpfifo_h931:dpfifo|cntr_dpb:wr_ptr"
Warning: Using design file check_edge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: check_edge-check_edge_architecture
    Info: Found entity 1: check_edge
Info: Elaborating entity "check_edge" for hierarchy "check_edge:inst88"
Info: Elaborating entity "Lock_Data" for hierarchy "Lock_Data:inst18"
Warning (10492): VHDL Process Statement warning at Lock_Data.vhd(28): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "timer" for hierarchy "timer:inst25"
Warning (10036): Verilog HDL or VHDL warning at timer.vhd(27): object "counter_vector" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timer.vhd(30): object "counter_vector_seg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at timer.vhd(33): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(38): signal "wr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(38): signal "cs_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(40): signal "wr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(40): signal "cs_unenable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at timer.vhd(29): inferring latch(es) for signal or variable "enable_mark", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "enable_mark" at timer.vhd(29)
Info: Elaborating entity "Div_clk_1k" for hierarchy "Div_clk_1k:inst13"
Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(71): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(87): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(105): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(121): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(139): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(156): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "altpll1" for hierarchy "altpll1:inst23"
Info: Elaborating entity "altpll" for hierarchy "altpll1:inst23|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll1:inst23|altpll:altpll_component"
Info: Instantiated megafunction "altpll1:inst23|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "4"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "30303"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll1"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7224.tdf
    Info: Found entity 1: altsyncram_7224
Info: Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info: Found entity 1: decode_jsa
Info: Found 1 design units, including 1 entities, in source file db/mux_6pb.tdf
    Info: Found entity 1: mux_6pb
Info: Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info: Found entity 1: mux_1tc
Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info: Found entity 1: decode_dvf
Info: Found 1 design units, including 1 entities, in source file db/cntr_5hi.tdf
    Info: Found entity 1: cntr_5hi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info: Found entity 1: cmpr_sgc
Info: Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info: Found entity 1: cntr_bbj
Info: Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf
    Info: Found entity 1: cntr_ogi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info: Found entity 1: cmpr_rgc
Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info: Found entity 1: cntr_23j
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info: Found entity 1: cmpr_ngc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "altpll1:inst23|altpll:altpll_component|_clk0"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "Lock_Data:inst98|data_out[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst98|data_out[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst97|data_out[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst97|data_out[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst97|data_out[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[11]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[12]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[13]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[14]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst96|data_out[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst92|data_out[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst92|data_out[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst91|data_out[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst91|data_out[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst91|data_out[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[11]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[12]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[13]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[14]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst90|data_out[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst87|data_out[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst87|data_out[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst36|data_out[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst36|data_out[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst36|data_out[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[11]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[12]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[13]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[14]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "Lock_Data:inst18|data_out[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[11]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[12]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[13]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[14]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[16]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|AD[17]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|blast_Vector[0]~0" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|blast_Vector[1]~1" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|blast_Vector[2]~2" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPCI_INTERFACE:inst3|blast_Vector[3]~3" feeding internal logic into a wire
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[31]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[31]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[30]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[30]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[29]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[29]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[28]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[28]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[27]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[27]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[26]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[26]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[25]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[25]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[24]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[24]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[23]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[23]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[22]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[22]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[21]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[21]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[20]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[20]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[19]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[19]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[18]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[18]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[17]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[17]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[16]" to the node "CPCI_INTERFACE:inst3|CPCI_Data[16]" into an OR gate
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "cs_rd_data:inst19|data_out[15]" to the node "Lock_Data:inst90|data_out[15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "cs_rd_data:inst19|data_out[14]" to the node "Lock_Data:inst90|data_out[14]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "cs_rd_data:inst19|data_out[13]" to the node "Lock_Data:inst90|data_out[13]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "cs_rd_data:inst19|data_out[12]" to the node "Lock_Data:inst90|data_out[12]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "cs_rd_data:inst19|data_out[11]" to the node "Lock_Data:inst90|data_out[11]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[10]" to the node "Lock_Data:inst90|data_out[10]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[9]" to the node "Lock_Data:inst90|data_out[9]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[8]" to the node "Lock_Data:inst90|data_out[8]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[7]" to the node "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1|q_b[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[6]" to the node "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1|q_b[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[5]" to the node "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1|q_b[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[4]" to the node "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1|q_b[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[3]" to the node "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1|q_b[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[2]" to the node "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1|q_b[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[1]" to the node "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1|q_b[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPCI_INTERFACE:inst3|data[0]" to the node "UART_RXTX_MOD:inst12|send_fifo:inst6|scfifo:scfifo_component|scfifo_ol31:auto_generated|a_dpfifo_vr31:dpfifo|dpram_5711:FIFOram|altsyncram_s0k1:altsyncram1|q_b[0]" into an OR gate
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 85 registers lost all their fanouts during netlist optimizations. The first 85 are displayed below.
    Info: Register "Lock_Data:inst98|data_out[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst98|data_out[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst97|data_out[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst97|data_out[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst97|data_out[2]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[2]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[3]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[4]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[5]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[6]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[7]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[8]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[9]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[10]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[11]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[12]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[13]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[14]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst96|data_out[15]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst92|data_out[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst92|data_out[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst91|data_out[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst91|data_out[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst91|data_out[2]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[2]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[3]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[4]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[5]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[6]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[7]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[8]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[9]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[10]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[11]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[12]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[13]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[14]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst90|data_out[15]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst87|data_out[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst87|data_out[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst36|data_out[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst36|data_out[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst36|data_out[2]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[2]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[3]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[4]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[5]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[6]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[7]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[8]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[9]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[10]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[11]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[12]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[13]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[14]~en" lost all its fanouts during netlist optimizations.
    Info: Register "Lock_Data:inst18|data_out[15]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[2]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[3]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[4]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[5]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[6]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[7]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[8]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[9]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[10]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[11]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[12]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[13]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[14]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[15]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[16]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|AD[17]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|blast_Vector[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|blast_Vector[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|blast_Vector[2]~en" lost all its fanouts during netlist optimizations.
    Info: Register "CPCI_INTERFACE:inst3|blast_Vector[3]~en" lost all its fanouts during netlist optimizations.
Info: Succesfully connected in-system debug instance "auto_signaltap_0" to all 83 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rd_data9[7]"
    Warning (15610): No output dependent on input pin "rd_data9[6]"
    Warning (15610): No output dependent on input pin "rd_data9[5]"
    Warning (15610): No output dependent on input pin "rd_data9[4]"
    Warning (15610): No output dependent on input pin "rd_data9[3]"
    Warning (15610): No output dependent on input pin "rd_data9[2]"
    Warning (15610): No output dependent on input pin "rd_data9[1]"
    Warning (15610): No output dependent on input pin "rd_data9[0]"
    Warning (15610): No output dependent on input pin "rd_data10[10]"
    Warning (15610): No output dependent on input pin "rd_data10[9]"
    Warning (15610): No output dependent on input pin "rd_data10[8]"
    Warning (15610): No output dependent on input pin "rd_data10[7]"
    Warning (15610): No output dependent on input pin "rd_data10[6]"
    Warning (15610): No output dependent on input pin "rd_data10[5]"
    Warning (15610): No output dependent on input pin "rd_data10[4]"
    Warning (15610): No output dependent on input pin "rd_data10[3]"
    Warning (15610): No output dependent on input pin "rd_data10[2]"
    Warning (15610): No output dependent on input pin "rd_data10[1]"
    Warning (15610): No output dependent on input pin "rd_data10[0]"
Info: Implemented 2952 device resources after synthesis - the final resource count might be different
    Info: Implemented 48 input pins
    Info: Implemented 28 output pins
    Info: Implemented 32 bidirectional pins
    Info: Implemented 2713 logic cells
    Info: Implemented 130 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 164 warnings
    Info: Peak virtual memory: 320 megabytes
    Info: Processing ended: Wed Aug 26 09:40:38 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


