// Seed: 1479580485
module module_0 (
    input  wire id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output wand id_3
);
  assign id_3 = 1 * 1 & id_0;
  tri id_5 = id_2;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input logic id_2
    , id_21,
    input tri0 id_3,
    input wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wire id_7
    , id_22,
    input tri1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input logic id_11,
    input tri1 id_12,
    input tri0 id_13,
    output logic id_14,
    output supply1 id_15,
    output supply1 id_16,
    input wand id_17,
    output wire id_18,
    output logic id_19
);
  generate
    if (1'b0) begin : id_23
      assign id_0 = id_21 > 1;
      initial begin
        @(negedge id_10) id_21 = 1;
        if (1) id_0 <= id_2;
        else if (1)
          if (id_21) begin
            id_21 <= 1;
            $display(1);
            id_14 <= !id_17;
          end else begin
            id_1 <= id_11;
            id_21 = 1;
            disable id_24;
            deassign id_21;
          end
        else id_19 <= id_21 != 1;
      end
      uwire id_25 = id_4;
    end
  endgenerate
  module_0(
      id_3, id_10, id_8, id_18
  );
endmodule
