

================================================================
== Vivado HLS Report for 'initializeBuffer'
================================================================
* Date:           Thu Dec 19 06:41:43 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|  103|    4|  103|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                                                             |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |                          Loop Name                          | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------------------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Initialize_Buffer_Outer_Loop_Initialize_Buffer_Inner_Loop  |    2|  101|         3|          1|          1| 1 ~ 100 |    yes   |
        +-------------------------------------------------------------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%buffer24_1 = alloca i32"   --->   Operation 6 'alloca' 'buffer24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%write_flag_1 = alloca i1"   --->   Operation 7 'alloca' 'write_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%write_flag78_1 = alloca i1"   --->   Operation 8 'alloca' 'write_flag78_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%buffer23_1 = alloca i32"   --->   Operation 9 'alloca' 'buffer23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%buffer_1 = alloca i32"   --->   Operation 10 'alloca' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%write_flag75_1 = alloca i1"   --->   Operation 11 'alloca' 'write_flag75_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buffer22_1 = alloca i32"   --->   Operation 12 'alloca' 'buffer22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_flag4_1 = alloca i1"   --->   Operation 13 'alloca' 'write_flag4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%write_flag72_1 = alloca i1"   --->   Operation 14 'alloca' 'write_flag72_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buffer21_1 = alloca i32"   --->   Operation 15 'alloca' 'buffer21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buffer16_1 = alloca i32"   --->   Operation 16 'alloca' 'buffer16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_flag69_1 = alloca i1"   --->   Operation 17 'alloca' 'write_flag69_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buffer20_1 = alloca i32"   --->   Operation 18 'alloca' 'buffer20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_flag8_1 = alloca i1"   --->   Operation 19 'alloca' 'write_flag8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%write_flag66_1 = alloca i1"   --->   Operation 20 'alloca' 'write_flag66_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buffer19_1 = alloca i32"   --->   Operation 21 'alloca' 'buffer19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buffer2_1 = alloca i32"   --->   Operation 22 'alloca' 'buffer2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_flag63_1 = alloca i1"   --->   Operation 23 'alloca' 'write_flag63_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buffer18_1 = alloca i32"   --->   Operation 24 'alloca' 'buffer18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_flag11_1 = alloca i1"   --->   Operation 25 'alloca' 'write_flag11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_flag60_1 = alloca i1"   --->   Operation 26 'alloca' 'write_flag60_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buffer17_1 = alloca i32"   --->   Operation 27 'alloca' 'buffer17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buffer3_1 = alloca i32"   --->   Operation 28 'alloca' 'buffer3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_flag57_1 = alloca i1"   --->   Operation 29 'alloca' 'write_flag57_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buffer1655_1 = alloca i32"   --->   Operation 30 'alloca' 'buffer1655_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_flag14_1 = alloca i1"   --->   Operation 31 'alloca' 'write_flag14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_flag53_1 = alloca i1"   --->   Operation 32 'alloca' 'write_flag53_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buffer1550_1 = alloca i32"   --->   Operation 33 'alloca' 'buffer1550_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buffer4_1 = alloca i32"   --->   Operation 34 'alloca' 'buffer4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_flag48_1 = alloca i1"   --->   Operation 35 'alloca' 'write_flag48_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buffer14_1 = alloca i32"   --->   Operation 36 'alloca' 'buffer14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_flag17_1 = alloca i1"   --->   Operation 37 'alloca' 'write_flag17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_flag44_1 = alloca i1"   --->   Operation 38 'alloca' 'write_flag44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buffer13_1 = alloca i32"   --->   Operation 39 'alloca' 'buffer13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buffer5_1 = alloca i32"   --->   Operation 40 'alloca' 'buffer5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_flag41_1 = alloca i1"   --->   Operation 41 'alloca' 'write_flag41_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buffer12_1 = alloca i32"   --->   Operation 42 'alloca' 'buffer12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_flag20_1 = alloca i1"   --->   Operation 43 'alloca' 'write_flag20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_flag38_1 = alloca i1"   --->   Operation 44 'alloca' 'write_flag38_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buffer11_1 = alloca i32"   --->   Operation 45 'alloca' 'buffer11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buffer6_1 = alloca i32"   --->   Operation 46 'alloca' 'buffer6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_flag35_1 = alloca i1"   --->   Operation 47 'alloca' 'write_flag35_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buffer10_1 = alloca i32"   --->   Operation 48 'alloca' 'buffer10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_flag23_1 = alloca i1"   --->   Operation 49 'alloca' 'write_flag23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_flag32_1 = alloca i1"   --->   Operation 50 'alloca' 'write_flag32_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buffer9_1 = alloca i32"   --->   Operation 51 'alloca' 'buffer9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buffer7_1 = alloca i32"   --->   Operation 52 'alloca' 'buffer7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_flag29_1 = alloca i1"   --->   Operation 53 'alloca' 'write_flag29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buffer8_1 = alloca i32"   --->   Operation 54 'alloca' 'buffer8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_flag26_1 = alloca i1"   --->   Operation 55 'alloca' 'write_flag26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_size_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_col)"   --->   Operation 56 'read' 'kernel_size_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_size_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_row)"   --->   Operation 57 'read' 'kernel_size_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%index_row_out_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %index_row_out)"   --->   Operation 58 'read' 'index_row_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_24_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_24_read)"   --->   Operation 59 'read' 'buffer_24_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buffer_23_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_23_read)"   --->   Operation 60 'read' 'buffer_23_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buffer_22_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_22_read)"   --->   Operation 61 'read' 'buffer_22_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buffer_21_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_21_read)"   --->   Operation 62 'read' 'buffer_21_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buffer_20_read21 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_20_read)"   --->   Operation 63 'read' 'buffer_20_read21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buffer_19_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_19_read)"   --->   Operation 64 'read' 'buffer_19_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_18_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_18_read)"   --->   Operation 65 'read' 'buffer_18_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buffer_17_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_17_read)"   --->   Operation 66 'read' 'buffer_17_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buffer_16_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_16_read)"   --->   Operation 67 'read' 'buffer_16_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_15_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_15_read)"   --->   Operation 68 'read' 'buffer_15_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_14_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_14_read)"   --->   Operation 69 'read' 'buffer_14_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buffer_13_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_13_read)"   --->   Operation 70 'read' 'buffer_13_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_12_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_12_read)"   --->   Operation 71 'read' 'buffer_12_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buffer_11_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_11_read)"   --->   Operation 72 'read' 'buffer_11_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buffer_10_read11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_10_read)"   --->   Operation 73 'read' 'buffer_10_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buffer_9_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_9_read)"   --->   Operation 74 'read' 'buffer_9_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buffer_8_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_8_read)"   --->   Operation 75 'read' 'buffer_8_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buffer_7_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_7_read)"   --->   Operation 76 'read' 'buffer_7_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%buffer_6_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_6_read)"   --->   Operation 77 'read' 'buffer_6_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buffer_5_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_5_read)"   --->   Operation 78 'read' 'buffer_5_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buffer_4_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_4_read)"   --->   Operation 79 'read' 'buffer_4_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buffer_3_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_3_read)"   --->   Operation 80 'read' 'buffer_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%buffer_2_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_2_read)"   --->   Operation 81 'read' 'buffer_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buffer_1_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_1_read)"   --->   Operation 82 'read' 'buffer_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buffer_0_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_0_read)"   --->   Operation 83 'read' 'buffer_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (2.47ns)   --->   "%tmp = icmp sgt i32 %kernel_size_col_read, 0"   --->   Operation 84 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %kernel_size_col_read to i31"   --->   Operation 85 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.73ns)   --->   "%smax = select i1 %tmp, i31 %tmp_19, i31 0"   --->   Operation 86 'select' 'smax' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax to i32"   --->   Operation 87 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%cast = zext i32 %kernel_size_row_read to i64"   --->   Operation 88 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %kernel_size_col_read to i64"   --->   Operation 89 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 90 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag26_1"   --->   Operation 91 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 92 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag29_1"   --->   Operation 92 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 93 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag32_1"   --->   Operation 93 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 94 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag23_1"   --->   Operation 94 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 95 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag35_1"   --->   Operation 95 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 96 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag38_1"   --->   Operation 96 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 97 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag20_1"   --->   Operation 97 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 98 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag41_1"   --->   Operation 98 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 99 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag44_1"   --->   Operation 99 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 100 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag17_1"   --->   Operation 100 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 101 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag48_1"   --->   Operation 101 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 102 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag53_1"   --->   Operation 102 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 103 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag14_1"   --->   Operation 103 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 104 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag57_1"   --->   Operation 104 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 105 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag60_1"   --->   Operation 105 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 106 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag11_1"   --->   Operation 106 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 107 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag63_1"   --->   Operation 107 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 108 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag66_1"   --->   Operation 108 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 109 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag8_1"   --->   Operation 109 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 110 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag69_1"   --->   Operation 110 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 111 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag72_1"   --->   Operation 111 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 112 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag4_1"   --->   Operation 112 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 113 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag75_1"   --->   Operation 113 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 114 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag78_1"   --->   Operation 114 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 115 [1/1] (1.76ns)   --->   "store i1 false, i1* %write_flag_1"   --->   Operation 115 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 116 [1/1] (1.76ns)   --->   "br label %1" [conv2D.c:15]   --->   Operation 116 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %branch0 ]"   --->   Operation 117 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%i_buffer = phi i32 [ 0, %0 ], [ %i_buffer_mid2, %branch0 ]" [conv2D.c:18]   --->   Operation 118 'phi' 'i_buffer' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%ik_row = phi i31 [ 0, %0 ], [ %tmp_15_mid2_v_v_v, %branch0 ]" [conv2D.c:20]   --->   Operation 119 'phi' 'ik_row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%i_buffer_1 = phi i32 [ 0, %0 ], [ %tmp_18, %branch0 ]" [conv2D.c:20]   --->   Operation 120 'phi' 'i_buffer_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%ik_col = phi i31 [ 0, %0 ], [ %ik_col_2, %branch0 ]"   --->   Operation 121 'phi' 'ik_col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%ik_col_cast = zext i31 %ik_col to i32" [conv2D.c:18]   --->   Operation 122 'zext' 'ik_col_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %ik_col_cast, %kernel_size_col_read" [conv2D.c:18]   --->   Operation 123 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 124 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 125 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (2.52ns)   --->   "%ik_row_2 = add i31 1, %ik_row" [conv2D.c:15]   --->   Operation 127 'add' 'ik_row_2' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (2.55ns)   --->   "%i_buffer_2_dup = add i32 %i_buffer, %smax_cast" [conv2D.c:20]   --->   Operation 128 'add' 'i_buffer_2_dup' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.69ns)   --->   "%i_buffer_1_mid2 = select i1 %tmp_s, i32 %i_buffer_1, i32 %i_buffer_2_dup" [conv2D.c:18]   --->   Operation 129 'select' 'i_buffer_1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.73ns)   --->   "%ik_col_mid2 = select i1 %tmp_s, i31 %ik_col, i31 0" [conv2D.c:18]   --->   Operation 130 'select' 'ik_col_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.73ns)   --->   "%tmp_15_mid2_v_v_v = select i1 %tmp_s, i31 %ik_row, i31 %ik_row_2" [conv2D.c:20]   --->   Operation 131 'select' 'tmp_15_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (2.52ns)   --->   "%tmp_20 = add i31 %tmp_15_mid2_v_v_v, %index_row_out_read" [conv2D.c:20]   --->   Operation 132 'add' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i31 %tmp_20 to i15" [conv2D.c:20]   --->   Operation 133 'trunc' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.69ns)   --->   "%i_buffer_mid2 = select i1 %tmp_s, i32 %i_buffer, i32 %i_buffer_2_dup" [conv2D.c:18]   --->   Operation 134 'select' 'i_buffer_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str2)" [conv2D.c:18]   --->   Operation 135 'specregionbegin' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i31 %ik_col_mid2 to i15" [conv2D.c:20]   --->   Operation 136 'trunc' 'tmp_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (2.55ns)   --->   "%tmp_18 = add nsw i32 1, %i_buffer_1_mid2" [conv2D.c:20]   --->   Operation 137 'add' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %i_buffer_1_mid2 to i5" [conv2D.c:20]   --->   Operation 138 'trunc' 'tmp_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.42ns)   --->   "switch i5 %tmp_23, label %branch24 [
    i5 0, label %.reset.branch0_crit_edge
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
  ]" [conv2D.c:20]   --->   Operation 139 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.42>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str2, i32 %tmp_14)" [conv2D.c:21]   --->   Operation 140 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.52ns)   --->   "%ik_col_2 = add i31 %ik_col_mid2, 1" [conv2D.c:18]   --->   Operation 141 'add' 'ik_col_2' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "br label %1" [conv2D.c:18]   --->   Operation 142 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.63>
ST_3 : Operation 143 [1/1] (3.36ns) (grouped into DSP with root node tmp_17)   --->   "%tmp_16 = mul i15 100, %tmp_21" [conv2D.c:20]   --->   Operation 143 'mul' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_17 = add i15 %tmp_16, %tmp_22" [conv2D.c:20]   --->   Operation 144 'add' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i15 %tmp_17 to i64" [conv2D.c:20]   --->   Operation 145 'sext' 'tmp_17_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr [10000 x i32]* %in_data, i64 0, i64 %tmp_17_cast" [conv2D.c:20]   --->   Operation 146 'getelementptr' 'in_data_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 147 [2/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:20]   --->   Operation 147 'load' 'in_data_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([58 x i8]* @Initialize_Buffer_Ou)"   --->   Operation 148 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 100, i64 25)"   --->   Operation 149 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str2) nounwind" [conv2D.c:18]   --->   Operation 150 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.c:19]   --->   Operation 151 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 152 [1/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:20]   --->   Operation 152 'load' 'in_data_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 153 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag75_1"   --->   Operation 153 'store' <Predicate = (tmp_23 == 23)> <Delay = 1.76>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer23_1" [conv2D.c:20]   --->   Operation 154 'store' <Predicate = (tmp_23 == 23)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 155 'br' <Predicate = (tmp_23 == 23)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag72_1"   --->   Operation 156 'store' <Predicate = (tmp_23 == 22)> <Delay = 1.76>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer22_1" [conv2D.c:20]   --->   Operation 157 'store' <Predicate = (tmp_23 == 22)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 158 'br' <Predicate = (tmp_23 == 22)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag69_1"   --->   Operation 159 'store' <Predicate = (tmp_23 == 21)> <Delay = 1.76>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer21_1" [conv2D.c:20]   --->   Operation 160 'store' <Predicate = (tmp_23 == 21)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 161 'br' <Predicate = (tmp_23 == 21)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag66_1"   --->   Operation 162 'store' <Predicate = (tmp_23 == 20)> <Delay = 1.76>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer20_1" [conv2D.c:20]   --->   Operation 163 'store' <Predicate = (tmp_23 == 20)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 164 'br' <Predicate = (tmp_23 == 20)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag63_1"   --->   Operation 165 'store' <Predicate = (tmp_23 == 19)> <Delay = 1.76>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer19_1" [conv2D.c:20]   --->   Operation 166 'store' <Predicate = (tmp_23 == 19)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 167 'br' <Predicate = (tmp_23 == 19)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag60_1"   --->   Operation 168 'store' <Predicate = (tmp_23 == 18)> <Delay = 1.76>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer18_1" [conv2D.c:20]   --->   Operation 169 'store' <Predicate = (tmp_23 == 18)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 170 'br' <Predicate = (tmp_23 == 18)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag57_1"   --->   Operation 171 'store' <Predicate = (tmp_23 == 17)> <Delay = 1.76>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer17_1" [conv2D.c:20]   --->   Operation 172 'store' <Predicate = (tmp_23 == 17)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 173 'br' <Predicate = (tmp_23 == 17)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag53_1"   --->   Operation 174 'store' <Predicate = (tmp_23 == 16)> <Delay = 1.76>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer1655_1" [conv2D.c:20]   --->   Operation 175 'store' <Predicate = (tmp_23 == 16)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 176 'br' <Predicate = (tmp_23 == 16)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag48_1"   --->   Operation 177 'store' <Predicate = (tmp_23 == 15)> <Delay = 1.76>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer1550_1" [conv2D.c:20]   --->   Operation 178 'store' <Predicate = (tmp_23 == 15)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 179 'br' <Predicate = (tmp_23 == 15)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag44_1"   --->   Operation 180 'store' <Predicate = (tmp_23 == 14)> <Delay = 1.76>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer14_1" [conv2D.c:20]   --->   Operation 181 'store' <Predicate = (tmp_23 == 14)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 182 'br' <Predicate = (tmp_23 == 14)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag41_1"   --->   Operation 183 'store' <Predicate = (tmp_23 == 13)> <Delay = 1.76>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer13_1" [conv2D.c:20]   --->   Operation 184 'store' <Predicate = (tmp_23 == 13)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 185 'br' <Predicate = (tmp_23 == 13)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag38_1"   --->   Operation 186 'store' <Predicate = (tmp_23 == 12)> <Delay = 1.76>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer12_1" [conv2D.c:20]   --->   Operation 187 'store' <Predicate = (tmp_23 == 12)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 188 'br' <Predicate = (tmp_23 == 12)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag35_1"   --->   Operation 189 'store' <Predicate = (tmp_23 == 11)> <Delay = 1.76>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer11_1" [conv2D.c:20]   --->   Operation 190 'store' <Predicate = (tmp_23 == 11)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 191 'br' <Predicate = (tmp_23 == 11)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag32_1"   --->   Operation 192 'store' <Predicate = (tmp_23 == 10)> <Delay = 1.76>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer10_1" [conv2D.c:20]   --->   Operation 193 'store' <Predicate = (tmp_23 == 10)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 194 'br' <Predicate = (tmp_23 == 10)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag29_1"   --->   Operation 195 'store' <Predicate = (tmp_23 == 9)> <Delay = 1.76>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer9_1" [conv2D.c:20]   --->   Operation 196 'store' <Predicate = (tmp_23 == 9)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 197 'br' <Predicate = (tmp_23 == 9)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag26_1"   --->   Operation 198 'store' <Predicate = (tmp_23 == 8)> <Delay = 1.76>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer8_1" [conv2D.c:20]   --->   Operation 199 'store' <Predicate = (tmp_23 == 8)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 200 'br' <Predicate = (tmp_23 == 8)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer7_1" [conv2D.c:20]   --->   Operation 201 'store' <Predicate = (tmp_23 == 7)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag23_1"   --->   Operation 202 'store' <Predicate = (tmp_23 == 7)> <Delay = 1.76>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 203 'br' <Predicate = (tmp_23 == 7)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer6_1" [conv2D.c:20]   --->   Operation 204 'store' <Predicate = (tmp_23 == 6)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag20_1"   --->   Operation 205 'store' <Predicate = (tmp_23 == 6)> <Delay = 1.76>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 206 'br' <Predicate = (tmp_23 == 6)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer5_1" [conv2D.c:20]   --->   Operation 207 'store' <Predicate = (tmp_23 == 5)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag17_1"   --->   Operation 208 'store' <Predicate = (tmp_23 == 5)> <Delay = 1.76>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 209 'br' <Predicate = (tmp_23 == 5)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer4_1" [conv2D.c:20]   --->   Operation 210 'store' <Predicate = (tmp_23 == 4)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag14_1"   --->   Operation 211 'store' <Predicate = (tmp_23 == 4)> <Delay = 1.76>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 212 'br' <Predicate = (tmp_23 == 4)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer3_1" [conv2D.c:20]   --->   Operation 213 'store' <Predicate = (tmp_23 == 3)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag11_1"   --->   Operation 214 'store' <Predicate = (tmp_23 == 3)> <Delay = 1.76>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 215 'br' <Predicate = (tmp_23 == 3)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer2_1" [conv2D.c:20]   --->   Operation 216 'store' <Predicate = (tmp_23 == 2)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag8_1"   --->   Operation 217 'store' <Predicate = (tmp_23 == 2)> <Delay = 1.76>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 218 'br' <Predicate = (tmp_23 == 2)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer16_1" [conv2D.c:20]   --->   Operation 219 'store' <Predicate = (tmp_23 == 1)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag4_1"   --->   Operation 220 'store' <Predicate = (tmp_23 == 1)> <Delay = 1.76>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 221 'br' <Predicate = (tmp_23 == 1)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer_1" [conv2D.c:20]   --->   Operation 222 'store' <Predicate = (tmp_23 == 0)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag_1"   --->   Operation 223 'store' <Predicate = (tmp_23 == 0)> <Delay = 1.76>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 224 'br' <Predicate = (tmp_23 == 0)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (1.76ns)   --->   "store i1 true, i1* %write_flag78_1"   --->   Operation 225 'store' <Predicate = (tmp_23 == 31) | (tmp_23 == 30) | (tmp_23 == 29) | (tmp_23 == 28) | (tmp_23 == 27) | (tmp_23 == 26) | (tmp_23 == 25) | (tmp_23 == 24)> <Delay = 1.76>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "store i32 %in_data_load, i32* %buffer24_1" [conv2D.c:20]   --->   Operation 226 'store' <Predicate = (tmp_23 == 31) | (tmp_23 == 30) | (tmp_23 == 29) | (tmp_23 == 28) | (tmp_23 == 27) | (tmp_23 == 26) | (tmp_23 == 25) | (tmp_23 == 24)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "br label %branch0" [conv2D.c:20]   --->   Operation 227 'br' <Predicate = (tmp_23 == 31) | (tmp_23 == 30) | (tmp_23 == 29) | (tmp_23 == 28) | (tmp_23 == 27) | (tmp_23 == 26) | (tmp_23 == 25) | (tmp_23 == 24)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.69>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%buffer24_1_load = load i32* %buffer24_1" [conv2D.c:23]   --->   Operation 228 'load' 'buffer24_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%write_flag_1_load = load i1* %write_flag_1" [conv2D.c:23]   --->   Operation 229 'load' 'write_flag_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%write_flag78_1_load = load i1* %write_flag78_1" [conv2D.c:23]   --->   Operation 230 'load' 'write_flag78_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%buffer23_1_load = load i32* %buffer23_1" [conv2D.c:23]   --->   Operation 231 'load' 'buffer23_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%buffer_1_load = load i32* %buffer_1" [conv2D.c:23]   --->   Operation 232 'load' 'buffer_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%write_flag75_1_load = load i1* %write_flag75_1" [conv2D.c:23]   --->   Operation 233 'load' 'write_flag75_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%buffer22_1_load = load i32* %buffer22_1" [conv2D.c:23]   --->   Operation 234 'load' 'buffer22_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%write_flag4_1_load = load i1* %write_flag4_1" [conv2D.c:23]   --->   Operation 235 'load' 'write_flag4_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%write_flag72_1_load = load i1* %write_flag72_1" [conv2D.c:23]   --->   Operation 236 'load' 'write_flag72_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%buffer21_1_load = load i32* %buffer21_1" [conv2D.c:23]   --->   Operation 237 'load' 'buffer21_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%buffer16_1_load = load i32* %buffer16_1" [conv2D.c:23]   --->   Operation 238 'load' 'buffer16_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%write_flag69_1_load = load i1* %write_flag69_1" [conv2D.c:23]   --->   Operation 239 'load' 'write_flag69_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%buffer20_1_load = load i32* %buffer20_1" [conv2D.c:23]   --->   Operation 240 'load' 'buffer20_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%write_flag8_1_load = load i1* %write_flag8_1" [conv2D.c:23]   --->   Operation 241 'load' 'write_flag8_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%write_flag66_1_load = load i1* %write_flag66_1" [conv2D.c:23]   --->   Operation 242 'load' 'write_flag66_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%buffer19_1_load = load i32* %buffer19_1" [conv2D.c:23]   --->   Operation 243 'load' 'buffer19_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%buffer2_1_load = load i32* %buffer2_1" [conv2D.c:23]   --->   Operation 244 'load' 'buffer2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%write_flag63_1_load = load i1* %write_flag63_1" [conv2D.c:23]   --->   Operation 245 'load' 'write_flag63_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%buffer18_1_load = load i32* %buffer18_1" [conv2D.c:23]   --->   Operation 246 'load' 'buffer18_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%write_flag11_1_load = load i1* %write_flag11_1" [conv2D.c:23]   --->   Operation 247 'load' 'write_flag11_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%write_flag60_1_load = load i1* %write_flag60_1" [conv2D.c:23]   --->   Operation 248 'load' 'write_flag60_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%buffer17_1_load = load i32* %buffer17_1" [conv2D.c:23]   --->   Operation 249 'load' 'buffer17_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%buffer3_1_load = load i32* %buffer3_1" [conv2D.c:23]   --->   Operation 250 'load' 'buffer3_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%write_flag57_1_load = load i1* %write_flag57_1" [conv2D.c:23]   --->   Operation 251 'load' 'write_flag57_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%buffer1655_1_load = load i32* %buffer1655_1" [conv2D.c:23]   --->   Operation 252 'load' 'buffer1655_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%write_flag14_1_load = load i1* %write_flag14_1" [conv2D.c:23]   --->   Operation 253 'load' 'write_flag14_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%write_flag53_1_load = load i1* %write_flag53_1" [conv2D.c:23]   --->   Operation 254 'load' 'write_flag53_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%buffer1550_1_load = load i32* %buffer1550_1" [conv2D.c:23]   --->   Operation 255 'load' 'buffer1550_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%buffer4_1_load = load i32* %buffer4_1" [conv2D.c:23]   --->   Operation 256 'load' 'buffer4_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%write_flag48_1_load = load i1* %write_flag48_1" [conv2D.c:23]   --->   Operation 257 'load' 'write_flag48_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%buffer14_1_load = load i32* %buffer14_1" [conv2D.c:23]   --->   Operation 258 'load' 'buffer14_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%write_flag17_1_load = load i1* %write_flag17_1" [conv2D.c:23]   --->   Operation 259 'load' 'write_flag17_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%write_flag44_1_load = load i1* %write_flag44_1" [conv2D.c:23]   --->   Operation 260 'load' 'write_flag44_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%buffer13_1_load = load i32* %buffer13_1" [conv2D.c:23]   --->   Operation 261 'load' 'buffer13_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%buffer5_1_load = load i32* %buffer5_1" [conv2D.c:23]   --->   Operation 262 'load' 'buffer5_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%write_flag41_1_load = load i1* %write_flag41_1" [conv2D.c:23]   --->   Operation 263 'load' 'write_flag41_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%buffer12_1_load = load i32* %buffer12_1" [conv2D.c:23]   --->   Operation 264 'load' 'buffer12_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%write_flag20_1_load = load i1* %write_flag20_1" [conv2D.c:23]   --->   Operation 265 'load' 'write_flag20_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%write_flag38_1_load = load i1* %write_flag38_1" [conv2D.c:23]   --->   Operation 266 'load' 'write_flag38_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%buffer11_1_load = load i32* %buffer11_1" [conv2D.c:23]   --->   Operation 267 'load' 'buffer11_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%buffer6_1_load = load i32* %buffer6_1" [conv2D.c:23]   --->   Operation 268 'load' 'buffer6_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%write_flag35_1_load = load i1* %write_flag35_1" [conv2D.c:23]   --->   Operation 269 'load' 'write_flag35_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%buffer10_1_load = load i32* %buffer10_1" [conv2D.c:23]   --->   Operation 270 'load' 'buffer10_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%write_flag23_1_load = load i1* %write_flag23_1" [conv2D.c:23]   --->   Operation 271 'load' 'write_flag23_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%write_flag32_1_load = load i1* %write_flag32_1" [conv2D.c:23]   --->   Operation 272 'load' 'write_flag32_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%buffer9_1_load = load i32* %buffer9_1" [conv2D.c:23]   --->   Operation 273 'load' 'buffer9_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%buffer7_1_load = load i32* %buffer7_1" [conv2D.c:23]   --->   Operation 274 'load' 'buffer7_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%write_flag29_1_load = load i1* %write_flag29_1" [conv2D.c:23]   --->   Operation 275 'load' 'write_flag29_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%buffer8_1_load = load i32* %buffer8_1" [conv2D.c:23]   --->   Operation 276 'load' 'buffer8_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%write_flag26_1_load = load i1* %write_flag26_1" [conv2D.c:23]   --->   Operation 277 'load' 'write_flag26_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.69ns)   --->   "%buffer_0_write_assi = select i1 %write_flag_1_load, i32 %buffer_1_load, i32 %buffer_0_read_2" [conv2D.c:23]   --->   Operation 278 'select' 'buffer_0_write_assi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.69ns)   --->   "%buffer_1_write_assi = select i1 %write_flag4_1_load, i32 %buffer16_1_load, i32 %buffer_1_read_2" [conv2D.c:23]   --->   Operation 279 'select' 'buffer_1_write_assi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.69ns)   --->   "%buffer_2_write_assi = select i1 %write_flag8_1_load, i32 %buffer2_1_load, i32 %buffer_2_read_2" [conv2D.c:23]   --->   Operation 280 'select' 'buffer_2_write_assi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.69ns)   --->   "%buffer_3_write_assi = select i1 %write_flag11_1_load, i32 %buffer3_1_load, i32 %buffer_3_read_2" [conv2D.c:23]   --->   Operation 281 'select' 'buffer_3_write_assi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.69ns)   --->   "%buffer_4_write_assi = select i1 %write_flag14_1_load, i32 %buffer4_1_load, i32 %buffer_4_read_2" [conv2D.c:23]   --->   Operation 282 'select' 'buffer_4_write_assi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.69ns)   --->   "%buffer_5_write_assi = select i1 %write_flag17_1_load, i32 %buffer5_1_load, i32 %buffer_5_read_2" [conv2D.c:23]   --->   Operation 283 'select' 'buffer_5_write_assi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.69ns)   --->   "%buffer_6_write_assi = select i1 %write_flag20_1_load, i32 %buffer6_1_load, i32 %buffer_6_read_2" [conv2D.c:23]   --->   Operation 284 'select' 'buffer_6_write_assi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.69ns)   --->   "%buffer_7_write_assi = select i1 %write_flag23_1_load, i32 %buffer7_1_load, i32 %buffer_7_read_2" [conv2D.c:23]   --->   Operation 285 'select' 'buffer_7_write_assi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.69ns)   --->   "%buffer_8_write_assi = select i1 %write_flag26_1_load, i32 %buffer8_1_load, i32 %buffer_8_read_2" [conv2D.c:23]   --->   Operation 286 'select' 'buffer_8_write_assi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.69ns)   --->   "%buffer_9_write_assi = select i1 %write_flag29_1_load, i32 %buffer9_1_load, i32 %buffer_9_read_2" [conv2D.c:23]   --->   Operation 287 'select' 'buffer_9_write_assi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.69ns)   --->   "%buffer_10_write_ass = select i1 %write_flag32_1_load, i32 %buffer10_1_load, i32 %buffer_10_read11" [conv2D.c:23]   --->   Operation 288 'select' 'buffer_10_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.69ns)   --->   "%buffer_11_write_ass = select i1 %write_flag35_1_load, i32 %buffer11_1_load, i32 %buffer_11_read_2" [conv2D.c:23]   --->   Operation 289 'select' 'buffer_11_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.69ns)   --->   "%buffer_12_write_ass = select i1 %write_flag38_1_load, i32 %buffer12_1_load, i32 %buffer_12_read_2" [conv2D.c:23]   --->   Operation 290 'select' 'buffer_12_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.69ns)   --->   "%buffer_13_write_ass = select i1 %write_flag41_1_load, i32 %buffer13_1_load, i32 %buffer_13_read_2" [conv2D.c:23]   --->   Operation 291 'select' 'buffer_13_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.69ns)   --->   "%buffer_14_write_ass = select i1 %write_flag44_1_load, i32 %buffer14_1_load, i32 %buffer_14_read_2" [conv2D.c:23]   --->   Operation 292 'select' 'buffer_14_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.69ns)   --->   "%buffer_15_write_ass = select i1 %write_flag48_1_load, i32 %buffer1550_1_load, i32 %buffer_15_read_2" [conv2D.c:23]   --->   Operation 293 'select' 'buffer_15_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.69ns)   --->   "%buffer_16_write_ass = select i1 %write_flag53_1_load, i32 %buffer1655_1_load, i32 %buffer_16_read_2" [conv2D.c:23]   --->   Operation 294 'select' 'buffer_16_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.69ns)   --->   "%buffer_17_write_ass = select i1 %write_flag57_1_load, i32 %buffer17_1_load, i32 %buffer_17_read_2" [conv2D.c:23]   --->   Operation 295 'select' 'buffer_17_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.69ns)   --->   "%buffer_18_write_ass = select i1 %write_flag60_1_load, i32 %buffer18_1_load, i32 %buffer_18_read_2" [conv2D.c:23]   --->   Operation 296 'select' 'buffer_18_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.69ns)   --->   "%buffer_19_write_ass = select i1 %write_flag63_1_load, i32 %buffer19_1_load, i32 %buffer_19_read_2" [conv2D.c:23]   --->   Operation 297 'select' 'buffer_19_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.69ns)   --->   "%buffer_20_write_ass = select i1 %write_flag66_1_load, i32 %buffer20_1_load, i32 %buffer_20_read21" [conv2D.c:23]   --->   Operation 298 'select' 'buffer_20_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.69ns)   --->   "%buffer_21_write_ass = select i1 %write_flag69_1_load, i32 %buffer21_1_load, i32 %buffer_21_read_2" [conv2D.c:23]   --->   Operation 299 'select' 'buffer_21_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.69ns)   --->   "%buffer_22_write_ass = select i1 %write_flag72_1_load, i32 %buffer22_1_load, i32 %buffer_22_read_2" [conv2D.c:23]   --->   Operation 300 'select' 'buffer_22_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.69ns)   --->   "%buffer_23_write_ass = select i1 %write_flag75_1_load, i32 %buffer23_1_load, i32 %buffer_23_read_2" [conv2D.c:23]   --->   Operation 301 'select' 'buffer_23_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.69ns)   --->   "%buffer_24_write_ass = select i1 %write_flag78_1_load, i32 %buffer24_1_load, i32 %buffer_24_read_2" [conv2D.c:23]   --->   Operation 302 'select' 'buffer_24_write_ass' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %buffer_0_write_assi, 0" [conv2D.c:23]   --->   Operation 303 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %buffer_1_write_assi, 1" [conv2D.c:23]   --->   Operation 304 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %buffer_2_write_assi, 2" [conv2D.c:23]   --->   Operation 305 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %buffer_3_write_assi, 3" [conv2D.c:23]   --->   Operation 306 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %buffer_4_write_assi, 4" [conv2D.c:23]   --->   Operation 307 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %buffer_5_write_assi, 5" [conv2D.c:23]   --->   Operation 308 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %buffer_6_write_assi, 6" [conv2D.c:23]   --->   Operation 309 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %buffer_7_write_assi, 7" [conv2D.c:23]   --->   Operation 310 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %buffer_8_write_assi, 8" [conv2D.c:23]   --->   Operation 311 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %buffer_9_write_assi, 9" [conv2D.c:23]   --->   Operation 312 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %buffer_10_write_ass, 10" [conv2D.c:23]   --->   Operation 313 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %buffer_11_write_ass, 11" [conv2D.c:23]   --->   Operation 314 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %buffer_12_write_ass, 12" [conv2D.c:23]   --->   Operation 315 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11, i32 %buffer_13_write_ass, 13" [conv2D.c:23]   --->   Operation 316 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_12, i32 %buffer_14_write_ass, 14" [conv2D.c:23]   --->   Operation 317 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_13, i32 %buffer_15_write_ass, 15" [conv2D.c:23]   --->   Operation 318 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_14, i32 %buffer_16_write_ass, 16" [conv2D.c:23]   --->   Operation 319 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_15, i32 %buffer_17_write_ass, 17" [conv2D.c:23]   --->   Operation 320 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_16, i32 %buffer_18_write_ass, 18" [conv2D.c:23]   --->   Operation 321 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_17, i32 %buffer_19_write_ass, 19" [conv2D.c:23]   --->   Operation 322 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_18, i32 %buffer_20_write_ass, 20" [conv2D.c:23]   --->   Operation 323 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_19, i32 %buffer_21_write_ass, 21" [conv2D.c:23]   --->   Operation 324 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_20, i32 %buffer_22_write_ass, 22" [conv2D.c:23]   --->   Operation 325 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_21, i32 %buffer_23_write_ass, 23" [conv2D.c:23]   --->   Operation 326 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_22, i32 %buffer_24_write_ass, 24" [conv2D.c:23]   --->   Operation 327 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_23" [conv2D.c:23]   --->   Operation 328 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'kernel_size_col' [80]  (0 ns)
	'mul' operation ('bound') [114]  (8.51 ns)

 <State 2>: 5.8ns
The critical path consists of the following:
	'phi' operation ('i_buffer', conv2D.c:18) with incoming values : ('i_buffer_mid2', conv2D.c:18) [143]  (0 ns)
	'add' operation ('i_buffer_2_dup', conv2D.c:20) [154]  (2.55 ns)
	'select' operation ('i_buffer_1_mid2', conv2D.c:18) [157]  (0.698 ns)
	'add' operation ('tmp_18', conv2D.c:20) [172]  (2.55 ns)

 <State 3>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[168] ('tmp_16', conv2D.c:20) [162]  (3.36 ns)
	'add' operation of DSP[168] ('tmp_17', conv2D.c:20) [168]  (3.02 ns)
	'getelementptr' operation ('in_data_addr', conv2D.c:20) [170]  (0 ns)
	'load' operation ('in_data_load', conv2D.c:20) on array 'in_data' [171]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('in_data_load', conv2D.c:20) on array 'in_data' [171]  (3.25 ns)
	'store' operation (conv2D.c:20) of variable 'in_data_load', conv2D.c:20 on local variable 'buffer2_1' [260]  (0 ns)

 <State 5>: 0.698ns
The critical path consists of the following:
	'load' operation ('buffer24_1_load', conv2D.c:23) on local variable 'buffer24_1' [280]  (0 ns)
	'select' operation ('buffer[24]', conv2D.c:23) [354]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
