
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//aarch64-unknown-linux-gnu-gcc-ar_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f8 <.init>:
  4010f8:	stp	x29, x30, [sp, #-16]!
  4010fc:	mov	x29, sp
  401100:	bl	4014a0 <strsignal@plt+0x60>
  401104:	ldp	x29, x30, [sp], #16
  401108:	ret

Disassembly of section .plt:

0000000000401110 <memcpy@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 414000 <strsignal@plt+0x12bc0>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <memcpy@plt>:
  401130:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <execvp@plt>:
  401140:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <calloc@plt>:
  401150:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <execv@plt>:
  401160:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <pipe@plt>:
  401170:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <dup2@plt>:
  401180:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <strlen@plt>:
  401190:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <fprintf@plt>:
  4011a0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <waitpid@plt>:
  4011b0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <open@plt>:
  4011c0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <fclose@plt>:
  4011d0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <sleep@plt>:
  4011e0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <pipe2@plt>:
  4011f0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <wait4@plt>:
  401200:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <free@plt>:
  401210:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <memset@plt>:
  401220:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <strdup@plt>:
  401230:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <realloc@plt>:
  401240:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <_exit@plt>:
  401250:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <access@plt>:
  401260:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <read@plt>:
  401270:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <strerror@plt>:
  401280:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <mkstemps@plt>:
  401290:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <strcpy@plt>:
  4012a0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <sprintf@plt>:
  4012b0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <remove@plt>:
  4012c0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <__libc_start_main@plt>:
  4012d0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

00000000004012e0 <strncmp@plt>:
  4012e0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012e4:	ldr	x17, [x16, #216]
  4012e8:	add	x16, x16, #0xd8
  4012ec:	br	x17

00000000004012f0 <strncpy@plt>:
  4012f0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4012f4:	ldr	x17, [x16, #224]
  4012f8:	add	x16, x16, #0xe0
  4012fc:	br	x17

0000000000401300 <sbrk@plt>:
  401300:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401304:	ldr	x17, [x16, #232]
  401308:	add	x16, x16, #0xe8
  40130c:	br	x17

0000000000401310 <kill@plt>:
  401310:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401314:	ldr	x17, [x16, #240]
  401318:	add	x16, x16, #0xf0
  40131c:	br	x17

0000000000401320 <memmove@plt>:
  401320:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401324:	ldr	x17, [x16, #248]
  401328:	add	x16, x16, #0xf8
  40132c:	br	x17

0000000000401330 <__errno_location@plt>:
  401330:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401334:	ldr	x17, [x16, #256]
  401338:	add	x16, x16, #0x100
  40133c:	br	x17

0000000000401340 <fopen@plt>:
  401340:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401344:	ldr	x17, [x16, #264]
  401348:	add	x16, x16, #0x108
  40134c:	br	x17

0000000000401350 <close@plt>:
  401350:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401354:	ldr	x17, [x16, #272]
  401358:	add	x16, x16, #0x110
  40135c:	br	x17

0000000000401360 <strcmp@plt>:
  401360:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401364:	ldr	x17, [x16, #280]
  401368:	add	x16, x16, #0x118
  40136c:	br	x17

0000000000401370 <__xstat@plt>:
  401370:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401374:	ldr	x17, [x16, #288]
  401378:	add	x16, x16, #0x120
  40137c:	br	x17

0000000000401380 <write@plt>:
  401380:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401384:	ldr	x17, [x16, #296]
  401388:	add	x16, x16, #0x128
  40138c:	br	x17

0000000000401390 <malloc@plt>:
  401390:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401394:	ldr	x17, [x16, #304]
  401398:	add	x16, x16, #0x130
  40139c:	br	x17

00000000004013a0 <vfork@plt>:
  4013a0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013a4:	ldr	x17, [x16, #312]
  4013a8:	add	x16, x16, #0x138
  4013ac:	br	x17

00000000004013b0 <abort@plt>:
  4013b0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013b4:	ldr	x17, [x16, #320]
  4013b8:	add	x16, x16, #0x140
  4013bc:	br	x17

00000000004013c0 <getenv@plt>:
  4013c0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013c4:	ldr	x17, [x16, #328]
  4013c8:	add	x16, x16, #0x148
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013d4:	ldr	x17, [x16, #336]
  4013d8:	add	x16, x16, #0x150
  4013dc:	br	x17

00000000004013e0 <fwrite@plt>:
  4013e0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013e4:	ldr	x17, [x16, #344]
  4013e8:	add	x16, x16, #0x158
  4013ec:	br	x17

00000000004013f0 <fdopen@plt>:
  4013f0:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  4013f4:	ldr	x17, [x16, #352]
  4013f8:	add	x16, x16, #0x160
  4013fc:	br	x17

0000000000401400 <realpath@plt>:
  401400:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401404:	ldr	x17, [x16, #360]
  401408:	add	x16, x16, #0x168
  40140c:	br	x17

0000000000401410 <fcntl@plt>:
  401410:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401414:	ldr	x17, [x16, #368]
  401418:	add	x16, x16, #0x170
  40141c:	br	x17

0000000000401420 <__gmon_start__@plt>:
  401420:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401424:	ldr	x17, [x16, #376]
  401428:	add	x16, x16, #0x178
  40142c:	br	x17

0000000000401430 <strcat@plt>:
  401430:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401434:	ldr	x17, [x16, #384]
  401438:	add	x16, x16, #0x180
  40143c:	br	x17

0000000000401440 <strsignal@plt>:
  401440:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401444:	ldr	x17, [x16, #392]
  401448:	add	x16, x16, #0x188
  40144c:	br	x17

Disassembly of section .text:

0000000000401450 <.text>:
  401450:	mov	x29, #0x0                   	// #0
  401454:	mov	x30, #0x0                   	// #0
  401458:	mov	x5, x0
  40145c:	ldr	x1, [sp]
  401460:	add	x2, sp, #0x8
  401464:	mov	x6, sp
  401468:	movz	x0, #0x0, lsl #48
  40146c:	movk	x0, #0x0, lsl #32
  401470:	movk	x0, #0x40, lsl #16
  401474:	movk	x0, #0x155c
  401478:	movz	x3, #0x0, lsl #48
  40147c:	movk	x3, #0x0, lsl #32
  401480:	movk	x3, #0x40, lsl #16
  401484:	movk	x3, #0x40a8
  401488:	movz	x4, #0x0, lsl #48
  40148c:	movk	x4, #0x0, lsl #32
  401490:	movk	x4, #0x40, lsl #16
  401494:	movk	x4, #0x4128
  401498:	bl	4012d0 <__libc_start_main@plt>
  40149c:	bl	4013b0 <abort@plt>
  4014a0:	adrp	x0, 414000 <strsignal@plt+0x12bc0>
  4014a4:	ldr	x0, [x0, #4064]
  4014a8:	cbz	x0, 4014b0 <strsignal@plt+0x70>
  4014ac:	b	401420 <__gmon_start__@plt>
  4014b0:	ret
  4014b4:	nop
  4014b8:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  4014bc:	add	x0, x0, #0x1a8
  4014c0:	adrp	x1, 415000 <strsignal@plt+0x13bc0>
  4014c4:	add	x1, x1, #0x1a8
  4014c8:	cmp	x1, x0
  4014cc:	b.eq	4014e4 <strsignal@plt+0xa4>  // b.none
  4014d0:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4014d4:	ldr	x1, [x1, #344]
  4014d8:	cbz	x1, 4014e4 <strsignal@plt+0xa4>
  4014dc:	mov	x16, x1
  4014e0:	br	x16
  4014e4:	ret
  4014e8:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  4014ec:	add	x0, x0, #0x1a8
  4014f0:	adrp	x1, 415000 <strsignal@plt+0x13bc0>
  4014f4:	add	x1, x1, #0x1a8
  4014f8:	sub	x1, x1, x0
  4014fc:	lsr	x2, x1, #63
  401500:	add	x1, x2, x1, asr #3
  401504:	cmp	xzr, x1, asr #1
  401508:	asr	x1, x1, #1
  40150c:	b.eq	401524 <strsignal@plt+0xe4>  // b.none
  401510:	adrp	x2, 404000 <strsignal@plt+0x2bc0>
  401514:	ldr	x2, [x2, #352]
  401518:	cbz	x2, 401524 <strsignal@plt+0xe4>
  40151c:	mov	x16, x2
  401520:	br	x16
  401524:	ret
  401528:	stp	x29, x30, [sp, #-32]!
  40152c:	mov	x29, sp
  401530:	str	x19, [sp, #16]
  401534:	adrp	x19, 415000 <strsignal@plt+0x13bc0>
  401538:	ldrb	w0, [x19, #440]
  40153c:	cbnz	w0, 40154c <strsignal@plt+0x10c>
  401540:	bl	4014b8 <strsignal@plt+0x78>
  401544:	mov	w0, #0x1                   	// #1
  401548:	strb	w0, [x19, #440]
  40154c:	ldr	x19, [sp, #16]
  401550:	ldp	x29, x30, [sp], #32
  401554:	ret
  401558:	b	4014e8 <strsignal@plt+0xa8>
  40155c:	sub	sp, sp, #0x60
  401560:	stp	x29, x30, [sp, #16]
  401564:	stp	x26, x25, [sp, #32]
  401568:	stp	x24, x23, [sp, #48]
  40156c:	stp	x22, x21, [sp, #64]
  401570:	stp	x20, x19, [sp, #80]
  401574:	add	x29, sp, #0x10
  401578:	ldr	x21, [x1]
  40157c:	mov	w20, w0
  401580:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401584:	add	x0, x0, #0x239
  401588:	mov	x19, x1
  40158c:	bl	4013c0 <getenv@plt>
  401590:	mov	w26, w20
  401594:	cbz	x0, 4015ac <strsignal@plt+0x16c>
  401598:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40159c:	add	x1, x1, #0x249
  4015a0:	mov	x2, xzr
  4015a4:	bl	402028 <strsignal@plt+0xbe8>
  4015a8:	mov	x21, x0
  4015ac:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  4015b0:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  4015b4:	add	x22, x22, #0x288
  4015b8:	add	x23, x23, #0x292
  4015bc:	mov	x0, x21
  4015c0:	mov	x1, x22
  4015c4:	mov	x2, x23
  4015c8:	bl	402320 <strsignal@plt+0xee0>
  4015cc:	adrp	x24, 404000 <strsignal@plt+0x2bc0>
  4015d0:	cmp	x0, #0x0
  4015d4:	add	x24, x24, #0x2a0
  4015d8:	csel	x23, x23, x0, eq  // eq = none
  4015dc:	mov	x0, x21
  4015e0:	mov	x1, x22
  4015e4:	mov	x2, x24
  4015e8:	bl	402320 <strsignal@plt+0xee0>
  4015ec:	cmp	x0, #0x0
  4015f0:	csel	x21, x24, x0, eq  // eq = none
  4015f4:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  4015f8:	adrp	x24, 404000 <strsignal@plt+0x2bc0>
  4015fc:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401600:	add	x22, x22, #0x25d
  401604:	add	x24, x24, #0x2b2
  401608:	add	x0, x0, #0x250
  40160c:	mov	x1, x22
  401610:	mov	x2, x24
  401614:	mov	x3, xzr
  401618:	bl	402028 <strsignal@plt+0xbe8>
  40161c:	adrp	x25, 404000 <strsignal@plt+0x2bc0>
  401620:	add	x25, x25, #0x277
  401624:	mov	x5, x0
  401628:	mov	x0, x23
  40162c:	mov	x1, x22
  401630:	mov	x2, x24
  401634:	mov	x3, x25
  401638:	mov	x4, x24
  40163c:	mov	x6, xzr
  401640:	bl	402028 <strsignal@plt+0xbe8>
  401644:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401648:	add	x1, x1, #0x27d
  40164c:	mov	x2, xzr
  401650:	bl	402028 <strsignal@plt+0xbe8>
  401654:	adrp	x23, 415000 <strsignal@plt+0x13bc0>
  401658:	add	x23, x23, #0x1d8
  40165c:	mov	x1, x23
  401660:	bl	401c38 <strsignal@plt+0x7f8>
  401664:	mov	x0, x21
  401668:	mov	x1, x22
  40166c:	mov	x2, x24
  401670:	mov	x3, x25
  401674:	mov	x4, x24
  401678:	mov	x5, xzr
  40167c:	bl	402028 <strsignal@plt+0xbe8>
  401680:	mov	x1, x23
  401684:	bl	401c38 <strsignal@plt+0x7f8>
  401688:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  40168c:	adrp	x1, 415000 <strsignal@plt+0x13bc0>
  401690:	add	x0, x0, #0x281
  401694:	add	x1, x1, #0x1c0
  401698:	bl	401c04 <strsignal@plt+0x7c4>
  40169c:	cmp	w20, #0x0
  4016a0:	b.le	401788 <strsignal@plt+0x348>
  4016a4:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  4016a8:	mov	x24, xzr
  4016ac:	add	x22, x22, #0x168
  4016b0:	ldr	x21, [x19, x24, lsl #3]
  4016b4:	mov	w2, #0x2                   	// #2
  4016b8:	mov	x1, x22
  4016bc:	mov	x0, x21
  4016c0:	bl	4012e0 <strncmp@plt>
  4016c4:	cbz	w0, 4016d8 <strsignal@plt+0x298>
  4016c8:	add	x24, x24, #0x1
  4016cc:	cmp	x26, x24
  4016d0:	b.ne	4016b0 <strsignal@plt+0x270>  // b.any
  4016d4:	b	401788 <strsignal@plt+0x348>
  4016d8:	add	x22, x19, x24, lsl #3
  4016dc:	sub	w8, w26, w24
  4016e0:	add	x23, x22, #0x8
  4016e4:	add	w8, w8, #0x1
  4016e8:	sbfiz	x2, x8, #3, #32
  4016ec:	mov	x0, x22
  4016f0:	mov	x1, x23
  4016f4:	bl	401320 <memmove@plt>
  4016f8:	ldrb	w8, [x21, #2]!
  4016fc:	cbz	w8, 401708 <strsignal@plt+0x2c8>
  401700:	sub	w26, w20, #0x1
  401704:	b	401728 <strsignal@plt+0x2e8>
  401708:	ldr	x21, [x19, x24, lsl #3]
  40170c:	cbz	x21, 4019b4 <strsignal@plt+0x574>
  401710:	sub	w8, w26, w24
  401714:	sbfiz	x2, x8, #3, #32
  401718:	mov	x0, x22
  40171c:	mov	x1, x23
  401720:	bl	401320 <memmove@plt>
  401724:	sub	w26, w20, #0x2
  401728:	mov	x0, x21
  40172c:	bl	401190 <strlen@plt>
  401730:	sub	x8, x0, #0x1
  401734:	cmp	x0, #0x0
  401738:	csel	x8, xzr, x8, eq  // eq = none
  40173c:	cmp	x8, #0x1
  401740:	b.lt	401768 <strsignal@plt+0x328>  // b.tstop
  401744:	ldrb	w8, [x21, x8]
  401748:	cmp	w8, #0x2f
  40174c:	b.eq	401768 <strsignal@plt+0x328>  // b.none
  401750:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401754:	add	x1, x1, #0x286
  401758:	mov	x0, x21
  40175c:	mov	x2, xzr
  401760:	bl	402028 <strsignal@plt+0xbe8>
  401764:	mov	x21, x0
  401768:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  40176c:	add	x0, x0, #0x1c0
  401770:	mov	x1, x21
  401774:	bl	401bfc <strsignal@plt+0x7bc>
  401778:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  40177c:	add	x0, x0, #0x1d8
  401780:	mov	x1, x21
  401784:	bl	401bfc <strsignal@plt+0x7bc>
  401788:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  40178c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401790:	add	x0, x0, #0x1d8
  401794:	add	x1, x1, #0x197
  401798:	mov	w2, #0x4                   	// #4
  40179c:	bl	4019e4 <strsignal@plt+0x5a4>
  4017a0:	cbz	x0, 40196c <strsignal@plt+0x52c>
  4017a4:	mov	x22, x0
  4017a8:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  4017ac:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4017b0:	add	x0, x0, #0x1d8
  4017b4:	add	x1, x1, #0x24d
  4017b8:	mov	w2, #0x1                   	// #1
  4017bc:	bl	4019e4 <strsignal@plt+0x5a4>
  4017c0:	mov	x20, x0
  4017c4:	cbnz	x0, 4017e8 <strsignal@plt+0x3a8>
  4017c8:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  4017cc:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4017d0:	add	x0, x0, #0x1c0
  4017d4:	add	x1, x1, #0x24d
  4017d8:	mov	w2, #0x1                   	// #1
  4017dc:	bl	4019e4 <strsignal@plt+0x5a4>
  4017e0:	mov	x20, x0
  4017e4:	cbz	x0, 40198c <strsignal@plt+0x54c>
  4017e8:	add	w8, w26, #0x4
  4017ec:	sxtw	x0, w8
  4017f0:	mov	w1, #0x8                   	// #8
  4017f4:	bl	403020 <strsignal@plt+0x1be0>
  4017f8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4017fc:	add	x8, x8, #0x1e2
  401800:	stp	x20, x8, [x0]
  401804:	str	x22, [x0, #16]
  401808:	ldr	x1, [x19, #8]!
  40180c:	mov	x21, x0
  401810:	cbz	x1, 401834 <strsignal@plt+0x3f4>
  401814:	ldrb	w8, [x1]
  401818:	cmp	w8, #0x2d
  40181c:	b.eq	401834 <strsignal@plt+0x3f4>  // b.none
  401820:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401824:	add	x0, x0, #0x1ee
  401828:	mov	x2, xzr
  40182c:	bl	402028 <strsignal@plt+0xbe8>
  401830:	str	x0, [x19]
  401834:	cmp	w26, #0x2
  401838:	b.lt	401864 <strsignal@plt+0x424>  // b.tstop
  40183c:	sub	w8, w26, #0x1
  401840:	add	x0, x21, #0x18
  401844:	lsl	x2, x8, #3
  401848:	mov	x1, x19
  40184c:	mov	w22, w26
  401850:	bl	401130 <memcpy@plt>
  401854:	sub	x8, x22, #0x1
  401858:	subs	x8, x8, #0x1
  40185c:	b.ne	401858 <strsignal@plt+0x418>  // b.any
  401860:	b	401868 <strsignal@plt+0x428>
  401864:	mov	w26, #0x1                   	// #1
  401868:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  40186c:	add	w8, w26, #0x2
  401870:	add	x0, x0, #0x1eb
  401874:	mov	x1, x20
  401878:	mov	x2, xzr
  40187c:	str	xzr, [x21, w8, uxtw #3]
  401880:	bl	402028 <strsignal@plt+0xbe8>
  401884:	mov	x3, x0
  401888:	sub	x6, x29, #0x4
  40188c:	add	x7, sp, #0x8
  401890:	mov	w0, #0x3                   	// #3
  401894:	mov	x1, x20
  401898:	mov	x2, x21
  40189c:	mov	x4, xzr
  4018a0:	mov	x5, xzr
  4018a4:	bl	4028d0 <strsignal@plt+0x1490>
  4018a8:	cbnz	x0, 401900 <strsignal@plt+0x4c0>
  4018ac:	ldur	w8, [x29, #-4]
  4018b0:	cbz	w8, 4018d8 <strsignal@plt+0x498>
  4018b4:	and	w19, w8, #0x7f
  4018b8:	mov	w9, #0x1000000             	// #16777216
  4018bc:	add	w9, w9, w19, lsl #24
  4018c0:	mov	w10, #0x2000000             	// #33554432
  4018c4:	cmp	w9, w10
  4018c8:	b.ge	401920 <strsignal@plt+0x4e0>  // b.tcont
  4018cc:	cbz	w19, 4018e0 <strsignal@plt+0x4a0>
  4018d0:	mov	w0, #0x1                   	// #1
  4018d4:	b	4018e4 <strsignal@plt+0x4a4>
  4018d8:	mov	w0, wzr
  4018dc:	b	4018e4 <strsignal@plt+0x4a4>
  4018e0:	ubfx	w0, w8, #8, #8
  4018e4:	ldp	x20, x19, [sp, #80]
  4018e8:	ldp	x22, x21, [sp, #64]
  4018ec:	ldp	x24, x23, [sp, #48]
  4018f0:	ldp	x26, x25, [sp, #32]
  4018f4:	ldp	x29, x30, [sp, #16]
  4018f8:	add	sp, sp, #0x60
  4018fc:	ret
  401900:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401904:	mov	x3, x0
  401908:	ldr	x0, [x8, #432]
  40190c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401910:	add	x1, x1, #0x1f0
  401914:	mov	x2, x20
  401918:	bl	4011a0 <fprintf@plt>
  40191c:	b	4018d0 <strsignal@plt+0x490>
  401920:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401924:	ldr	x21, [x8, #432]
  401928:	mov	w0, w19
  40192c:	bl	401440 <strsignal@plt>
  401930:	ldur	w8, [x29, #-4]
  401934:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  401938:	adrp	x10, 404000 <strsignal@plt+0x2bc0>
  40193c:	add	x9, x9, #0x22b
  401940:	add	x10, x10, #0x365
  401944:	tst	w8, #0x80
  401948:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40194c:	mov	x4, x0
  401950:	csel	x5, x10, x9, eq  // eq = none
  401954:	add	x1, x1, #0x206
  401958:	mov	x0, x21
  40195c:	mov	x2, x20
  401960:	mov	w3, w19
  401964:	bl	4011a0 <fprintf@plt>
  401968:	b	4018d0 <strsignal@plt+0x490>
  40196c:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401970:	ldr	x0, [x8, #432]
  401974:	ldr	x2, [x19]
  401978:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40197c:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  401980:	add	x1, x1, #0x1a8
  401984:	add	x3, x3, #0x197
  401988:	b	4019a8 <strsignal@plt+0x568>
  40198c:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401990:	ldr	x0, [x8, #432]
  401994:	ldr	x2, [x19]
  401998:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40199c:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  4019a0:	add	x1, x1, #0x1c5
  4019a4:	add	x3, x3, #0x24d
  4019a8:	bl	4011a0 <fprintf@plt>
  4019ac:	mov	w0, #0x1                   	// #1
  4019b0:	bl	4013d0 <exit@plt>
  4019b4:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  4019b8:	ldr	x3, [x8, #432]
  4019bc:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  4019c0:	add	x0, x0, #0x16b
  4019c4:	mov	w1, #0x2b                  	// #43
  4019c8:	mov	w2, #0x1                   	// #1
  4019cc:	bl	4013e0 <fwrite@plt>
  4019d0:	b	4019ac <strsignal@plt+0x56c>
  4019d4:	and	w8, w0, #0x1
  4019d8:	adrp	x9, 415000 <strsignal@plt+0x13bc0>
  4019dc:	strb	w8, [x9, #496]
  4019e0:	ret
  4019e4:	sub	sp, sp, #0xc0
  4019e8:	stp	x29, x30, [sp, #128]
  4019ec:	stp	x24, x23, [sp, #144]
  4019f0:	stp	x22, x21, [sp, #160]
  4019f4:	stp	x20, x19, [sp, #176]
  4019f8:	add	x29, sp, #0x80
  4019fc:	ldr	w19, [x0, #8]
  401a00:	mov	x20, x0
  401a04:	mov	x0, x1
  401a08:	mov	w22, w2
  401a0c:	mov	x21, x1
  401a10:	bl	401190 <strlen@plt>
  401a14:	adrp	x23, 415000 <strsignal@plt+0x13bc0>
  401a18:	ldrb	w8, [x23, #496]
  401a1c:	add	w9, w19, w0
  401a20:	add	w19, w9, #0x1
  401a24:	cbnz	w8, 401b34 <strsignal@plt+0x6f4>
  401a28:	sxtw	x0, w19
  401a2c:	bl	402fec <strsignal@plt+0x1bac>
  401a30:	ldrb	w8, [x21]
  401a34:	mov	x19, x0
  401a38:	cmp	w8, #0x2f
  401a3c:	b.ne	401a78 <strsignal@plt+0x638>  // b.any
  401a40:	mov	x0, x21
  401a44:	mov	w1, w22
  401a48:	bl	401260 <access@plt>
  401a4c:	cbz	w0, 401b00 <strsignal@plt+0x6c0>
  401a50:	ldrb	w8, [x23, #496]
  401a54:	cbz	w8, 401ad8 <strsignal@plt+0x698>
  401a58:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401a5c:	ldr	x3, [x8, #432]
  401a60:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401a64:	add	x0, x0, #0x2e0
  401a68:	mov	w1, #0x29                  	// #41
  401a6c:	mov	w2, #0x1                   	// #1
  401a70:	bl	4013e0 <fwrite@plt>
  401a74:	b	401ac8 <strsignal@plt+0x688>
  401a78:	ldr	x24, [x20]
  401a7c:	cbz	x24, 401ac8 <strsignal@plt+0x688>
  401a80:	ldr	x1, [x24]
  401a84:	mov	x0, x19
  401a88:	bl	4012a0 <strcpy@plt>
  401a8c:	mov	x1, x21
  401a90:	bl	401430 <strcat@plt>
  401a94:	mov	x1, sp
  401a98:	bl	404130 <strsignal@plt+0x2cf0>
  401a9c:	tbnz	w0, #31, 401ac0 <strsignal@plt+0x680>
  401aa0:	ldr	w8, [sp, #16]
  401aa4:	and	w8, w8, #0xf000
  401aa8:	cmp	w8, #0x4, lsl #12
  401aac:	b.eq	401ac0 <strsignal@plt+0x680>  // b.none
  401ab0:	mov	x0, x19
  401ab4:	mov	w1, w22
  401ab8:	bl	401260 <access@plt>
  401abc:	cbz	w0, 401ae4 <strsignal@plt+0x6a4>
  401ac0:	ldr	x24, [x24, #8]
  401ac4:	cbnz	x24, 401a80 <strsignal@plt+0x640>
  401ac8:	ldrb	w8, [x23, #496]
  401acc:	cbz	w8, 401ad8 <strsignal@plt+0x698>
  401ad0:	ldr	x8, [x20]
  401ad4:	cbz	x8, 401b50 <strsignal@plt+0x710>
  401ad8:	mov	x0, x19
  401adc:	bl	401210 <free@plt>
  401ae0:	mov	x19, xzr
  401ae4:	mov	x0, x19
  401ae8:	ldp	x20, x19, [sp, #176]
  401aec:	ldp	x22, x21, [sp, #160]
  401af0:	ldp	x24, x23, [sp, #144]
  401af4:	ldp	x29, x30, [sp, #128]
  401af8:	add	sp, sp, #0xc0
  401afc:	ret
  401b00:	mov	x0, x19
  401b04:	mov	x1, x21
  401b08:	bl	4012a0 <strcpy@plt>
  401b0c:	ldrb	w8, [x23, #496]
  401b10:	cbz	w8, 401ae4 <strsignal@plt+0x6a4>
  401b14:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401b18:	ldr	x3, [x8, #432]
  401b1c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401b20:	add	x0, x0, #0x2c6
  401b24:	mov	w1, #0x19                  	// #25
  401b28:	mov	w2, #0x1                   	// #1
  401b2c:	bl	4013e0 <fwrite@plt>
  401b30:	b	401ae4 <strsignal@plt+0x6a4>
  401b34:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401b38:	ldr	x0, [x8, #432]
  401b3c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401b40:	add	x1, x1, #0x2b4
  401b44:	mov	x2, x21
  401b48:	bl	4011a0 <fprintf@plt>
  401b4c:	b	401a28 <strsignal@plt+0x5e8>
  401b50:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  401b54:	ldr	x3, [x8, #432]
  401b58:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401b5c:	add	x0, x0, #0x30a
  401b60:	mov	w1, #0x26                  	// #38
  401b64:	mov	w2, #0x1                   	// #1
  401b68:	bl	4013e0 <fwrite@plt>
  401b6c:	b	401ad8 <strsignal@plt+0x698>
  401b70:	stp	x29, x30, [sp, #-48]!
  401b74:	str	x21, [sp, #16]
  401b78:	stp	x20, x19, [sp, #32]
  401b7c:	mov	x29, sp
  401b80:	ldr	x8, [x0]
  401b84:	mov	x19, x1
  401b88:	mov	x20, x0
  401b8c:	mov	x21, x0
  401b90:	cbz	x8, 401ba8 <strsignal@plt+0x768>
  401b94:	tbnz	w2, #0, 401ba8 <strsignal@plt+0x768>
  401b98:	mov	x9, x8
  401b9c:	ldr	x8, [x8, #8]
  401ba0:	cbnz	x8, 401b98 <strsignal@plt+0x758>
  401ba4:	add	x21, x9, #0x8
  401ba8:	mov	x0, x19
  401bac:	bl	401190 <strlen@plt>
  401bb0:	ldr	w8, [x20, #8]
  401bb4:	cmp	w8, w0
  401bb8:	b.ge	401bc0 <strsignal@plt+0x780>  // b.tcont
  401bbc:	str	w0, [x20, #8]
  401bc0:	mov	w0, #0x10                  	// #16
  401bc4:	bl	402fec <strsignal@plt+0x1bac>
  401bc8:	mov	x20, x0
  401bcc:	mov	x0, x19
  401bd0:	bl	4030b4 <strsignal@plt+0x1c74>
  401bd4:	str	x0, [x20]
  401bd8:	ldr	x8, [x21]
  401bdc:	str	x8, [x20, #8]
  401be0:	str	x20, [x21]
  401be4:	ldp	x20, x19, [sp, #32]
  401be8:	ldr	x21, [sp, #16]
  401bec:	ldp	x29, x30, [sp], #48
  401bf0:	ret
  401bf4:	mov	w2, wzr
  401bf8:	b	401b70 <strsignal@plt+0x730>
  401bfc:	mov	w2, #0x1                   	// #1
  401c00:	b	401b70 <strsignal@plt+0x730>
  401c04:	stp	x29, x30, [sp, #-32]!
  401c08:	str	x19, [sp, #16]
  401c0c:	mov	x29, sp
  401c10:	mov	x19, x1
  401c14:	bl	4013c0 <getenv@plt>
  401c18:	cbz	x0, 401c2c <strsignal@plt+0x7ec>
  401c1c:	mov	x1, x19
  401c20:	ldr	x19, [sp, #16]
  401c24:	ldp	x29, x30, [sp], #32
  401c28:	b	401c38 <strsignal@plt+0x7f8>
  401c2c:	ldr	x19, [sp, #16]
  401c30:	ldp	x29, x30, [sp], #32
  401c34:	ret
  401c38:	stp	x29, x30, [sp, #-96]!
  401c3c:	str	x27, [sp, #16]
  401c40:	stp	x26, x25, [sp, #32]
  401c44:	stp	x24, x23, [sp, #48]
  401c48:	stp	x22, x21, [sp, #64]
  401c4c:	stp	x20, x19, [sp, #80]
  401c50:	mov	x29, sp
  401c54:	mov	x19, x1
  401c58:	mov	x20, x0
  401c5c:	bl	401190 <strlen@plt>
  401c60:	add	x0, x0, #0x3
  401c64:	bl	402fec <strsignal@plt+0x1bac>
  401c68:	adrp	x24, 415000 <strsignal@plt+0x13bc0>
  401c6c:	ldrb	w8, [x24, #496]
  401c70:	mov	x21, x0
  401c74:	adrp	x25, 415000 <strsignal@plt+0x13bc0>
  401c78:	cbnz	w8, 401d44 <strsignal@plt+0x904>
  401c7c:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  401c80:	mov	w26, #0x2f2e                	// #12078
  401c84:	add	x22, x22, #0x366
  401c88:	mov	w27, #0x2f                  	// #47
  401c8c:	mov	x23, xzr
  401c90:	ldrb	w8, [x20, x23]
  401c94:	cmp	w8, #0x3a
  401c98:	b.eq	401ca8 <strsignal@plt+0x868>  // b.none
  401c9c:	cbz	w8, 401ca8 <strsignal@plt+0x868>
  401ca0:	add	x23, x23, #0x1
  401ca4:	b	401c90 <strsignal@plt+0x850>
  401ca8:	mov	x0, x21
  401cac:	mov	x1, x20
  401cb0:	mov	x2, x23
  401cb4:	bl	4012f0 <strncpy@plt>
  401cb8:	cbz	x23, 401cd4 <strsignal@plt+0x894>
  401cbc:	add	x8, x20, x23
  401cc0:	ldurb	w8, [x8, #-1]
  401cc4:	cmp	w8, #0x2f
  401cc8:	b.ne	401ce0 <strsignal@plt+0x8a0>  // b.any
  401ccc:	strb	wzr, [x21, x23]
  401cd0:	b	401ce4 <strsignal@plt+0x8a4>
  401cd4:	strb	wzr, [x21, #2]
  401cd8:	strh	w26, [x21]
  401cdc:	b	401ce4 <strsignal@plt+0x8a4>
  401ce0:	strh	w27, [x21, x23]
  401ce4:	ldrb	w8, [x24, #496]
  401ce8:	cbnz	w8, 401d10 <strsignal@plt+0x8d0>
  401cec:	mov	x0, x19
  401cf0:	mov	x1, x21
  401cf4:	mov	w2, wzr
  401cf8:	bl	401b70 <strsignal@plt+0x730>
  401cfc:	ldrb	w8, [x20, x23]
  401d00:	cbz	w8, 401d24 <strsignal@plt+0x8e4>
  401d04:	add	x8, x20, x23
  401d08:	add	x20, x8, #0x1
  401d0c:	b	401c8c <strsignal@plt+0x84c>
  401d10:	ldr	x0, [x25, #432]
  401d14:	mov	x1, x22
  401d18:	mov	x2, x21
  401d1c:	bl	4011a0 <fprintf@plt>
  401d20:	b	401cec <strsignal@plt+0x8ac>
  401d24:	mov	x0, x21
  401d28:	ldp	x20, x19, [sp, #80]
  401d2c:	ldp	x22, x21, [sp, #64]
  401d30:	ldp	x24, x23, [sp, #48]
  401d34:	ldp	x26, x25, [sp, #32]
  401d38:	ldr	x27, [sp, #16]
  401d3c:	ldp	x29, x30, [sp], #96
  401d40:	b	401210 <free@plt>
  401d44:	ldr	x0, [x25, #432]
  401d48:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401d4c:	add	x1, x1, #0x331
  401d50:	mov	w3, #0x3a                  	// #58
  401d54:	mov	x2, x20
  401d58:	bl	4011a0 <fprintf@plt>
  401d5c:	b	401c7c <strsignal@plt+0x83c>
  401d60:	sub	sp, sp, #0x120
  401d64:	stp	x29, x30, [sp, #224]
  401d68:	add	x29, sp, #0xe0
  401d6c:	mov	x8, #0xffffffffffffffc8    	// #-56
  401d70:	mov	x9, sp
  401d74:	sub	x10, x29, #0x58
  401d78:	stp	x20, x19, [sp, #272]
  401d7c:	movk	x8, #0xff80, lsl #32
  401d80:	add	x11, x29, #0x40
  401d84:	add	x9, x9, #0x80
  401d88:	add	x20, x10, #0x38
  401d8c:	str	x28, [sp, #240]
  401d90:	stp	x22, x21, [sp, #256]
  401d94:	stp	x1, x2, [x29, #-88]
  401d98:	stp	x3, x4, [x29, #-72]
  401d9c:	stp	x5, x6, [x29, #-56]
  401da0:	stur	x7, [x29, #-40]
  401da4:	stp	q0, q1, [sp]
  401da8:	stp	q2, q3, [sp, #32]
  401dac:	stp	q4, q5, [sp, #64]
  401db0:	stp	q6, q7, [sp, #96]
  401db4:	stp	x9, x8, [x29, #-16]
  401db8:	stp	x11, x20, [x29, #-32]
  401dbc:	cbz	x0, 401e14 <strsignal@plt+0x9d4>
  401dc0:	ldur	w22, [x29, #-8]
  401dc4:	ldur	x21, [x29, #-32]
  401dc8:	mov	x19, xzr
  401dcc:	bl	401190 <strlen@plt>
  401dd0:	add	x19, x0, x19
  401dd4:	tbnz	w22, #31, 401de0 <strsignal@plt+0x9a0>
  401dd8:	mov	w8, w22
  401ddc:	b	401dfc <strsignal@plt+0x9bc>
  401de0:	cmn	w22, #0x8
  401de4:	add	w8, w22, #0x8
  401de8:	b.gt	401dfc <strsignal@plt+0x9bc>
  401dec:	add	x10, x20, w22, sxtw
  401df0:	mov	x9, x21
  401df4:	mov	x21, x10
  401df8:	b	401e00 <strsignal@plt+0x9c0>
  401dfc:	add	x9, x21, #0x8
  401e00:	ldr	x0, [x21]
  401e04:	mov	x21, x9
  401e08:	mov	w22, w8
  401e0c:	cbnz	x0, 401dcc <strsignal@plt+0x98c>
  401e10:	b	401e18 <strsignal@plt+0x9d8>
  401e14:	mov	x19, xzr
  401e18:	mov	x0, x19
  401e1c:	ldp	x20, x19, [sp, #272]
  401e20:	ldp	x22, x21, [sp, #256]
  401e24:	ldr	x28, [sp, #240]
  401e28:	ldp	x29, x30, [sp, #224]
  401e2c:	add	sp, sp, #0x120
  401e30:	ret
  401e34:	sub	sp, sp, #0x120
  401e38:	stp	x29, x30, [sp, #208]
  401e3c:	add	x29, sp, #0xd0
  401e40:	mov	x8, #0xffffffffffffffd0    	// #-48
  401e44:	mov	x9, sp
  401e48:	sub	x10, x29, #0x50
  401e4c:	stp	x24, x23, [sp, #240]
  401e50:	stp	x20, x19, [sp, #272]
  401e54:	mov	x19, x0
  401e58:	movk	x8, #0xff80, lsl #32
  401e5c:	add	x11, x29, #0x50
  401e60:	add	x9, x9, #0x80
  401e64:	add	x23, x10, #0x30
  401e68:	mov	x20, x0
  401e6c:	stp	x28, x25, [sp, #224]
  401e70:	stp	x22, x21, [sp, #256]
  401e74:	stp	x2, x3, [x29, #-80]
  401e78:	stp	x4, x5, [x29, #-64]
  401e7c:	stp	x6, x7, [x29, #-48]
  401e80:	stp	q1, q2, [sp, #16]
  401e84:	stp	q3, q4, [sp, #48]
  401e88:	str	q0, [sp]
  401e8c:	stp	q5, q6, [sp, #80]
  401e90:	str	q7, [sp, #112]
  401e94:	stp	x9, x8, [x29, #-16]
  401e98:	stp	x11, x23, [x29, #-32]
  401e9c:	cbz	x1, 401f0c <strsignal@plt+0xacc>
  401ea0:	ldur	w25, [x29, #-8]
  401ea4:	ldur	x24, [x29, #-32]
  401ea8:	mov	x21, x1
  401eac:	mov	x20, x19
  401eb0:	mov	x0, x21
  401eb4:	bl	401190 <strlen@plt>
  401eb8:	mov	x22, x0
  401ebc:	mov	x0, x20
  401ec0:	mov	x1, x21
  401ec4:	mov	x2, x22
  401ec8:	bl	401130 <memcpy@plt>
  401ecc:	add	x20, x20, x22
  401ed0:	tbnz	w25, #31, 401edc <strsignal@plt+0xa9c>
  401ed4:	mov	w8, w25
  401ed8:	b	401ef8 <strsignal@plt+0xab8>
  401edc:	cmn	w25, #0x8
  401ee0:	add	w8, w25, #0x8
  401ee4:	b.gt	401ef8 <strsignal@plt+0xab8>
  401ee8:	add	x10, x23, w25, sxtw
  401eec:	mov	x9, x24
  401ef0:	mov	x24, x10
  401ef4:	b	401efc <strsignal@plt+0xabc>
  401ef8:	add	x9, x24, #0x8
  401efc:	ldr	x21, [x24]
  401f00:	mov	w25, w8
  401f04:	mov	x24, x9
  401f08:	cbnz	x21, 401eb0 <strsignal@plt+0xa70>
  401f0c:	strb	wzr, [x20]
  401f10:	mov	x0, x19
  401f14:	ldp	x20, x19, [sp, #272]
  401f18:	ldp	x22, x21, [sp, #256]
  401f1c:	ldp	x24, x23, [sp, #240]
  401f20:	ldp	x28, x25, [sp, #224]
  401f24:	ldp	x29, x30, [sp, #208]
  401f28:	add	sp, sp, #0x120
  401f2c:	ret
  401f30:	sub	sp, sp, #0x130
  401f34:	stp	x22, x21, [sp, #272]
  401f38:	adrp	x22, 415000 <strsignal@plt+0x13bc0>
  401f3c:	stp	x20, x19, [sp, #288]
  401f40:	ldr	x19, [x22, #568]
  401f44:	stp	x29, x30, [sp, #224]
  401f48:	add	x29, sp, #0xe0
  401f4c:	mov	x8, #0xffffffffffffffc8    	// #-56
  401f50:	mov	x9, sp
  401f54:	movk	x8, #0xff80, lsl #32
  401f58:	sub	x10, x29, #0x58
  401f5c:	add	x9, x9, #0x80
  401f60:	stp	x24, x23, [sp, #256]
  401f64:	add	x23, x10, #0x38
  401f68:	stp	x9, x8, [x29, #-16]
  401f6c:	add	x8, x29, #0x50
  401f70:	stp	x28, x25, [sp, #240]
  401f74:	stp	x1, x2, [x29, #-88]
  401f78:	stp	x3, x4, [x29, #-72]
  401f7c:	stp	x5, x6, [x29, #-56]
  401f80:	stur	x7, [x29, #-40]
  401f84:	stp	q0, q1, [sp]
  401f88:	stp	q2, q3, [sp, #32]
  401f8c:	stp	q4, q5, [sp, #64]
  401f90:	stp	q6, q7, [sp, #96]
  401f94:	stp	x8, x23, [x29, #-32]
  401f98:	cbz	x0, 402004 <strsignal@plt+0xbc4>
  401f9c:	ldur	w25, [x29, #-8]
  401fa0:	ldur	x24, [x29, #-32]
  401fa4:	mov	x20, x0
  401fa8:	mov	x0, x20
  401fac:	bl	401190 <strlen@plt>
  401fb0:	mov	x21, x0
  401fb4:	mov	x0, x19
  401fb8:	mov	x1, x20
  401fbc:	mov	x2, x21
  401fc0:	bl	401130 <memcpy@plt>
  401fc4:	add	x19, x19, x21
  401fc8:	tbnz	w25, #31, 401fd4 <strsignal@plt+0xb94>
  401fcc:	mov	w8, w25
  401fd0:	b	401ff0 <strsignal@plt+0xbb0>
  401fd4:	cmn	w25, #0x8
  401fd8:	add	w8, w25, #0x8
  401fdc:	b.gt	401ff0 <strsignal@plt+0xbb0>
  401fe0:	add	x10, x23, w25, sxtw
  401fe4:	mov	x9, x24
  401fe8:	mov	x24, x10
  401fec:	b	401ff4 <strsignal@plt+0xbb4>
  401ff0:	add	x9, x24, #0x8
  401ff4:	ldr	x20, [x24]
  401ff8:	mov	w25, w8
  401ffc:	mov	x24, x9
  402000:	cbnz	x20, 401fa8 <strsignal@plt+0xb68>
  402004:	strb	wzr, [x19]
  402008:	ldr	x0, [x22, #568]
  40200c:	ldp	x20, x19, [sp, #288]
  402010:	ldp	x22, x21, [sp, #272]
  402014:	ldp	x24, x23, [sp, #256]
  402018:	ldp	x28, x25, [sp, #240]
  40201c:	ldp	x29, x30, [sp, #224]
  402020:	add	sp, sp, #0x130
  402024:	ret
  402028:	sub	sp, sp, #0x140
  40202c:	stp	x29, x30, [sp, #224]
  402030:	add	x29, sp, #0xe0
  402034:	stp	x22, x21, [sp, #288]
  402038:	mov	x21, #0xffffffffffffffc8    	// #-56
  40203c:	mov	x8, sp
  402040:	sub	x9, x29, #0x58
  402044:	stp	x24, x23, [sp, #272]
  402048:	stp	x20, x19, [sp, #304]
  40204c:	mov	x19, x0
  402050:	movk	x21, #0xff80, lsl #32
  402054:	add	x24, x29, #0x60
  402058:	add	x22, x8, #0x80
  40205c:	add	x23, x9, #0x38
  402060:	str	x28, [sp, #240]
  402064:	stp	x26, x25, [sp, #256]
  402068:	stp	x1, x2, [x29, #-88]
  40206c:	stp	x3, x4, [x29, #-72]
  402070:	stp	x5, x6, [x29, #-56]
  402074:	stur	x7, [x29, #-40]
  402078:	stp	q0, q1, [sp]
  40207c:	stp	q2, q3, [sp, #32]
  402080:	stp	q4, q5, [sp, #64]
  402084:	stp	q6, q7, [sp, #96]
  402088:	stp	x22, x21, [x29, #-16]
  40208c:	stp	x24, x23, [x29, #-32]
  402090:	cbz	x0, 4020f0 <strsignal@plt+0xcb0>
  402094:	ldur	w26, [x29, #-8]
  402098:	ldur	x25, [x29, #-32]
  40209c:	mov	x20, xzr
  4020a0:	mov	x0, x19
  4020a4:	bl	401190 <strlen@plt>
  4020a8:	add	x20, x0, x20
  4020ac:	tbnz	w26, #31, 4020b8 <strsignal@plt+0xc78>
  4020b0:	mov	w8, w26
  4020b4:	b	4020d4 <strsignal@plt+0xc94>
  4020b8:	cmn	w26, #0x8
  4020bc:	add	w8, w26, #0x8
  4020c0:	b.gt	4020d4 <strsignal@plt+0xc94>
  4020c4:	add	x10, x23, w26, sxtw
  4020c8:	mov	x9, x25
  4020cc:	mov	x25, x10
  4020d0:	b	4020d8 <strsignal@plt+0xc98>
  4020d4:	add	x9, x25, #0x8
  4020d8:	ldr	x0, [x25]
  4020dc:	mov	x25, x9
  4020e0:	mov	w26, w8
  4020e4:	cbnz	x0, 4020a4 <strsignal@plt+0xc64>
  4020e8:	add	x0, x20, #0x1
  4020ec:	b	4020f4 <strsignal@plt+0xcb4>
  4020f0:	mov	w0, #0x1                   	// #1
  4020f4:	bl	402fec <strsignal@plt+0x1bac>
  4020f8:	mov	x20, x0
  4020fc:	stp	x22, x21, [x29, #-16]
  402100:	mov	x21, x0
  402104:	stp	x24, x23, [x29, #-32]
  402108:	cbz	x19, 402174 <strsignal@plt+0xd34>
  40210c:	ldur	w25, [x29, #-8]
  402110:	ldur	x24, [x29, #-32]
  402114:	mov	x21, x20
  402118:	mov	x0, x19
  40211c:	bl	401190 <strlen@plt>
  402120:	mov	x22, x0
  402124:	mov	x0, x21
  402128:	mov	x1, x19
  40212c:	mov	x2, x22
  402130:	bl	401130 <memcpy@plt>
  402134:	add	x21, x21, x22
  402138:	tbnz	w25, #31, 402144 <strsignal@plt+0xd04>
  40213c:	mov	w8, w25
  402140:	b	402160 <strsignal@plt+0xd20>
  402144:	cmn	w25, #0x8
  402148:	add	w8, w25, #0x8
  40214c:	b.gt	402160 <strsignal@plt+0xd20>
  402150:	add	x10, x23, w25, sxtw
  402154:	mov	x9, x24
  402158:	mov	x24, x10
  40215c:	b	402164 <strsignal@plt+0xd24>
  402160:	add	x9, x24, #0x8
  402164:	ldr	x19, [x24]
  402168:	mov	w25, w8
  40216c:	mov	x24, x9
  402170:	cbnz	x19, 402118 <strsignal@plt+0xcd8>
  402174:	strb	wzr, [x21]
  402178:	mov	x0, x20
  40217c:	ldp	x20, x19, [sp, #304]
  402180:	ldp	x22, x21, [sp, #288]
  402184:	ldp	x24, x23, [sp, #272]
  402188:	ldp	x26, x25, [sp, #256]
  40218c:	ldr	x28, [sp, #240]
  402190:	ldp	x29, x30, [sp, #224]
  402194:	add	sp, sp, #0x140
  402198:	ret
  40219c:	sub	sp, sp, #0x130
  4021a0:	stp	x29, x30, [sp, #208]
  4021a4:	add	x29, sp, #0xd0
  4021a8:	stp	x22, x21, [sp, #272]
  4021ac:	mov	x22, #0xffffffffffffffd0    	// #-48
  4021b0:	mov	x8, sp
  4021b4:	sub	x9, x29, #0x50
  4021b8:	stp	x26, x25, [sp, #240]
  4021bc:	stp	x24, x23, [sp, #256]
  4021c0:	stp	x20, x19, [sp, #288]
  4021c4:	mov	x20, x1
  4021c8:	mov	x19, x0
  4021cc:	movk	x22, #0xff80, lsl #32
  4021d0:	add	x25, x29, #0x60
  4021d4:	add	x23, x8, #0x80
  4021d8:	add	x24, x9, #0x30
  4021dc:	stp	x28, x27, [sp, #224]
  4021e0:	stp	x2, x3, [x29, #-80]
  4021e4:	stp	x4, x5, [x29, #-64]
  4021e8:	stp	x6, x7, [x29, #-48]
  4021ec:	stp	q1, q2, [sp, #16]
  4021f0:	stp	q3, q4, [sp, #48]
  4021f4:	str	q0, [sp]
  4021f8:	stp	q5, q6, [sp, #80]
  4021fc:	str	q7, [sp, #112]
  402200:	stp	x23, x22, [x29, #-16]
  402204:	stp	x25, x24, [x29, #-32]
  402208:	cbz	x1, 402268 <strsignal@plt+0xe28>
  40220c:	ldur	w27, [x29, #-8]
  402210:	ldur	x26, [x29, #-32]
  402214:	mov	x21, xzr
  402218:	mov	x0, x20
  40221c:	bl	401190 <strlen@plt>
  402220:	add	x21, x0, x21
  402224:	tbnz	w27, #31, 402230 <strsignal@plt+0xdf0>
  402228:	mov	w8, w27
  40222c:	b	40224c <strsignal@plt+0xe0c>
  402230:	cmn	w27, #0x8
  402234:	add	w8, w27, #0x8
  402238:	b.gt	40224c <strsignal@plt+0xe0c>
  40223c:	add	x10, x24, w27, sxtw
  402240:	mov	x9, x26
  402244:	mov	x26, x10
  402248:	b	402250 <strsignal@plt+0xe10>
  40224c:	add	x9, x26, #0x8
  402250:	ldr	x0, [x26]
  402254:	mov	x26, x9
  402258:	mov	w27, w8
  40225c:	cbnz	x0, 40221c <strsignal@plt+0xddc>
  402260:	add	x0, x21, #0x1
  402264:	b	40226c <strsignal@plt+0xe2c>
  402268:	mov	w0, #0x1                   	// #1
  40226c:	bl	402fec <strsignal@plt+0x1bac>
  402270:	mov	x21, x0
  402274:	stp	x23, x22, [x29, #-16]
  402278:	mov	x22, x0
  40227c:	stp	x25, x24, [x29, #-32]
  402280:	cbz	x20, 4022ec <strsignal@plt+0xeac>
  402284:	ldur	w26, [x29, #-8]
  402288:	ldur	x25, [x29, #-32]
  40228c:	mov	x22, x21
  402290:	mov	x0, x20
  402294:	bl	401190 <strlen@plt>
  402298:	mov	x23, x0
  40229c:	mov	x0, x22
  4022a0:	mov	x1, x20
  4022a4:	mov	x2, x23
  4022a8:	bl	401130 <memcpy@plt>
  4022ac:	add	x22, x22, x23
  4022b0:	tbnz	w26, #31, 4022bc <strsignal@plt+0xe7c>
  4022b4:	mov	w8, w26
  4022b8:	b	4022d8 <strsignal@plt+0xe98>
  4022bc:	cmn	w26, #0x8
  4022c0:	add	w8, w26, #0x8
  4022c4:	b.gt	4022d8 <strsignal@plt+0xe98>
  4022c8:	add	x10, x24, w26, sxtw
  4022cc:	mov	x9, x25
  4022d0:	mov	x25, x10
  4022d4:	b	4022dc <strsignal@plt+0xe9c>
  4022d8:	add	x9, x25, #0x8
  4022dc:	ldr	x20, [x25]
  4022e0:	mov	w26, w8
  4022e4:	mov	x25, x9
  4022e8:	cbnz	x20, 402290 <strsignal@plt+0xe50>
  4022ec:	strb	wzr, [x22]
  4022f0:	cbz	x19, 4022fc <strsignal@plt+0xebc>
  4022f4:	mov	x0, x19
  4022f8:	bl	401210 <free@plt>
  4022fc:	mov	x0, x21
  402300:	ldp	x20, x19, [sp, #288]
  402304:	ldp	x22, x21, [sp, #272]
  402308:	ldp	x24, x23, [sp, #256]
  40230c:	ldp	x26, x25, [sp, #240]
  402310:	ldp	x28, x27, [sp, #224]
  402314:	ldp	x29, x30, [sp, #208]
  402318:	add	sp, sp, #0x130
  40231c:	ret
  402320:	mov	w3, #0x1                   	// #1
  402324:	b	402328 <strsignal@plt+0xee8>
  402328:	stp	x29, x30, [sp, #-96]!
  40232c:	stp	x28, x27, [sp, #16]
  402330:	stp	x26, x25, [sp, #32]
  402334:	stp	x24, x23, [sp, #48]
  402338:	stp	x22, x21, [sp, #64]
  40233c:	stp	x20, x19, [sp, #80]
  402340:	mov	x29, sp
  402344:	sub	sp, sp, #0x90
  402348:	mov	x24, xzr
  40234c:	cbz	x0, 40256c <strsignal@plt+0x112c>
  402350:	mov	x21, x1
  402354:	cbz	x1, 40256c <strsignal@plt+0x112c>
  402358:	mov	x23, x2
  40235c:	cbz	x2, 40256c <strsignal@plt+0x112c>
  402360:	mov	w22, w3
  402364:	mov	x20, x0
  402368:	bl	4031b4 <strsignal@plt+0x1d74>
  40236c:	cmp	x0, x20
  402370:	b.eq	40237c <strsignal@plt+0xf3c>  // b.none
  402374:	mov	x27, xzr
  402378:	b	4024a0 <strsignal@plt+0x1060>
  40237c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  402380:	add	x0, x0, #0x281
  402384:	bl	4013c0 <getenv@plt>
  402388:	cbz	x0, 402374 <strsignal@plt+0xf34>
  40238c:	mov	x24, x0
  402390:	bl	401190 <strlen@plt>
  402394:	add	x8, x0, #0x1
  402398:	cmp	x8, #0x2
  40239c:	mov	w8, #0x2                   	// #2
  4023a0:	csinc	x19, x8, x0, ls  // ls = plast
  4023a4:	mov	x0, x20
  4023a8:	bl	401190 <strlen@plt>
  4023ac:	add	x8, x0, x19
  4023b0:	add	x0, x8, #0x1
  4023b4:	cmp	x0, #0xfbf
  4023b8:	b.hi	4023d8 <strsignal@plt+0xf98>  // b.pmore
  4023bc:	add	x9, x0, #0xf
  4023c0:	mov	x8, sp
  4023c4:	and	x9, x9, #0xfffffffffffffff0
  4023c8:	sub	x25, x8, x9
  4023cc:	mov	sp, x25
  4023d0:	stur	xzr, [x29, #-144]
  4023d4:	b	4023e4 <strsignal@plt+0xfa4>
  4023d8:	bl	401390 <malloc@plt>
  4023dc:	mov	x25, x0
  4023e0:	stur	x0, [x29, #-144]
  4023e4:	add	x27, x25, #0x2
  4023e8:	mov	x19, xzr
  4023ec:	ldrb	w8, [x24, x19]
  4023f0:	cmp	w8, #0x3a
  4023f4:	b.eq	402404 <strsignal@plt+0xfc4>  // b.none
  4023f8:	cbz	w8, 402404 <strsignal@plt+0xfc4>
  4023fc:	add	x19, x19, #0x1
  402400:	b	4023ec <strsignal@plt+0xfac>
  402404:	add	x28, x24, x19
  402408:	cbz	x19, 40243c <strsignal@plt+0xffc>
  40240c:	sub	x26, x28, x24
  402410:	mov	x0, x25
  402414:	mov	x1, x24
  402418:	mov	x2, x26
  40241c:	bl	401130 <memcpy@plt>
  402420:	ldurb	w8, [x28, #-1]
  402424:	cmp	w8, #0x2f
  402428:	add	x8, x25, x26
  40242c:	b.eq	402448 <strsignal@plt+0x1008>  // b.none
  402430:	mov	w9, #0x2f                  	// #47
  402434:	strb	w9, [x8], #1
  402438:	b	402448 <strsignal@plt+0x1008>
  40243c:	mov	w8, #0x2f2e                	// #12078
  402440:	strh	w8, [x25]
  402444:	mov	x8, x27
  402448:	mov	x0, x25
  40244c:	mov	x1, x20
  402450:	strb	wzr, [x8]
  402454:	bl	401430 <strcat@plt>
  402458:	mov	w1, #0x1                   	// #1
  40245c:	bl	401260 <access@plt>
  402460:	cbnz	w0, 402484 <strsignal@plt+0x1044>
  402464:	sub	x1, x29, #0x88
  402468:	mov	x0, x25
  40246c:	bl	404130 <strsignal@plt+0x2cf0>
  402470:	tbnz	w0, #31, 402484 <strsignal@plt+0x1044>
  402474:	ldur	w8, [x29, #-120]
  402478:	and	w8, w8, #0xf000
  40247c:	cmp	w8, #0x8, lsl #12
  402480:	b.eq	402498 <strsignal@plt+0x1058>  // b.none
  402484:	ldrb	w8, [x28]
  402488:	cbz	w8, 40249c <strsignal@plt+0x105c>
  40248c:	add	x8, x24, x19
  402490:	add	x24, x8, #0x1
  402494:	b	4023e8 <strsignal@plt+0xfa8>
  402498:	mov	x20, x25
  40249c:	ldur	x27, [x29, #-144]
  4024a0:	mov	x0, x20
  4024a4:	cbz	w22, 4024b0 <strsignal@plt+0x1070>
  4024a8:	bl	4031dc <strsignal@plt+0x1d9c>
  4024ac:	b	4024b4 <strsignal@plt+0x1074>
  4024b0:	bl	401230 <strdup@plt>
  4024b4:	mov	x22, x0
  4024b8:	cbz	x0, 402534 <strsignal@plt+0x10f4>
  4024bc:	sub	x1, x29, #0x88
  4024c0:	mov	x0, x22
  4024c4:	bl	402744 <strsignal@plt+0x1304>
  4024c8:	mov	x20, x0
  4024cc:	mov	x0, x22
  4024d0:	bl	401210 <free@plt>
  4024d4:	cbz	x20, 402540 <strsignal@plt+0x1100>
  4024d8:	sub	x1, x29, #0x4
  4024dc:	mov	x0, x21
  4024e0:	bl	402744 <strsignal@plt+0x1304>
  4024e4:	mov	x21, x0
  4024e8:	cbz	x0, 402544 <strsignal@plt+0x1104>
  4024ec:	ldur	w19, [x29, #-136]
  4024f0:	ldur	w9, [x29, #-4]
  4024f4:	sub	w8, w19, #0x1
  4024f8:	cmp	w8, w9
  4024fc:	stur	w8, [x29, #-136]
  402500:	b.ne	4025a4 <strsignal@plt+0x1164>  // b.any
  402504:	cmp	w19, #0x2
  402508:	b.lt	402544 <strsignal@plt+0x1104>  // b.tstop
  40250c:	mov	x24, xzr
  402510:	mov	w25, w8
  402514:	ldr	x0, [x20, x24, lsl #3]
  402518:	ldr	x1, [x21, x24, lsl #3]
  40251c:	bl	401360 <strcmp@plt>
  402520:	cbnz	w0, 402590 <strsignal@plt+0x1150>
  402524:	add	x24, x24, #0x1
  402528:	cmp	x25, x24
  40252c:	b.ne	402514 <strsignal@plt+0x10d4>  // b.any
  402530:	b	402544 <strsignal@plt+0x1104>
  402534:	mov	x21, xzr
  402538:	mov	x20, xzr
  40253c:	b	402548 <strsignal@plt+0x1108>
  402540:	mov	x21, xzr
  402544:	mov	x22, xzr
  402548:	mov	x24, xzr
  40254c:	mov	x0, x20
  402550:	bl	402890 <strsignal@plt+0x1450>
  402554:	mov	x0, x21
  402558:	bl	402890 <strsignal@plt+0x1450>
  40255c:	mov	x0, x22
  402560:	bl	402890 <strsignal@plt+0x1450>
  402564:	mov	x0, x27
  402568:	bl	401210 <free@plt>
  40256c:	mov	x0, x24
  402570:	mov	sp, x29
  402574:	ldp	x20, x19, [sp, #80]
  402578:	ldp	x22, x21, [sp, #64]
  40257c:	ldp	x24, x23, [sp, #48]
  402580:	ldp	x26, x25, [sp, #32]
  402584:	ldp	x28, x27, [sp, #16]
  402588:	ldp	x29, x30, [sp], #96
  40258c:	ret
  402590:	cmp	w19, #0x2
  402594:	mov	x22, xzr
  402598:	b.lt	402634 <strsignal@plt+0x11f4>  // b.tstop
  40259c:	cmp	w25, w24
  4025a0:	b.eq	402634 <strsignal@plt+0x11f4>  // b.none
  4025a4:	sub	x1, x29, #0x8
  4025a8:	mov	x0, x23
  4025ac:	bl	402744 <strsignal@plt+0x1304>
  4025b0:	mov	x22, x0
  4025b4:	cbz	x0, 402548 <strsignal@plt+0x1108>
  4025b8:	ldp	w24, w25, [x29, #-8]
  4025bc:	cmp	w24, w25
  4025c0:	csel	w23, w24, w25, lt  // lt = tstop
  4025c4:	cmp	w23, #0x1
  4025c8:	b.lt	402548 <strsignal@plt+0x1108>  // b.tstop
  4025cc:	mov	x19, xzr
  4025d0:	mov	w26, w23
  4025d4:	ldr	x0, [x21, x19, lsl #3]
  4025d8:	ldr	x1, [x22, x19, lsl #3]
  4025dc:	bl	401360 <strcmp@plt>
  4025e0:	cbnz	w0, 4025f4 <strsignal@plt+0x11b4>
  4025e4:	add	x19, x19, #0x1
  4025e8:	cmp	x19, x26
  4025ec:	b.cc	4025d4 <strsignal@plt+0x1194>  // b.lo, b.ul, b.last
  4025f0:	b	4025f8 <strsignal@plt+0x11b8>
  4025f4:	mov	w23, w19
  4025f8:	cbz	w23, 402548 <strsignal@plt+0x1108>
  4025fc:	ldur	w26, [x29, #-136]
  402600:	mov	x28, x27
  402604:	cmp	w26, #0x1
  402608:	b.lt	40263c <strsignal@plt+0x11fc>  // b.tstop
  40260c:	mov	x27, xzr
  402610:	mov	x19, xzr
  402614:	ldr	x0, [x20, x27, lsl #3]
  402618:	bl	401190 <strlen@plt>
  40261c:	add	w8, w0, w19
  402620:	add	x27, x27, #0x1
  402624:	cmp	x27, x26
  402628:	sxtw	x19, w8
  40262c:	b.cc	402614 <strsignal@plt+0x11d4>  // b.lo, b.ul, b.last
  402630:	b	402640 <strsignal@plt+0x1200>
  402634:	mov	x24, x22
  402638:	b	40254c <strsignal@plt+0x110c>
  40263c:	mov	x19, xzr
  402640:	sub	w8, w25, w23
  402644:	sbfiz	x9, x8, #1, #32
  402648:	add	x8, x9, w8, sxtw
  40264c:	cmp	w23, w24
  402650:	add	x19, x19, x8
  402654:	b.ge	402674 <strsignal@plt+0x1234>  // b.tcont
  402658:	add	x27, x22, w23, uxtw #3
  40265c:	sub	x24, x24, w23, uxtw
  402660:	ldr	x0, [x27], #8
  402664:	bl	401190 <strlen@plt>
  402668:	subs	x24, x24, #0x1
  40266c:	add	x19, x0, w19, sxtw
  402670:	b.ne	402660 <strsignal@plt+0x1220>  // b.any
  402674:	add	w8, w19, #0x1
  402678:	sxtw	x0, w8
  40267c:	bl	401390 <malloc@plt>
  402680:	mov	x24, x0
  402684:	cbz	x0, 402734 <strsignal@plt+0x12f4>
  402688:	cmp	w26, #0x1
  40268c:	mov	x27, x28
  402690:	strb	wzr, [x24]
  402694:	b.lt	4026bc <strsignal@plt+0x127c>  // b.tstop
  402698:	mov	x19, xzr
  40269c:	ldr	x1, [x20, x19, lsl #3]
  4026a0:	mov	x0, x24
  4026a4:	bl	401430 <strcat@plt>
  4026a8:	ldursw	x8, [x29, #-136]
  4026ac:	add	x19, x19, #0x1
  4026b0:	cmp	x19, x8
  4026b4:	b.lt	40269c <strsignal@plt+0x125c>  // b.tstop
  4026b8:	ldur	w25, [x29, #-4]
  4026bc:	mov	x0, x24
  4026c0:	bl	401190 <strlen@plt>
  4026c4:	cmp	w23, w25
  4026c8:	add	x8, x24, x0
  4026cc:	b.ge	402700 <strsignal@plt+0x12c0>  // b.tcont
  4026d0:	mov	w9, #0x2e2e                	// #11822
  4026d4:	mov	w10, #0x2f                  	// #47
  4026d8:	mov	w11, w23
  4026dc:	ldur	w13, [x29, #-4]
  4026e0:	add	x12, x8, #0x3
  4026e4:	add	w11, w11, #0x1
  4026e8:	strh	w9, [x8]
  4026ec:	cmp	w11, w13
  4026f0:	strb	w10, [x8, #2]
  4026f4:	mov	x8, x12
  4026f8:	b.lt	4026dc <strsignal@plt+0x129c>  // b.tstop
  4026fc:	mov	x8, x12
  402700:	ldur	w9, [x29, #-8]
  402704:	strb	wzr, [x8]
  402708:	cmp	w23, w9
  40270c:	b.ge	40254c <strsignal@plt+0x110c>  // b.tcont
  402710:	mov	w19, w23
  402714:	ldr	x1, [x22, x19, lsl #3]
  402718:	mov	x0, x24
  40271c:	bl	401430 <strcat@plt>
  402720:	ldur	w8, [x29, #-8]
  402724:	add	x19, x19, #0x1
  402728:	cmp	w8, w19
  40272c:	b.gt	402714 <strsignal@plt+0x12d4>
  402730:	b	40254c <strsignal@plt+0x110c>
  402734:	mov	x27, x28
  402738:	b	40254c <strsignal@plt+0x110c>
  40273c:	mov	w3, wzr
  402740:	b	402328 <strsignal@plt+0xee8>
  402744:	stp	x29, x30, [sp, #-80]!
  402748:	stp	x22, x21, [sp, #48]
  40274c:	stp	x20, x19, [sp, #64]
  402750:	mov	x19, x1
  402754:	mov	x21, x0
  402758:	mov	w8, wzr
  40275c:	mov	x9, x0
  402760:	str	x25, [sp, #16]
  402764:	stp	x24, x23, [sp, #32]
  402768:	mov	x29, sp
  40276c:	mov	x10, x9
  402770:	mov	x9, x10
  402774:	ldrb	w11, [x10], #1
  402778:	cbz	w11, 402798 <strsignal@plt+0x1358>
  40277c:	cmp	w11, #0x2f
  402780:	b.ne	402770 <strsignal@plt+0x1330>  // b.any
  402784:	ldrb	w10, [x9, #1]!
  402788:	cmp	w10, #0x2f
  40278c:	b.eq	402784 <strsignal@plt+0x1344>  // b.none
  402790:	add	w8, w8, #0x1
  402794:	b	40276c <strsignal@plt+0x132c>
  402798:	add	w8, w8, #0x2
  40279c:	lsl	x0, x8, #3
  4027a0:	bl	401390 <malloc@plt>
  4027a4:	mov	x20, x0
  4027a8:	cbz	x0, 402874 <strsignal@plt+0x1434>
  4027ac:	mov	w23, wzr
  4027b0:	mov	x8, x21
  4027b4:	mov	x24, x8
  4027b8:	ldrb	w9, [x8], #1
  4027bc:	cbz	w9, 402814 <strsignal@plt+0x13d4>
  4027c0:	cmp	w9, #0x2f
  4027c4:	b.ne	4027b4 <strsignal@plt+0x1374>  // b.any
  4027c8:	ldrb	w8, [x24, #1]!
  4027cc:	cmp	w8, #0x2f
  4027d0:	b.eq	4027c8 <strsignal@plt+0x1388>  // b.none
  4027d4:	sub	x25, x24, x21
  4027d8:	add	w8, w25, #0x1
  4027dc:	sxtw	x0, w8
  4027e0:	bl	401390 <malloc@plt>
  4027e4:	sxtw	x2, w25
  4027e8:	mov	x1, x21
  4027ec:	mov	x22, x0
  4027f0:	bl	401130 <memcpy@plt>
  4027f4:	add	w8, w23, #0x1
  4027f8:	str	x22, [x20, w23, uxtw #3]
  4027fc:	mov	w23, w8
  402800:	mov	x21, x24
  402804:	strb	wzr, [x22, w25, sxtw]
  402808:	cbnz	x22, 4027b0 <strsignal@plt+0x1370>
  40280c:	str	xzr, [x20, w8, uxtw #3]
  402810:	b	402868 <strsignal@plt+0x1428>
  402814:	mvn	x9, x21
  402818:	add	x24, x9, x8
  40281c:	cmp	x24, #0x1
  402820:	b.lt	40284c <strsignal@plt+0x140c>  // b.tstop
  402824:	add	w8, w24, #0x1
  402828:	sxtw	x0, w8
  40282c:	bl	401390 <malloc@plt>
  402830:	sxtw	x2, w24
  402834:	mov	x1, x21
  402838:	mov	x22, x0
  40283c:	bl	401130 <memcpy@plt>
  402840:	str	x22, [x20, w23, uxtw #3]
  402844:	add	w23, w23, #0x1
  402848:	strb	wzr, [x22, w24, sxtw]
  40284c:	add	x8, x20, w23, sxtw #3
  402850:	ldur	x9, [x8, #-8]
  402854:	str	xzr, [x8]
  402858:	cbz	x9, 402868 <strsignal@plt+0x1428>
  40285c:	cbz	x19, 402874 <strsignal@plt+0x1434>
  402860:	str	w23, [x19]
  402864:	b	402874 <strsignal@plt+0x1434>
  402868:	mov	x0, x20
  40286c:	bl	402890 <strsignal@plt+0x1450>
  402870:	mov	x20, xzr
  402874:	mov	x0, x20
  402878:	ldp	x20, x19, [sp, #64]
  40287c:	ldp	x22, x21, [sp, #48]
  402880:	ldp	x24, x23, [sp, #32]
  402884:	ldr	x25, [sp, #16]
  402888:	ldp	x29, x30, [sp], #80
  40288c:	ret
  402890:	cbz	x0, 4028cc <strsignal@plt+0x148c>
  402894:	stp	x29, x30, [sp, #-32]!
  402898:	stp	x20, x19, [sp, #16]
  40289c:	mov	x19, x0
  4028a0:	ldr	x0, [x0]
  4028a4:	mov	x29, sp
  4028a8:	cbz	x0, 4028bc <strsignal@plt+0x147c>
  4028ac:	add	x20, x19, #0x8
  4028b0:	bl	401210 <free@plt>
  4028b4:	ldr	x0, [x20], #8
  4028b8:	cbnz	x0, 4028b0 <strsignal@plt+0x1470>
  4028bc:	mov	x0, x19
  4028c0:	ldp	x20, x19, [sp, #16]
  4028c4:	ldp	x29, x30, [sp], #32
  4028c8:	b	401210 <free@plt>
  4028cc:	ret
  4028d0:	stp	x29, x30, [sp, #-80]!
  4028d4:	stp	x26, x25, [sp, #16]
  4028d8:	stp	x24, x23, [sp, #32]
  4028dc:	mov	x24, x2
  4028e0:	mov	x25, x1
  4028e4:	mov	w26, w0
  4028e8:	mov	w0, wzr
  4028ec:	mov	x1, x3
  4028f0:	mov	x2, xzr
  4028f4:	stp	x22, x21, [sp, #48]
  4028f8:	stp	x20, x19, [sp, #64]
  4028fc:	mov	x29, sp
  402900:	mov	x19, x7
  402904:	mov	x21, x6
  402908:	mov	x22, x5
  40290c:	mov	x23, x4
  402910:	bl	402f28 <strsignal@plt+0x1ae8>
  402914:	mov	w1, w26
  402918:	mov	x2, x25
  40291c:	mov	x3, x24
  402920:	mov	x4, x23
  402924:	mov	x5, x22
  402928:	mov	x6, x19
  40292c:	mov	x20, x0
  402930:	bl	4038f0 <strsignal@plt+0x24b0>
  402934:	mov	x22, x0
  402938:	cbnz	x0, 402964 <strsignal@plt+0x1524>
  40293c:	mov	w1, #0x1                   	// #1
  402940:	mov	x0, x20
  402944:	mov	x2, x21
  402948:	bl	403bd4 <strsignal@plt+0x2794>
  40294c:	cbz	w0, 402958 <strsignal@plt+0x1518>
  402950:	mov	x22, xzr
  402954:	b	402964 <strsignal@plt+0x1524>
  402958:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  40295c:	add	x22, x22, #0x37a
  402960:	str	wzr, [x19]
  402964:	mov	x0, x20
  402968:	bl	403cfc <strsignal@plt+0x28bc>
  40296c:	mov	x0, x22
  402970:	ldp	x20, x19, [sp, #64]
  402974:	ldp	x22, x21, [sp, #48]
  402978:	ldp	x24, x23, [sp, #32]
  40297c:	ldp	x26, x25, [sp, #16]
  402980:	ldp	x29, x30, [sp], #80
  402984:	ret
  402988:	mov	x0, x1
  40298c:	mov	w1, wzr
  402990:	b	4011c0 <open@plt>
  402994:	cmp	w3, #0x0
  402998:	mov	w8, #0x441                 	// #1089
  40299c:	mov	w9, #0x241                 	// #577
  4029a0:	csel	w8, w9, w8, eq  // eq = none
  4029a4:	mov	w2, #0x1b6                 	// #438
  4029a8:	mov	x0, x1
  4029ac:	mov	w1, w8
  4029b0:	b	4011c0 <open@plt>
  4029b4:	sub	sp, sp, #0xb0
  4029b8:	stp	x29, x30, [sp, #80]
  4029bc:	stp	x28, x27, [sp, #96]
  4029c0:	add	x29, sp, #0x50
  4029c4:	mov	w27, #0x1                   	// #1
  4029c8:	stp	x26, x25, [sp, #112]
  4029cc:	stp	x24, x23, [sp, #128]
  4029d0:	stp	x22, x21, [sp, #144]
  4029d4:	stp	x20, x19, [sp, #160]
  4029d8:	str	x2, [sp, #24]
  4029dc:	stur	wzr, [x29, #-4]
  4029e0:	stur	w27, [x29, #-4]
  4029e4:	ldur	w8, [x29, #-4]
  4029e8:	ldp	x19, x20, [x29, #104]
  4029ec:	mov	w21, w7
  4029f0:	mov	w22, w6
  4029f4:	mov	w26, w5
  4029f8:	mov	x24, x4
  4029fc:	mov	x23, x3
  402a00:	mov	w25, w1
  402a04:	str	x0, [sp, #16]
  402a08:	cbz	w8, 402a20 <strsignal@plt+0x15e0>
  402a0c:	sub	x0, x29, #0xc
  402a10:	mov	w1, #0x80000               	// #524288
  402a14:	bl	4011f0 <pipe2@plt>
  402a18:	cbz	w0, 402a20 <strsignal@plt+0x15e0>
  402a1c:	stur	wzr, [x29, #-4]
  402a20:	stur	w27, [x29, #-16]
  402a24:	adrp	x28, 415000 <strsignal@plt+0x13bc0>
  402a28:	ldr	x8, [x28, #424]
  402a2c:	stur	x8, [x29, #-32]
  402a30:	stur	wzr, [x29, #-20]
  402a34:	ldur	w8, [x29, #-20]
  402a38:	cmp	w8, #0x3
  402a3c:	b.gt	402ac4 <strsignal@plt+0x1684>
  402a40:	ldr	w8, [x29, #96]
  402a44:	str	w8, [sp, #12]
  402a48:	bl	4013a0 <vfork@plt>
  402a4c:	mov	w27, w0
  402a50:	tbz	w0, #31, 402a80 <strsignal@plt+0x1640>
  402a54:	ldur	w0, [x29, #-16]
  402a58:	bl	4011e0 <sleep@plt>
  402a5c:	ldur	w8, [x29, #-16]
  402a60:	lsl	w8, w8, #1
  402a64:	stur	w8, [x29, #-16]
  402a68:	ldur	w8, [x29, #-20]
  402a6c:	add	w8, w8, #0x1
  402a70:	stur	w8, [x29, #-20]
  402a74:	ldur	w8, [x29, #-20]
  402a78:	cmp	w8, #0x4
  402a7c:	b.lt	402a48 <strsignal@plt+0x1608>  // b.tstop
  402a80:	cmn	w27, #0x1
  402a84:	b.eq	402ac4 <strsignal@plt+0x1684>  // b.none
  402a88:	cbz	w27, 402bd4 <strsignal@plt+0x1794>
  402a8c:	ldur	x8, [x29, #-32]
  402a90:	str	xzr, [sp, #32]
  402a94:	str	x8, [x28, #424]
  402a98:	ldur	w8, [x29, #-4]
  402a9c:	cbz	w8, 402afc <strsignal@plt+0x16bc>
  402aa0:	ldur	w0, [x29, #-8]
  402aa4:	bl	401350 <close@plt>
  402aa8:	ldur	w0, [x29, #-12]
  402aac:	add	x1, sp, #0x20
  402ab0:	mov	w2, #0x10                  	// #16
  402ab4:	bl	401270 <read@plt>
  402ab8:	tbnz	x0, #63, 402b0c <strsignal@plt+0x16cc>
  402abc:	ldr	x23, [sp, #32]
  402ac0:	b	402b14 <strsignal@plt+0x16d4>
  402ac4:	ldur	w8, [x29, #-4]
  402ac8:	cbz	w8, 402adc <strsignal@plt+0x169c>
  402acc:	ldur	w0, [x29, #-12]
  402ad0:	bl	401350 <close@plt>
  402ad4:	ldur	w0, [x29, #-8]
  402ad8:	bl	401350 <close@plt>
  402adc:	bl	401330 <__errno_location@plt>
  402ae0:	ldr	w8, [x0]
  402ae4:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  402ae8:	add	x9, x9, #0x3d8
  402aec:	mov	w27, #0xffffffff            	// #-1
  402af0:	str	w8, [x20]
  402af4:	str	x9, [x19]
  402af8:	b	402b94 <strsignal@plt+0x1754>
  402afc:	mov	x23, xzr
  402b00:	mov	x24, xzr
  402b04:	cbnz	w26, 402b24 <strsignal@plt+0x16e4>
  402b08:	b	402b34 <strsignal@plt+0x16f4>
  402b0c:	mov	x23, xzr
  402b10:	str	xzr, [sp, #32]
  402b14:	ldur	w0, [x29, #-12]
  402b18:	bl	401350 <close@plt>
  402b1c:	mov	x24, x23
  402b20:	cbz	w26, 402b34 <strsignal@plt+0x16f4>
  402b24:	cbnz	x24, 402b34 <strsignal@plt+0x16f4>
  402b28:	mov	w0, w26
  402b2c:	bl	401350 <close@plt>
  402b30:	tbnz	w0, #31, 402b6c <strsignal@plt+0x172c>
  402b34:	cmp	w22, #0x1
  402b38:	b.eq	402b4c <strsignal@plt+0x170c>  // b.none
  402b3c:	cbnz	x24, 402b4c <strsignal@plt+0x170c>
  402b40:	mov	w0, w22
  402b44:	bl	401350 <close@plt>
  402b48:	tbnz	w0, #31, 402b6c <strsignal@plt+0x172c>
  402b4c:	cmp	w21, #0x2
  402b50:	b.eq	402b64 <strsignal@plt+0x1724>  // b.none
  402b54:	cbnz	x24, 402b64 <strsignal@plt+0x1724>
  402b58:	mov	w0, w21
  402b5c:	bl	401350 <close@plt>
  402b60:	tbnz	w0, #31, 402bb8 <strsignal@plt+0x1778>
  402b64:	cbnz	x24, 402b84 <strsignal@plt+0x1744>
  402b68:	b	402b94 <strsignal@plt+0x1754>
  402b6c:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  402b70:	add	x23, x23, #0x3e3
  402b74:	str	x23, [sp, #32]
  402b78:	bl	401330 <__errno_location@plt>
  402b7c:	ldr	w8, [x0]
  402b80:	str	w8, [sp, #40]
  402b84:	ldr	w8, [sp, #40]
  402b88:	str	w8, [x20]
  402b8c:	str	x23, [x19]
  402b90:	mov	w27, #0xffffffff            	// #-1
  402b94:	mov	w0, w27
  402b98:	ldp	x20, x19, [sp, #160]
  402b9c:	ldp	x22, x21, [sp, #144]
  402ba0:	ldp	x24, x23, [sp, #128]
  402ba4:	ldp	x26, x25, [sp, #112]
  402ba8:	ldp	x28, x27, [sp, #96]
  402bac:	ldp	x29, x30, [sp, #80]
  402bb0:	add	sp, sp, #0xb0
  402bb4:	ret
  402bb8:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  402bbc:	add	x23, x23, #0x3e3
  402bc0:	str	x23, [sp, #32]
  402bc4:	bl	401330 <__errno_location@plt>
  402bc8:	ldr	w8, [x0]
  402bcc:	str	w8, [sp, #40]
  402bd0:	b	402b88 <strsignal@plt+0x1748>
  402bd4:	str	xzr, [sp, #32]
  402bd8:	ldur	w8, [x29, #-4]
  402bdc:	cbz	w8, 402be8 <strsignal@plt+0x17a8>
  402be0:	ldur	w0, [x29, #-12]
  402be4:	bl	401350 <close@plt>
  402be8:	cbz	w26, 402c08 <strsignal@plt+0x17c8>
  402bec:	mov	w0, w26
  402bf0:	mov	w1, wzr
  402bf4:	bl	401180 <dup2@plt>
  402bf8:	tbnz	w0, #31, 402c90 <strsignal@plt+0x1850>
  402bfc:	mov	w0, w26
  402c00:	bl	401350 <close@plt>
  402c04:	tbnz	w0, #31, 402ca8 <strsignal@plt+0x1868>
  402c08:	cmp	w22, #0x1
  402c0c:	b.eq	402c2c <strsignal@plt+0x17ec>  // b.none
  402c10:	mov	w1, #0x1                   	// #1
  402c14:	mov	w0, w22
  402c18:	bl	401180 <dup2@plt>
  402c1c:	tbnz	w0, #31, 402c90 <strsignal@plt+0x1850>
  402c20:	mov	w0, w22
  402c24:	bl	401350 <close@plt>
  402c28:	tbnz	w0, #31, 402ca8 <strsignal@plt+0x1868>
  402c2c:	cmp	w21, #0x2
  402c30:	b.ne	402c80 <strsignal@plt+0x1840>  // b.any
  402c34:	ldr	w8, [sp, #12]
  402c38:	tbnz	w8, #31, 402c48 <strsignal@plt+0x1808>
  402c3c:	ldr	w0, [sp, #12]
  402c40:	bl	401350 <close@plt>
  402c44:	tbnz	w0, #31, 402ca8 <strsignal@plt+0x1868>
  402c48:	tbz	w25, #3, 402c5c <strsignal@plt+0x181c>
  402c4c:	mov	w0, #0x1                   	// #1
  402c50:	mov	w1, #0x2                   	// #2
  402c54:	bl	401180 <dup2@plt>
  402c58:	tbnz	w0, #31, 402c90 <strsignal@plt+0x1850>
  402c5c:	cbz	x24, 402c64 <strsignal@plt+0x1824>
  402c60:	str	x24, [x28, #424]
  402c64:	tbnz	w25, #1, 402de4 <strsignal@plt+0x19a4>
  402c68:	ldr	x0, [sp, #24]
  402c6c:	mov	x1, x23
  402c70:	bl	401160 <execv@plt>
  402c74:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  402c78:	add	x21, x21, #0x3f0
  402c7c:	b	402cb0 <strsignal@plt+0x1870>
  402c80:	mov	w1, #0x2                   	// #2
  402c84:	mov	w0, w21
  402c88:	bl	401180 <dup2@plt>
  402c8c:	tbz	w0, #31, 402c9c <strsignal@plt+0x185c>
  402c90:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  402c94:	add	x21, x21, #0x3de
  402c98:	b	402cb0 <strsignal@plt+0x1870>
  402c9c:	mov	w0, w21
  402ca0:	bl	401350 <close@plt>
  402ca4:	tbz	w0, #31, 402c34 <strsignal@plt+0x17f4>
  402ca8:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  402cac:	add	x21, x21, #0x3e3
  402cb0:	str	x21, [sp, #32]
  402cb4:	bl	401330 <__errno_location@plt>
  402cb8:	ldr	w22, [x0]
  402cbc:	str	w22, [sp, #40]
  402cc0:	ldur	w8, [x29, #-4]
  402cc4:	cbz	w8, 402ce8 <strsignal@plt+0x18a8>
  402cc8:	ldur	w0, [x29, #-8]
  402ccc:	add	x1, sp, #0x20
  402cd0:	mov	w2, #0x10                  	// #16
  402cd4:	bl	401380 <write@plt>
  402cd8:	cmp	x0, #0x10
  402cdc:	b.ne	402ce8 <strsignal@plt+0x18a8>  // b.any
  402ce0:	mov	w0, #0xffffffff            	// #-1
  402ce4:	bl	401250 <_exit@plt>
  402ce8:	ldr	x8, [sp, #16]
  402cec:	ldr	x20, [x8, #8]
  402cf0:	mov	x0, x20
  402cf4:	bl	401190 <strlen@plt>
  402cf8:	mov	x2, x0
  402cfc:	mov	w0, #0x2                   	// #2
  402d00:	mov	x1, x20
  402d04:	bl	401380 <write@plt>
  402d08:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402d0c:	mov	x20, x0
  402d10:	add	x1, x1, #0x3f6
  402d14:	mov	w0, #0x2                   	// #2
  402d18:	mov	w2, #0x18                  	// #24
  402d1c:	bl	401380 <write@plt>
  402d20:	orr	x19, x0, x20
  402d24:	ldr	x20, [sp, #24]
  402d28:	mov	x0, x20
  402d2c:	bl	401190 <strlen@plt>
  402d30:	mov	x2, x0
  402d34:	mov	w0, #0x2                   	// #2
  402d38:	mov	x1, x20
  402d3c:	bl	401380 <write@plt>
  402d40:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402d44:	orr	x19, x19, x0
  402d48:	add	x1, x1, #0x40f
  402d4c:	mov	w0, #0x2                   	// #2
  402d50:	mov	w2, #0x3                   	// #3
  402d54:	bl	401380 <write@plt>
  402d58:	orr	x19, x19, x0
  402d5c:	mov	x0, x21
  402d60:	bl	401190 <strlen@plt>
  402d64:	mov	x2, x0
  402d68:	mov	w0, #0x2                   	// #2
  402d6c:	mov	x1, x21
  402d70:	bl	401380 <write@plt>
  402d74:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402d78:	orr	x19, x19, x0
  402d7c:	add	x1, x1, #0x410
  402d80:	mov	w0, #0x2                   	// #2
  402d84:	mov	w2, #0x2                   	// #2
  402d88:	bl	401380 <write@plt>
  402d8c:	orr	x20, x19, x0
  402d90:	mov	w0, w22
  402d94:	bl	4030e8 <strsignal@plt+0x1ca8>
  402d98:	mov	x19, x0
  402d9c:	mov	w0, w22
  402da0:	bl	4030e8 <strsignal@plt+0x1ca8>
  402da4:	bl	401190 <strlen@plt>
  402da8:	mov	x2, x0
  402dac:	mov	w0, #0x2                   	// #2
  402db0:	mov	x1, x19
  402db4:	bl	401380 <write@plt>
  402db8:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402dbc:	orr	x19, x20, x0
  402dc0:	add	x1, x1, #0x364
  402dc4:	mov	w0, #0x2                   	// #2
  402dc8:	mov	w2, #0x1                   	// #1
  402dcc:	bl	401380 <write@plt>
  402dd0:	orr	x8, x19, x0
  402dd4:	cmp	x8, #0x0
  402dd8:	mov	w8, #0xfffffffe            	// #-2
  402ddc:	cinc	w0, w8, ge  // ge = tcont
  402de0:	bl	401250 <_exit@plt>
  402de4:	ldr	x0, [sp, #24]
  402de8:	mov	x1, x23
  402dec:	bl	401140 <execvp@plt>
  402df0:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  402df4:	add	x21, x21, #0x3e9
  402df8:	b	402cb0 <strsignal@plt+0x1870>
  402dfc:	mov	w0, w1
  402e00:	b	401350 <close@plt>
  402e04:	sub	sp, sp, #0xd0
  402e08:	str	x23, [sp, #160]
  402e0c:	stp	x22, x21, [sp, #176]
  402e10:	stp	x20, x19, [sp, #192]
  402e14:	mov	x19, x6
  402e18:	mov	x20, x5
  402e1c:	mov	x21, x3
  402e20:	mov	x22, x2
  402e24:	mov	w23, w1
  402e28:	stp	x29, x30, [sp, #144]
  402e2c:	add	x29, sp, #0x90
  402e30:	cbz	w4, 402e40 <strsignal@plt+0x1a00>
  402e34:	mov	w1, #0xf                   	// #15
  402e38:	mov	w0, w23
  402e3c:	bl	401310 <kill@plt>
  402e40:	cbz	x21, 402e74 <strsignal@plt+0x1a34>
  402e44:	mov	x3, sp
  402e48:	mov	w0, w23
  402e4c:	mov	x1, x22
  402e50:	mov	w2, wzr
  402e54:	bl	401200 <wait4@plt>
  402e58:	ldr	q0, [sp]
  402e5c:	str	q0, [x21]
  402e60:	ldr	q0, [sp, #16]
  402e64:	str	q0, [x21, #16]
  402e68:	tbnz	w0, #31, 402e88 <strsignal@plt+0x1a48>
  402e6c:	mov	w0, wzr
  402e70:	b	402ea4 <strsignal@plt+0x1a64>
  402e74:	mov	w0, w23
  402e78:	mov	x1, x22
  402e7c:	mov	w2, wzr
  402e80:	bl	4011b0 <waitpid@plt>
  402e84:	tbz	w0, #31, 402e6c <strsignal@plt+0x1a2c>
  402e88:	bl	401330 <__errno_location@plt>
  402e8c:	ldr	w8, [x0]
  402e90:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  402e94:	add	x9, x9, #0x413
  402e98:	mov	w0, #0xffffffff            	// #-1
  402e9c:	str	w8, [x19]
  402ea0:	str	x9, [x20]
  402ea4:	ldp	x20, x19, [sp, #192]
  402ea8:	ldp	x22, x21, [sp, #176]
  402eac:	ldr	x23, [sp, #160]
  402eb0:	ldp	x29, x30, [sp, #144]
  402eb4:	add	sp, sp, #0xd0
  402eb8:	ret
  402ebc:	mov	x0, x1
  402ec0:	b	401170 <pipe@plt>
  402ec4:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  402ec8:	add	x8, x8, #0x24e
  402ecc:	mov	w0, w1
  402ed0:	mov	x1, x8
  402ed4:	b	4013f0 <fdopen@plt>
  402ed8:	stp	x29, x30, [sp, #-32]!
  402edc:	str	x19, [sp, #16]
  402ee0:	mov	w19, w1
  402ee4:	mov	w1, #0x2                   	// #2
  402ee8:	mov	w2, #0x1                   	// #1
  402eec:	mov	w0, w19
  402ef0:	mov	x29, sp
  402ef4:	bl	401410 <fcntl@plt>
  402ef8:	tbnz	w0, #31, 402f14 <strsignal@plt+0x1ad4>
  402efc:	mov	w0, w19
  402f00:	ldr	x19, [sp, #16]
  402f04:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402f08:	add	x1, x1, #0x418
  402f0c:	ldp	x29, x30, [sp], #32
  402f10:	b	4013f0 <fdopen@plt>
  402f14:	ldr	x19, [sp, #16]
  402f18:	mov	x0, xzr
  402f1c:	ldp	x29, x30, [sp], #32
  402f20:	ret
  402f24:	ret
  402f28:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  402f2c:	add	x3, x3, #0x390
  402f30:	b	403214 <strsignal@plt+0x1dd4>
  402f34:	stp	x29, x30, [sp, #-32]!
  402f38:	str	x19, [sp, #16]
  402f3c:	adrp	x19, 415000 <strsignal@plt+0x13bc0>
  402f40:	ldr	x8, [x19, #504]
  402f44:	adrp	x9, 415000 <strsignal@plt+0x13bc0>
  402f48:	mov	x29, sp
  402f4c:	str	x0, [x9, #416]
  402f50:	cbnz	x8, 402f60 <strsignal@plt+0x1b20>
  402f54:	mov	x0, xzr
  402f58:	bl	401300 <sbrk@plt>
  402f5c:	str	x0, [x19, #504]
  402f60:	ldr	x19, [sp, #16]
  402f64:	ldp	x29, x30, [sp], #32
  402f68:	ret
  402f6c:	stp	x29, x30, [sp, #-48]!
  402f70:	stp	x20, x19, [sp, #32]
  402f74:	adrp	x20, 415000 <strsignal@plt+0x13bc0>
  402f78:	str	x21, [sp, #16]
  402f7c:	ldr	x21, [x20, #504]
  402f80:	mov	x19, x0
  402f84:	mov	x0, xzr
  402f88:	mov	x29, sp
  402f8c:	bl	401300 <sbrk@plt>
  402f90:	ldr	x8, [x20, #504]
  402f94:	adrp	x10, 415000 <strsignal@plt+0x13bc0>
  402f98:	ldr	x2, [x10, #416]
  402f9c:	adrp	x9, 415000 <strsignal@plt+0x13bc0>
  402fa0:	add	x9, x9, #0x1a8
  402fa4:	cmp	x21, #0x0
  402fa8:	csel	x8, x9, x8, eq  // eq = none
  402fac:	sub	x5, x0, x8
  402fb0:	ldrb	w8, [x2]
  402fb4:	adrp	x10, 415000 <strsignal@plt+0x13bc0>
  402fb8:	ldr	x0, [x10, #432]
  402fbc:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  402fc0:	adrp	x10, 404000 <strsignal@plt+0x2bc0>
  402fc4:	add	x9, x9, #0x410
  402fc8:	add	x10, x10, #0x365
  402fcc:	cmp	w8, #0x0
  402fd0:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402fd4:	csel	x3, x10, x9, eq  // eq = none
  402fd8:	add	x1, x1, #0x41a
  402fdc:	mov	x4, x19
  402fe0:	bl	4011a0 <fprintf@plt>
  402fe4:	mov	w0, #0x1                   	// #1
  402fe8:	bl	403e1c <strsignal@plt+0x29dc>
  402fec:	stp	x29, x30, [sp, #-32]!
  402ff0:	cmp	x0, #0x0
  402ff4:	str	x19, [sp, #16]
  402ff8:	csinc	x19, x0, xzr, ne  // ne = any
  402ffc:	mov	x0, x19
  403000:	mov	x29, sp
  403004:	bl	401390 <malloc@plt>
  403008:	cbz	x0, 403018 <strsignal@plt+0x1bd8>
  40300c:	ldr	x19, [sp, #16]
  403010:	ldp	x29, x30, [sp], #32
  403014:	ret
  403018:	mov	x0, x19
  40301c:	bl	402f6c <strsignal@plt+0x1b2c>
  403020:	stp	x29, x30, [sp, #-32]!
  403024:	cmp	x0, #0x0
  403028:	cset	w8, eq  // eq = none
  40302c:	cmp	x1, #0x0
  403030:	cset	w9, eq  // eq = none
  403034:	orr	w8, w8, w9
  403038:	cmp	w8, #0x0
  40303c:	stp	x20, x19, [sp, #16]
  403040:	csinc	x19, x1, xzr, eq  // eq = none
  403044:	csinc	x20, x0, xzr, eq  // eq = none
  403048:	mov	x0, x20
  40304c:	mov	x1, x19
  403050:	mov	x29, sp
  403054:	bl	401150 <calloc@plt>
  403058:	cbz	x0, 403068 <strsignal@plt+0x1c28>
  40305c:	ldp	x20, x19, [sp, #16]
  403060:	ldp	x29, x30, [sp], #32
  403064:	ret
  403068:	mul	x0, x20, x19
  40306c:	bl	402f6c <strsignal@plt+0x1b2c>
  403070:	stp	x29, x30, [sp, #-32]!
  403074:	cmp	x1, #0x0
  403078:	str	x19, [sp, #16]
  40307c:	csinc	x19, x1, xzr, ne  // ne = any
  403080:	mov	x29, sp
  403084:	cbz	x0, 4030a0 <strsignal@plt+0x1c60>
  403088:	mov	x1, x19
  40308c:	bl	401240 <realloc@plt>
  403090:	cbz	x0, 4030ac <strsignal@plt+0x1c6c>
  403094:	ldr	x19, [sp, #16]
  403098:	ldp	x29, x30, [sp], #32
  40309c:	ret
  4030a0:	mov	x0, x19
  4030a4:	bl	401390 <malloc@plt>
  4030a8:	cbnz	x0, 403094 <strsignal@plt+0x1c54>
  4030ac:	mov	x0, x19
  4030b0:	bl	402f6c <strsignal@plt+0x1b2c>
  4030b4:	stp	x29, x30, [sp, #-32]!
  4030b8:	stp	x20, x19, [sp, #16]
  4030bc:	mov	x29, sp
  4030c0:	mov	x19, x0
  4030c4:	bl	401190 <strlen@plt>
  4030c8:	add	x20, x0, #0x1
  4030cc:	mov	x0, x20
  4030d0:	bl	402fec <strsignal@plt+0x1bac>
  4030d4:	mov	x1, x19
  4030d8:	mov	x2, x20
  4030dc:	ldp	x20, x19, [sp, #16]
  4030e0:	ldp	x29, x30, [sp], #32
  4030e4:	b	401130 <memcpy@plt>
  4030e8:	stp	x29, x30, [sp, #-32]!
  4030ec:	stp	x20, x19, [sp, #16]
  4030f0:	mov	x29, sp
  4030f4:	mov	w19, w0
  4030f8:	bl	401280 <strerror@plt>
  4030fc:	mov	x20, x0
  403100:	cbnz	x0, 403120 <strsignal@plt+0x1ce0>
  403104:	adrp	x20, 415000 <strsignal@plt+0x13bc0>
  403108:	add	x20, x20, #0x200
  40310c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403110:	add	x1, x1, #0x45e
  403114:	mov	x0, x20
  403118:	mov	w2, w19
  40311c:	bl	4012b0 <sprintf@plt>
  403120:	mov	x0, x20
  403124:	ldp	x20, x19, [sp, #16]
  403128:	ldp	x29, x30, [sp], #32
  40312c:	ret
  403130:	add	x8, x0, #0x1
  403134:	ldurb	w9, [x8, #-1]
  403138:	cmp	w9, #0x2f
  40313c:	b.eq	403148 <strsignal@plt+0x1d08>  // b.none
  403140:	cbnz	w9, 40314c <strsignal@plt+0x1d0c>
  403144:	b	403154 <strsignal@plt+0x1d14>
  403148:	mov	x0, x8
  40314c:	add	x8, x8, #0x1
  403150:	b	403134 <strsignal@plt+0x1cf4>
  403154:	ret
  403158:	ldrb	w8, [x0]
  40315c:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403160:	add	x9, x9, #0x57e
  403164:	ldrh	w8, [x9, x8, lsl #1]
  403168:	mov	w9, #0x88                  	// #136
  40316c:	tst	w8, w9
  403170:	b.eq	403184 <strsignal@plt+0x1d44>  // b.none
  403174:	ldrb	w8, [x0, #1]
  403178:	add	x9, x0, #0x2
  40317c:	cmp	w8, #0x3a
  403180:	csel	x0, x9, x0, eq  // eq = none
  403184:	add	x8, x0, #0x1
  403188:	ldurb	w9, [x8, #-1]
  40318c:	cmp	w9, #0x2f
  403190:	b.eq	4031a4 <strsignal@plt+0x1d64>  // b.none
  403194:	cmp	w9, #0x5c
  403198:	b.eq	4031a4 <strsignal@plt+0x1d64>  // b.none
  40319c:	cbnz	w9, 4031a8 <strsignal@plt+0x1d68>
  4031a0:	b	4031b0 <strsignal@plt+0x1d70>
  4031a4:	mov	x0, x8
  4031a8:	add	x8, x8, #0x1
  4031ac:	b	403188 <strsignal@plt+0x1d48>
  4031b0:	ret
  4031b4:	add	x8, x0, #0x1
  4031b8:	ldurb	w9, [x8, #-1]
  4031bc:	cmp	w9, #0x2f
  4031c0:	b.eq	4031cc <strsignal@plt+0x1d8c>  // b.none
  4031c4:	cbnz	w9, 4031d0 <strsignal@plt+0x1d90>
  4031c8:	b	4031d8 <strsignal@plt+0x1d98>
  4031cc:	mov	x0, x8
  4031d0:	add	x8, x8, #0x1
  4031d4:	b	4031b8 <strsignal@plt+0x1d78>
  4031d8:	ret
  4031dc:	stp	x29, x30, [sp, #-32]!
  4031e0:	stp	x28, x19, [sp, #16]
  4031e4:	mov	x29, sp
  4031e8:	sub	sp, sp, #0x1, lsl #12
  4031ec:	mov	x1, sp
  4031f0:	mov	x19, x0
  4031f4:	bl	401400 <realpath@plt>
  4031f8:	cmp	x0, #0x0
  4031fc:	csel	x0, x19, x0, eq  // eq = none
  403200:	bl	401230 <strdup@plt>
  403204:	add	sp, sp, #0x1, lsl #12
  403208:	ldp	x28, x19, [sp, #16]
  40320c:	ldp	x29, x30, [sp], #32
  403210:	ret
  403214:	stp	x29, x30, [sp, #-48]!
  403218:	stp	x22, x21, [sp, #16]
  40321c:	mov	w22, w0
  403220:	mov	w0, #0x90                  	// #144
  403224:	stp	x20, x19, [sp, #32]
  403228:	mov	x29, sp
  40322c:	mov	x19, x3
  403230:	mov	x20, x2
  403234:	mov	x21, x1
  403238:	bl	402fec <strsignal@plt+0x1bac>
  40323c:	str	w22, [x0]
  403240:	stp	x21, x20, [x0, #8]
  403244:	stp	xzr, x19, [x0, #120]
  403248:	ldp	x20, x19, [sp, #32]
  40324c:	ldp	x22, x21, [sp, #16]
  403250:	movi	d0, #0xffffffff00000000
  403254:	str	wzr, [x0, #24]
  403258:	str	xzr, [x0, #32]
  40325c:	str	wzr, [x0, #48]
  403260:	stp	xzr, xzr, [x0, #64]
  403264:	str	xzr, [x0, #56]
  403268:	str	wzr, [x0, #80]
  40326c:	stp	xzr, xzr, [x0, #96]
  403270:	str	xzr, [x0, #88]
  403274:	str	wzr, [x0, #112]
  403278:	str	d0, [x0, #40]
  40327c:	str	xzr, [x0, #136]
  403280:	ldp	x29, x30, [sp], #48
  403284:	ret
  403288:	sub	sp, sp, #0xa0
  40328c:	stp	x29, x30, [sp, #64]
  403290:	stp	x28, x27, [sp, #80]
  403294:	stp	x26, x25, [sp, #96]
  403298:	stp	x24, x23, [sp, #112]
  40329c:	stp	x22, x21, [sp, #128]
  4032a0:	stp	x20, x19, [sp, #144]
  4032a4:	mov	x19, x0
  4032a8:	ldr	x0, [x0, #88]
  4032ac:	mov	x22, x7
  4032b0:	mov	x27, x6
  4032b4:	mov	x23, x5
  4032b8:	mov	x24, x4
  4032bc:	mov	x28, x3
  4032c0:	mov	x25, x2
  4032c4:	mov	w26, w1
  4032c8:	add	x29, sp, #0x40
  4032cc:	cbz	x0, 4032e0 <strsignal@plt+0x1ea0>
  4032d0:	bl	4011d0 <fclose@plt>
  4032d4:	cmn	w0, #0x1
  4032d8:	b.eq	4033d8 <strsignal@plt+0x1f98>  // b.none
  4032dc:	str	xzr, [x19, #88]
  4032e0:	ldr	x8, [x19, #32]
  4032e4:	cbz	x8, 40333c <strsignal@plt+0x1efc>
  4032e8:	sub	x2, x29, #0x8
  4032ec:	mov	x0, x19
  4032f0:	mov	w1, wzr
  4032f4:	mov	x3, x22
  4032f8:	bl	403714 <strsignal@plt+0x22d4>
  4032fc:	cbz	w0, 4035f4 <strsignal@plt+0x21b4>
  403300:	ldr	x8, [x19, #128]
  403304:	ldr	x1, [x19, #32]
  403308:	ubfx	w2, w26, #4, #1
  40330c:	mov	x0, x19
  403310:	ldr	x8, [x8]
  403314:	blr	x8
  403318:	tbnz	w0, #31, 4033fc <strsignal@plt+0x1fbc>
  40331c:	ldr	w8, [x19, #40]
  403320:	mov	w21, w0
  403324:	cbz	w8, 403334 <strsignal@plt+0x1ef4>
  403328:	ldr	x0, [x19, #32]
  40332c:	bl	401210 <free@plt>
  403330:	str	wzr, [x19, #40]
  403334:	str	xzr, [x19, #32]
  403338:	b	403344 <strsignal@plt+0x1f04>
  40333c:	ldr	w21, [x19, #24]
  403340:	tbnz	w21, #31, 403418 <strsignal@plt+0x1fd8>
  403344:	tbnz	w26, #0, 4033e4 <strsignal@plt+0x1fa4>
  403348:	ldrb	w8, [x19]
  40334c:	tbnz	w8, #1, 40342c <strsignal@plt+0x1fec>
  403350:	mov	x0, x19
  403354:	mov	w1, w26
  403358:	mov	x2, x23
  40335c:	bl	403820 <strsignal@plt+0x23e0>
  403360:	cbz	x0, 40356c <strsignal@plt+0x212c>
  403364:	ldrb	w8, [x19]
  403368:	cmp	x0, x23
  40336c:	mov	x20, x0
  403370:	cset	w9, ne  // ne = any
  403374:	stur	x24, [x29, #-24]
  403378:	str	x28, [sp, #32]
  40337c:	tbnz	w8, #2, 4033c8 <strsignal@plt+0x1f88>
  403380:	ldrsw	x8, [x19, #112]
  403384:	ldr	x0, [x19, #120]
  403388:	add	x8, x8, #0x1
  40338c:	lsl	x1, x8, #3
  403390:	str	w8, [x19, #112]
  403394:	bl	403070 <strsignal@plt+0x1c30>
  403398:	mov	x8, x0
  40339c:	cmp	x20, x23
  4033a0:	str	x0, [x19, #120]
  4033a4:	mov	x0, x20
  4033a8:	b.ne	4033b8 <strsignal@plt+0x1f78>  // b.any
  4033ac:	mov	x0, x23
  4033b0:	bl	4030b4 <strsignal@plt+0x1c74>
  4033b4:	ldr	x8, [x19, #120]
  4033b8:	ldrsw	x10, [x19, #112]
  4033bc:	mov	w9, wzr
  4033c0:	add	x8, x8, x10, lsl #3
  4033c4:	stur	x0, [x8, #-8]
  4033c8:	mov	w24, wzr
  4033cc:	str	x20, [x19, #32]
  4033d0:	str	w9, [x19, #40]
  4033d4:	b	403498 <strsignal@plt+0x2058>
  4033d8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4033dc:	add	x8, x8, #0x475
  4033e0:	b	403424 <strsignal@plt+0x1fe4>
  4033e4:	stur	x24, [x29, #-24]
  4033e8:	str	x28, [sp, #32]
  4033ec:	cbz	x23, 40345c <strsignal@plt+0x201c>
  4033f0:	tbnz	w26, #2, 40346c <strsignal@plt+0x202c>
  4033f4:	mov	w24, wzr
  4033f8:	b	403484 <strsignal@plt+0x2044>
  4033fc:	bl	401330 <__errno_location@plt>
  403400:	ldr	w8, [x0]
  403404:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403408:	add	x9, x9, #0x491
  40340c:	str	w8, [x22]
  403410:	stur	x9, [x29, #-8]
  403414:	b	4035f4 <strsignal@plt+0x21b4>
  403418:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  40341c:	add	x8, x8, #0x4a5
  403420:	str	wzr, [x22]
  403424:	stur	x8, [x29, #-8]
  403428:	b	4035f4 <strsignal@plt+0x21b4>
  40342c:	ldr	x8, [x19, #128]
  403430:	ubfx	w2, w26, #5, #1
  403434:	sub	x1, x29, #0x10
  403438:	mov	x0, x19
  40343c:	ldr	x8, [x8, #40]
  403440:	blr	x8
  403444:	tbnz	w0, #31, 403618 <strsignal@plt+0x21d8>
  403448:	str	x28, [sp, #32]
  40344c:	ldp	w8, w28, [x29, #-16]
  403450:	stur	x24, [x29, #-24]
  403454:	mov	w24, wzr
  403458:	b	40348c <strsignal@plt+0x204c>
  40345c:	mov	w24, wzr
  403460:	mov	w28, #0x1                   	// #1
  403464:	mov	w8, #0xffffffff            	// #-1
  403468:	b	40348c <strsignal@plt+0x204c>
  40346c:	ldr	x0, [x19, #16]
  403470:	mov	x1, x23
  403474:	mov	x2, xzr
  403478:	bl	402028 <strsignal@plt+0xbe8>
  40347c:	mov	x23, x0
  403480:	mov	w24, #0x1                   	// #1
  403484:	mov	w8, #0xffffffff            	// #-1
  403488:	mov	w28, #0xffffffff            	// #-1
  40348c:	mov	x20, x23
  403490:	str	w8, [x19, #24]
  403494:	tbz	w28, #31, 4034c0 <strsignal@plt+0x2080>
  403498:	ldr	x8, [x19, #128]
  40349c:	ubfx	w2, w26, #5, #1
  4034a0:	ubfx	w3, w26, #8, #1
  4034a4:	mov	x0, x19
  4034a8:	ldr	x8, [x8, #8]
  4034ac:	mov	x1, x20
  4034b0:	blr	x8
  4034b4:	mov	w28, w0
  4034b8:	tbnz	w0, #31, 403508 <strsignal@plt+0x20c8>
  4034bc:	mov	x23, x20
  4034c0:	cbz	w24, 4034cc <strsignal@plt+0x208c>
  4034c4:	mov	x0, x23
  4034c8:	bl	401210 <free@plt>
  4034cc:	tbz	w26, #6, 4034e8 <strsignal@plt+0x20a8>
  4034d0:	cbz	x27, 4034e8 <strsignal@plt+0x20a8>
  4034d4:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4034d8:	mov	w24, wzr
  4034dc:	add	x8, x8, #0x4ff
  4034e0:	str	wzr, [x22]
  4034e4:	b	403584 <strsignal@plt+0x2144>
  4034e8:	ldr	w8, [x19, #44]
  4034ec:	cmn	w8, #0x1
  4034f0:	b.eq	40352c <strsignal@plt+0x20ec>  // b.none
  4034f4:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4034f8:	mov	w24, wzr
  4034fc:	str	wzr, [x22]
  403500:	add	x8, x8, #0x52e
  403504:	b	403584 <strsignal@plt+0x2144>
  403508:	bl	401330 <__errno_location@plt>
  40350c:	ldr	w8, [x0]
  403510:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403514:	add	x9, x9, #0x4e4
  403518:	mov	w27, #0xffffffff            	// #-1
  40351c:	mov	x23, x20
  403520:	str	w8, [x22]
  403524:	stur	x9, [x29, #-8]
  403528:	b	40358c <strsignal@plt+0x214c>
  40352c:	cbz	x27, 40363c <strsignal@plt+0x21fc>
  403530:	ldr	x8, [x19, #128]
  403534:	ubfx	w2, w26, #7, #1
  403538:	ubfx	w3, w26, #9, #1
  40353c:	mov	x0, x19
  403540:	ldr	x8, [x8, #8]
  403544:	mov	x1, x27
  403548:	blr	x8
  40354c:	mov	w27, w0
  403550:	tbz	w0, #31, 40366c <strsignal@plt+0x222c>
  403554:	bl	401330 <__errno_location@plt>
  403558:	ldr	w8, [x0]
  40355c:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403560:	add	x9, x9, #0x560
  403564:	mov	w24, wzr
  403568:	b	403520 <strsignal@plt+0x20e0>
  40356c:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403570:	mov	x23, xzr
  403574:	mov	w24, wzr
  403578:	str	wzr, [x22]
  40357c:	add	x8, x8, #0x4bf
  403580:	mov	w28, #0xffffffff            	// #-1
  403584:	stur	x8, [x29, #-8]
  403588:	mov	w27, #0xffffffff            	// #-1
  40358c:	cmp	w21, #0x1
  403590:	b.lt	4035a8 <strsignal@plt+0x2168>  // b.tstop
  403594:	ldr	x8, [x19, #128]
  403598:	mov	x0, x19
  40359c:	mov	w1, w21
  4035a0:	ldr	x8, [x8, #24]
  4035a4:	blr	x8
  4035a8:	tbnz	w28, #31, 4035c8 <strsignal@plt+0x2188>
  4035ac:	cmp	w28, #0x1
  4035b0:	b.eq	4035c8 <strsignal@plt+0x2188>  // b.none
  4035b4:	ldr	x8, [x19, #128]
  4035b8:	mov	x0, x19
  4035bc:	mov	w1, w28
  4035c0:	ldr	x8, [x8, #24]
  4035c4:	blr	x8
  4035c8:	tbnz	w27, #31, 4035e8 <strsignal@plt+0x21a8>
  4035cc:	cmp	w27, #0x2
  4035d0:	b.eq	4035e8 <strsignal@plt+0x21a8>  // b.none
  4035d4:	ldr	x8, [x19, #128]
  4035d8:	mov	x0, x19
  4035dc:	mov	w1, w27
  4035e0:	ldr	x8, [x8, #24]
  4035e4:	blr	x8
  4035e8:	cbz	w24, 4035f4 <strsignal@plt+0x21b4>
  4035ec:	mov	x0, x23
  4035f0:	bl	401210 <free@plt>
  4035f4:	ldur	x0, [x29, #-8]
  4035f8:	ldp	x20, x19, [sp, #144]
  4035fc:	ldp	x22, x21, [sp, #128]
  403600:	ldp	x24, x23, [sp, #112]
  403604:	ldp	x26, x25, [sp, #96]
  403608:	ldp	x28, x27, [sp, #80]
  40360c:	ldp	x29, x30, [sp, #64]
  403610:	add	sp, sp, #0xa0
  403614:	ret
  403618:	bl	401330 <__errno_location@plt>
  40361c:	ldr	w8, [x0]
  403620:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403624:	mov	w24, wzr
  403628:	add	x9, x9, #0x4df
  40362c:	mov	w28, #0xffffffff            	// #-1
  403630:	str	w8, [x22]
  403634:	stur	x9, [x29, #-8]
  403638:	b	403588 <strsignal@plt+0x2148>
  40363c:	tbnz	w26, #6, 403648 <strsignal@plt+0x2208>
  403640:	mov	w27, #0x2                   	// #2
  403644:	b	40366c <strsignal@plt+0x222c>
  403648:	ldr	x8, [x19, #128]
  40364c:	ubfx	w2, w26, #7, #1
  403650:	sub	x1, x29, #0x10
  403654:	mov	x0, x19
  403658:	ldr	x8, [x8, #40]
  40365c:	blr	x8
  403660:	tbnz	w0, #31, 4036fc <strsignal@plt+0x22bc>
  403664:	ldp	w8, w27, [x29, #-16]
  403668:	str	w8, [x19, #44]
  40366c:	ldrb	w8, [x19]
  403670:	tbnz	w8, #1, 40367c <strsignal@plt+0x223c>
  403674:	mov	w8, #0xffffffff            	// #-1
  403678:	b	403680 <strsignal@plt+0x2240>
  40367c:	ldr	w8, [x19, #24]
  403680:	ldr	x9, [x19, #128]
  403684:	ldr	x3, [sp, #32]
  403688:	ldur	x4, [x29, #-24]
  40368c:	sub	x10, x29, #0x8
  403690:	ldr	x9, [x9, #16]
  403694:	mov	x0, x19
  403698:	mov	w1, w26
  40369c:	mov	x2, x25
  4036a0:	mov	w5, w21
  4036a4:	mov	w6, w28
  4036a8:	mov	w7, w27
  4036ac:	stp	x10, x22, [sp, #8]
  4036b0:	str	w8, [sp]
  4036b4:	blr	x9
  4036b8:	tbnz	w0, #31, 4036f4 <strsignal@plt+0x22b4>
  4036bc:	ldrsw	x8, [x19, #48]
  4036c0:	mov	w20, w0
  4036c4:	ldr	x0, [x19, #56]
  4036c8:	add	x8, x8, #0x1
  4036cc:	lsl	x1, x8, #2
  4036d0:	str	w8, [x19, #48]
  4036d4:	bl	403070 <strsignal@plt+0x1c30>
  4036d8:	ldrsw	x9, [x19, #48]
  4036dc:	mov	x8, x0
  4036e0:	str	x8, [x19, #56]
  4036e4:	mov	x0, xzr
  4036e8:	add	x8, x8, x9, lsl #2
  4036ec:	stur	w20, [x8, #-4]
  4036f0:	b	4035f8 <strsignal@plt+0x21b8>
  4036f4:	mov	w24, wzr
  4036f8:	b	40358c <strsignal@plt+0x214c>
  4036fc:	bl	401330 <__errno_location@plt>
  403700:	ldr	w8, [x0]
  403704:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403708:	mov	w24, wzr
  40370c:	add	x9, x9, #0x4df
  403710:	b	403630 <strsignal@plt+0x21f0>
  403714:	stp	x29, x30, [sp, #-80]!
  403718:	stp	x26, x25, [sp, #16]
  40371c:	stp	x24, x23, [sp, #32]
  403720:	stp	x22, x21, [sp, #48]
  403724:	stp	x20, x19, [sp, #64]
  403728:	ldr	w9, [x0, #80]
  40372c:	ldrsw	x8, [x0, #48]
  403730:	mov	x29, sp
  403734:	cmp	w9, w8
  403738:	b.ne	403744 <strsignal@plt+0x2304>  // b.any
  40373c:	mov	w23, #0x1                   	// #1
  403740:	b	403804 <strsignal@plt+0x23c4>
  403744:	mov	x19, x0
  403748:	ldr	x0, [x0, #64]
  40374c:	mov	w22, w1
  403750:	lsl	x1, x8, #2
  403754:	mov	x20, x3
  403758:	mov	x21, x2
  40375c:	bl	403070 <strsignal@plt+0x1c30>
  403760:	ldrb	w8, [x19]
  403764:	str	x0, [x19, #64]
  403768:	tbz	w8, #0, 403780 <strsignal@plt+0x2340>
  40376c:	ldrsw	x8, [x19, #48]
  403770:	ldr	x0, [x19, #72]
  403774:	lsl	x1, x8, #5
  403778:	bl	403070 <strsignal@plt+0x1c30>
  40377c:	str	x0, [x19, #72]
  403780:	ldr	w24, [x19, #80]
  403784:	ldr	w8, [x19, #48]
  403788:	cmp	w24, w8
  40378c:	b.ge	4037fc <strsignal@plt+0x23bc>  // b.tcont
  403790:	sxtw	x24, w24
  403794:	lsl	x25, x24, #2
  403798:	lsl	x26, x24, #5
  40379c:	mov	w23, #0x1                   	// #1
  4037a0:	ldr	x8, [x19, #128]
  4037a4:	ldp	x9, x10, [x19, #56]
  4037a8:	ldr	x11, [x19, #72]
  4037ac:	mov	x0, x19
  4037b0:	ldr	x8, [x8, #32]
  4037b4:	ldr	w1, [x9, x25]
  4037b8:	add	x9, x11, x26
  4037bc:	cmp	x11, #0x0
  4037c0:	add	x2, x10, x25
  4037c4:	csel	x3, xzr, x9, eq  // eq = none
  4037c8:	mov	w4, w22
  4037cc:	mov	x5, x21
  4037d0:	mov	x6, x20
  4037d4:	blr	x8
  4037d8:	ldrsw	x8, [x19, #48]
  4037dc:	cmp	w0, #0x0
  4037e0:	add	x24, x24, #0x1
  4037e4:	csel	w23, wzr, w23, lt  // lt = tstop
  4037e8:	add	x25, x25, #0x4
  4037ec:	cmp	x24, x8
  4037f0:	add	x26, x26, #0x20
  4037f4:	b.lt	4037a0 <strsignal@plt+0x2360>  // b.tstop
  4037f8:	b	403800 <strsignal@plt+0x23c0>
  4037fc:	mov	w23, #0x1                   	// #1
  403800:	str	w24, [x19, #80]
  403804:	mov	w0, w23
  403808:	ldp	x20, x19, [sp, #64]
  40380c:	ldp	x22, x21, [sp, #48]
  403810:	ldp	x24, x23, [sp, #32]
  403814:	ldp	x26, x25, [sp, #16]
  403818:	ldp	x29, x30, [sp], #80
  40381c:	ret
  403820:	stp	x29, x30, [sp, #-32]!
  403824:	str	x19, [sp, #16]
  403828:	mov	x29, sp
  40382c:	cbz	x2, 403854 <strsignal@plt+0x2414>
  403830:	mov	x19, x2
  403834:	tbz	w1, #2, 4038e0 <strsignal@plt+0x24a0>
  403838:	ldr	x0, [x0, #16]
  40383c:	cbz	x0, 4038a4 <strsignal@plt+0x2464>
  403840:	mov	x1, x19
  403844:	ldr	x19, [sp, #16]
  403848:	mov	x2, xzr
  40384c:	ldp	x29, x30, [sp], #32
  403850:	b	402028 <strsignal@plt+0xbe8>
  403854:	ldr	x19, [x0, #16]
  403858:	cbz	x19, 40389c <strsignal@plt+0x245c>
  40385c:	mov	x0, x19
  403860:	bl	401190 <strlen@plt>
  403864:	cmp	w0, #0x6
  403868:	b.lt	403884 <strsignal@plt+0x2444>  // b.tstop
  40386c:	add	x8, x19, w0, sxtw
  403870:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403874:	sub	x0, x8, #0x6
  403878:	add	x1, x1, #0x576
  40387c:	bl	401360 <strcmp@plt>
  403880:	cbz	w0, 4038b4 <strsignal@plt+0x2474>
  403884:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403888:	add	x1, x1, #0x576
  40388c:	mov	x0, x19
  403890:	mov	x2, xzr
  403894:	bl	402028 <strsignal@plt+0xbe8>
  403898:	b	4038bc <strsignal@plt+0x247c>
  40389c:	mov	x0, xzr
  4038a0:	b	4038a8 <strsignal@plt+0x2468>
  4038a4:	mov	x0, x19
  4038a8:	ldr	x19, [sp, #16]
  4038ac:	ldp	x29, x30, [sp], #32
  4038b0:	b	404098 <strsignal@plt+0x2c58>
  4038b4:	mov	x0, x19
  4038b8:	bl	4030b4 <strsignal@plt+0x1c74>
  4038bc:	mov	w1, wzr
  4038c0:	mov	x19, x0
  4038c4:	bl	401290 <mkstemps@plt>
  4038c8:	tbnz	w0, #31, 4038d4 <strsignal@plt+0x2494>
  4038cc:	bl	401350 <close@plt>
  4038d0:	b	4038e0 <strsignal@plt+0x24a0>
  4038d4:	mov	x0, x19
  4038d8:	bl	401210 <free@plt>
  4038dc:	mov	x19, xzr
  4038e0:	mov	x0, x19
  4038e4:	ldr	x19, [sp, #16]
  4038e8:	ldp	x29, x30, [sp], #32
  4038ec:	ret
  4038f0:	mov	x7, x6
  4038f4:	mov	x6, x5
  4038f8:	mov	x5, x4
  4038fc:	mov	x4, xzr
  403900:	b	403288 <strsignal@plt+0x1e48>
  403904:	stp	x29, x30, [sp, #-48]!
  403908:	stp	x22, x21, [sp, #16]
  40390c:	stp	x20, x19, [sp, #32]
  403910:	ldr	w8, [x0, #48]
  403914:	mov	x29, sp
  403918:	cbnz	w8, 403934 <strsignal@plt+0x24f4>
  40391c:	ldr	w8, [x0, #24]
  403920:	mov	x19, x0
  403924:	cmp	w8, #0x0
  403928:	b.gt	403934 <strsignal@plt+0x24f4>
  40392c:	ldr	x8, [x19, #32]
  403930:	cbz	x8, 403958 <strsignal@plt+0x2518>
  403934:	bl	401330 <__errno_location@plt>
  403938:	mov	x8, x0
  40393c:	mov	w9, #0x16                  	// #22
  403940:	mov	x0, xzr
  403944:	str	w9, [x8]
  403948:	ldp	x20, x19, [sp, #32]
  40394c:	ldp	x22, x21, [sp, #16]
  403950:	ldp	x29, x30, [sp], #48
  403954:	ret
  403958:	mov	x0, x19
  40395c:	mov	x20, x2
  403960:	mov	w21, w1
  403964:	bl	403820 <strsignal@plt+0x23e0>
  403968:	cbz	x0, 403948 <strsignal@plt+0x2508>
  40396c:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403970:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403974:	add	x8, x8, #0x570
  403978:	add	x9, x9, #0x418
  40397c:	tst	w21, #0x20
  403980:	csel	x1, x9, x8, eq  // eq = none
  403984:	mov	x22, x0
  403988:	bl	401340 <fopen@plt>
  40398c:	cbz	x0, 4039a8 <strsignal@plt+0x2568>
  403990:	cmp	x22, x20
  403994:	cset	w8, ne  // ne = any
  403998:	str	x0, [x19, #88]
  40399c:	str	x22, [x19, #32]
  4039a0:	str	w8, [x19, #40]
  4039a4:	b	403948 <strsignal@plt+0x2508>
  4039a8:	mov	x0, x22
  4039ac:	bl	401210 <free@plt>
  4039b0:	mov	x0, xzr
  4039b4:	b	403948 <strsignal@plt+0x2508>
  4039b8:	stp	x29, x30, [sp, #-48]!
  4039bc:	stp	x20, x19, [sp, #32]
  4039c0:	ldr	w8, [x0, #48]
  4039c4:	str	x21, [sp, #16]
  4039c8:	mov	x29, sp
  4039cc:	cmp	w8, #0x0
  4039d0:	b.gt	4039f4 <strsignal@plt+0x25b4>
  4039d4:	ldrb	w8, [x0]
  4039d8:	mov	x19, x0
  4039dc:	tbz	w8, #1, 4039f4 <strsignal@plt+0x25b4>
  4039e0:	ldr	w8, [x19, #24]
  4039e4:	cmp	w8, #0x0
  4039e8:	b.gt	4039f4 <strsignal@plt+0x25b4>
  4039ec:	ldr	x8, [x19, #32]
  4039f0:	cbz	x8, 403a18 <strsignal@plt+0x25d8>
  4039f4:	bl	401330 <__errno_location@plt>
  4039f8:	mov	x8, x0
  4039fc:	mov	x0, xzr
  403a00:	mov	w9, #0x16                  	// #22
  403a04:	str	w9, [x8]
  403a08:	ldp	x20, x19, [sp, #32]
  403a0c:	ldr	x21, [sp, #16]
  403a10:	ldp	x29, x30, [sp], #48
  403a14:	ret
  403a18:	ldr	x8, [x19, #128]
  403a1c:	cmp	w1, #0x0
  403a20:	cset	w20, ne  // ne = any
  403a24:	add	x1, x29, #0x18
  403a28:	ldr	x8, [x8, #40]
  403a2c:	mov	x0, x19
  403a30:	mov	w2, w20
  403a34:	blr	x8
  403a38:	tbnz	w0, #31, 403a64 <strsignal@plt+0x2624>
  403a3c:	ldr	x8, [x19, #128]
  403a40:	ldr	w1, [x29, #28]
  403a44:	mov	x0, x19
  403a48:	mov	w2, w20
  403a4c:	ldr	x8, [x8, #56]
  403a50:	blr	x8
  403a54:	cbz	x0, 403a6c <strsignal@plt+0x262c>
  403a58:	ldr	w8, [x29, #24]
  403a5c:	str	w8, [x19, #24]
  403a60:	b	403a08 <strsignal@plt+0x25c8>
  403a64:	mov	x0, xzr
  403a68:	b	403a08 <strsignal@plt+0x25c8>
  403a6c:	bl	401330 <__errno_location@plt>
  403a70:	ldr	x8, [x19, #128]
  403a74:	ldr	w1, [x29, #24]
  403a78:	ldr	w21, [x0]
  403a7c:	mov	x20, x0
  403a80:	ldr	x8, [x8, #24]
  403a84:	mov	x0, x19
  403a88:	blr	x8
  403a8c:	ldr	x8, [x19, #128]
  403a90:	ldr	w1, [x29, #28]
  403a94:	mov	x0, x19
  403a98:	ldr	x8, [x8, #24]
  403a9c:	blr	x8
  403aa0:	mov	x0, xzr
  403aa4:	str	w21, [x20]
  403aa8:	b	403a08 <strsignal@plt+0x25c8>
  403aac:	sub	sp, sp, #0x30
  403ab0:	stp	x29, x30, [sp, #16]
  403ab4:	stp	x20, x19, [sp, #32]
  403ab8:	ldr	x8, [x0, #32]
  403abc:	mov	x19, x0
  403ac0:	mov	w20, w1
  403ac4:	add	x29, sp, #0x10
  403ac8:	cbz	x8, 403b28 <strsignal@plt+0x26e8>
  403acc:	add	x2, sp, #0x8
  403ad0:	add	x3, sp, #0x4
  403ad4:	mov	x0, x19
  403ad8:	mov	w1, wzr
  403adc:	bl	403714 <strsignal@plt+0x22d4>
  403ae0:	cbz	w0, 403b58 <strsignal@plt+0x2718>
  403ae4:	ldr	x0, [x19, #32]
  403ae8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403aec:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403af0:	add	x8, x8, #0x573
  403af4:	add	x9, x9, #0x24e
  403af8:	cmp	w20, #0x0
  403afc:	csel	x1, x9, x8, eq  // eq = none
  403b00:	bl	401340 <fopen@plt>
  403b04:	ldr	w8, [x19, #40]
  403b08:	str	x0, [x19, #96]
  403b0c:	cbz	w8, 403b20 <strsignal@plt+0x26e0>
  403b10:	ldr	x0, [x19, #32]
  403b14:	bl	401210 <free@plt>
  403b18:	ldr	x0, [x19, #96]
  403b1c:	str	wzr, [x19, #40]
  403b20:	str	xzr, [x19, #32]
  403b24:	b	403b74 <strsignal@plt+0x2734>
  403b28:	ldr	w1, [x19, #24]
  403b2c:	cmp	w1, #0x1
  403b30:	b.lt	403b70 <strsignal@plt+0x2730>  // b.tstop
  403b34:	ldr	x8, [x19, #128]
  403b38:	mov	x0, x19
  403b3c:	mov	w2, w20
  403b40:	ldr	x8, [x8, #48]
  403b44:	blr	x8
  403b48:	mov	w8, #0xffffffff            	// #-1
  403b4c:	str	x0, [x19, #96]
  403b50:	str	w8, [x19, #24]
  403b54:	b	403b74 <strsignal@plt+0x2734>
  403b58:	ldr	w19, [sp, #4]
  403b5c:	bl	401330 <__errno_location@plt>
  403b60:	mov	x8, x0
  403b64:	mov	x0, xzr
  403b68:	str	w19, [x8]
  403b6c:	b	403b74 <strsignal@plt+0x2734>
  403b70:	mov	x0, xzr
  403b74:	ldp	x20, x19, [sp, #32]
  403b78:	ldp	x29, x30, [sp, #16]
  403b7c:	add	sp, sp, #0x30
  403b80:	ret
  403b84:	stp	x29, x30, [sp, #-32]!
  403b88:	ldr	w8, [x0, #44]
  403b8c:	str	x19, [sp, #16]
  403b90:	mov	x29, sp
  403b94:	cmp	w8, #0x1
  403b98:	b.lt	403bc4 <strsignal@plt+0x2784>  // b.tstop
  403b9c:	ldr	x9, [x0, #128]
  403ba0:	mov	w2, w1
  403ba4:	mov	w1, w8
  403ba8:	mov	x19, x0
  403bac:	ldr	x9, [x9, #48]
  403bb0:	blr	x9
  403bb4:	mov	w8, #0xffffffff            	// #-1
  403bb8:	str	x0, [x19, #104]
  403bbc:	str	w8, [x19, #44]
  403bc0:	b	403bc8 <strsignal@plt+0x2788>
  403bc4:	mov	x0, xzr
  403bc8:	ldr	x19, [sp, #16]
  403bcc:	ldp	x29, x30, [sp], #32
  403bd0:	ret
  403bd4:	sub	sp, sp, #0x40
  403bd8:	stp	x29, x30, [sp, #16]
  403bdc:	stp	x20, x19, [sp, #48]
  403be0:	ldr	x8, [x0, #64]
  403be4:	str	x21, [sp, #32]
  403be8:	mov	x19, x2
  403bec:	mov	x20, x0
  403bf0:	mov	w21, w1
  403bf4:	add	x29, sp, #0x10
  403bf8:	cbnz	x8, 403c14 <strsignal@plt+0x27d4>
  403bfc:	add	x2, x29, #0x18
  403c00:	sub	x3, x29, #0x4
  403c04:	mov	x0, x20
  403c08:	mov	w1, wzr
  403c0c:	bl	403714 <strsignal@plt+0x22d4>
  403c10:	cbz	w0, 403c4c <strsignal@plt+0x280c>
  403c14:	ldrsw	x8, [x20, #48]
  403c18:	cmp	w8, w21
  403c1c:	b.ge	403c38 <strsignal@plt+0x27f8>  // b.tcont
  403c20:	add	x0, x19, x8, lsl #2
  403c24:	sub	w8, w21, w8
  403c28:	sbfiz	x2, x8, #2, #32
  403c2c:	mov	w1, wzr
  403c30:	bl	401220 <memset@plt>
  403c34:	ldr	w21, [x20, #48]
  403c38:	ldr	x1, [x20, #64]
  403c3c:	sbfiz	x2, x21, #2, #32
  403c40:	mov	x0, x19
  403c44:	bl	401130 <memcpy@plt>
  403c48:	mov	w0, #0x1                   	// #1
  403c4c:	ldp	x20, x19, [sp, #48]
  403c50:	ldr	x21, [sp, #32]
  403c54:	ldp	x29, x30, [sp, #16]
  403c58:	add	sp, sp, #0x40
  403c5c:	ret
  403c60:	sub	sp, sp, #0x40
  403c64:	stp	x29, x30, [sp, #16]
  403c68:	stp	x20, x19, [sp, #48]
  403c6c:	ldr	x8, [x0, #64]
  403c70:	str	x21, [sp, #32]
  403c74:	mov	x19, x2
  403c78:	mov	x21, x0
  403c7c:	mov	w20, w1
  403c80:	add	x29, sp, #0x10
  403c84:	cbnz	x8, 403ca0 <strsignal@plt+0x2860>
  403c88:	add	x2, x29, #0x18
  403c8c:	sub	x3, x29, #0x4
  403c90:	mov	x0, x21
  403c94:	mov	w1, wzr
  403c98:	bl	403714 <strsignal@plt+0x22d4>
  403c9c:	cbz	w0, 403ce8 <strsignal@plt+0x28a8>
  403ca0:	ldr	x1, [x21, #72]
  403ca4:	cbz	x1, 403ce4 <strsignal@plt+0x28a4>
  403ca8:	ldrsw	x8, [x21, #48]
  403cac:	cmp	w8, w20
  403cb0:	b.ge	403cd0 <strsignal@plt+0x2890>  // b.tcont
  403cb4:	add	x0, x19, x8, lsl #5
  403cb8:	sub	w8, w20, w8
  403cbc:	sbfiz	x2, x8, #5, #32
  403cc0:	mov	w1, wzr
  403cc4:	bl	401220 <memset@plt>
  403cc8:	ldr	w20, [x21, #48]
  403ccc:	ldr	x1, [x21, #72]
  403cd0:	sbfiz	x2, x20, #5, #32
  403cd4:	mov	x0, x19
  403cd8:	bl	401130 <memcpy@plt>
  403cdc:	mov	w0, #0x1                   	// #1
  403ce0:	b	403ce8 <strsignal@plt+0x28a8>
  403ce4:	mov	w0, wzr
  403ce8:	ldp	x20, x19, [sp, #48]
  403cec:	ldr	x21, [sp, #32]
  403cf0:	ldp	x29, x30, [sp, #16]
  403cf4:	add	sp, sp, #0x40
  403cf8:	ret
  403cfc:	sub	sp, sp, #0x30
  403d00:	stp	x29, x30, [sp, #16]
  403d04:	stp	x20, x19, [sp, #32]
  403d08:	ldr	w1, [x0, #24]
  403d0c:	mov	x19, x0
  403d10:	add	x29, sp, #0x10
  403d14:	cmp	w1, #0x1
  403d18:	b.lt	403d2c <strsignal@plt+0x28ec>  // b.tstop
  403d1c:	ldr	x8, [x19, #128]
  403d20:	mov	x0, x19
  403d24:	ldr	x8, [x8, #24]
  403d28:	blr	x8
  403d2c:	ldr	w1, [x19, #44]
  403d30:	cmp	w1, #0x1
  403d34:	b.lt	403d48 <strsignal@plt+0x2908>  // b.tstop
  403d38:	ldr	x8, [x19, #128]
  403d3c:	mov	x0, x19
  403d40:	ldr	x8, [x8, #24]
  403d44:	blr	x8
  403d48:	ldr	x0, [x19, #96]
  403d4c:	cbz	x0, 403d54 <strsignal@plt+0x2914>
  403d50:	bl	4011d0 <fclose@plt>
  403d54:	ldr	x0, [x19, #104]
  403d58:	cbz	x0, 403d60 <strsignal@plt+0x2920>
  403d5c:	bl	4011d0 <fclose@plt>
  403d60:	ldr	x8, [x19, #64]
  403d64:	cbnz	x8, 403d88 <strsignal@plt+0x2948>
  403d68:	ldr	w8, [x19]
  403d6c:	add	x2, sp, #0x8
  403d70:	add	x3, sp, #0x4
  403d74:	mov	w1, #0x1                   	// #1
  403d78:	and	w8, w8, #0xfffffffe
  403d7c:	mov	x0, x19
  403d80:	str	w8, [x19]
  403d84:	bl	403714 <strsignal@plt+0x22d4>
  403d88:	ldr	w8, [x19, #40]
  403d8c:	cbz	w8, 403d98 <strsignal@plt+0x2958>
  403d90:	ldr	x0, [x19, #32]
  403d94:	bl	401210 <free@plt>
  403d98:	ldr	x0, [x19, #56]
  403d9c:	bl	401210 <free@plt>
  403da0:	ldr	x0, [x19, #64]
  403da4:	bl	401210 <free@plt>
  403da8:	ldr	x0, [x19, #72]
  403dac:	bl	401210 <free@plt>
  403db0:	ldr	w8, [x19, #112]
  403db4:	cmp	w8, #0x1
  403db8:	b.lt	403df0 <strsignal@plt+0x29b0>  // b.tstop
  403dbc:	ldr	x0, [x19, #120]
  403dc0:	mov	x20, xzr
  403dc4:	ldr	x0, [x0, x20, lsl #3]
  403dc8:	bl	4012c0 <remove@plt>
  403dcc:	ldr	x8, [x19, #120]
  403dd0:	ldr	x0, [x8, x20, lsl #3]
  403dd4:	bl	401210 <free@plt>
  403dd8:	ldrsw	x8, [x19, #112]
  403ddc:	ldr	x0, [x19, #120]
  403de0:	add	x20, x20, #0x1
  403de4:	cmp	x20, x8
  403de8:	b.lt	403dc4 <strsignal@plt+0x2984>  // b.tstop
  403dec:	bl	401210 <free@plt>
  403df0:	ldr	x8, [x19, #128]
  403df4:	ldr	x8, [x8, #64]
  403df8:	cbz	x8, 403e04 <strsignal@plt+0x29c4>
  403dfc:	mov	x0, x19
  403e00:	blr	x8
  403e04:	mov	x0, x19
  403e08:	bl	401210 <free@plt>
  403e0c:	ldp	x20, x19, [sp, #32]
  403e10:	ldp	x29, x30, [sp, #16]
  403e14:	add	sp, sp, #0x30
  403e18:	ret
  403e1c:	stp	x29, x30, [sp, #-32]!
  403e20:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  403e24:	ldr	x8, [x8, #576]
  403e28:	str	x19, [sp, #16]
  403e2c:	mov	w19, w0
  403e30:	mov	x29, sp
  403e34:	cbz	x8, 403e3c <strsignal@plt+0x29fc>
  403e38:	blr	x8
  403e3c:	mov	w0, w19
  403e40:	bl	4013d0 <exit@plt>
  403e44:	stp	x29, x30, [sp, #-48]!
  403e48:	str	x21, [sp, #16]
  403e4c:	adrp	x21, 415000 <strsignal@plt+0x13bc0>
  403e50:	ldr	x0, [x21, #560]
  403e54:	stp	x20, x19, [sp, #32]
  403e58:	mov	x29, sp
  403e5c:	cbnz	x0, 403f64 <strsignal@plt+0x2b24>
  403e60:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  403e64:	add	x0, x0, #0x97e
  403e68:	bl	4013c0 <getenv@plt>
  403e6c:	cbz	x0, 403e80 <strsignal@plt+0x2a40>
  403e70:	mov	w1, #0x7                   	// #7
  403e74:	mov	x19, x0
  403e78:	bl	401260 <access@plt>
  403e7c:	cbz	w0, 403f24 <strsignal@plt+0x2ae4>
  403e80:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  403e84:	add	x0, x0, #0x985
  403e88:	bl	4013c0 <getenv@plt>
  403e8c:	cbz	x0, 403ea0 <strsignal@plt+0x2a60>
  403e90:	mov	w1, #0x7                   	// #7
  403e94:	mov	x19, x0
  403e98:	bl	401260 <access@plt>
  403e9c:	cbz	w0, 403f24 <strsignal@plt+0x2ae4>
  403ea0:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  403ea4:	add	x0, x0, #0x989
  403ea8:	bl	4013c0 <getenv@plt>
  403eac:	cbz	x0, 403ec0 <strsignal@plt+0x2a80>
  403eb0:	mov	w1, #0x7                   	// #7
  403eb4:	mov	x19, x0
  403eb8:	bl	401260 <access@plt>
  403ebc:	cbz	w0, 403f24 <strsignal@plt+0x2ae4>
  403ec0:	adrp	x19, 404000 <strsignal@plt+0x2bc0>
  403ec4:	add	x19, x19, #0x9b9
  403ec8:	mov	w1, #0x7                   	// #7
  403ecc:	mov	x0, x19
  403ed0:	bl	401260 <access@plt>
  403ed4:	cbz	w0, 403f24 <strsignal@plt+0x2ae4>
  403ed8:	adrp	x20, 404000 <strsignal@plt+0x2bc0>
  403edc:	add	x20, x20, #0x9be
  403ee0:	mov	w1, #0x7                   	// #7
  403ee4:	mov	x0, x20
  403ee8:	bl	401260 <access@plt>
  403eec:	cbz	w0, 403f20 <strsignal@plt+0x2ae0>
  403ef0:	adrp	x20, 404000 <strsignal@plt+0x2bc0>
  403ef4:	add	x20, x20, #0x9c7
  403ef8:	mov	w1, #0x7                   	// #7
  403efc:	mov	x0, x20
  403f00:	bl	401260 <access@plt>
  403f04:	cbz	w0, 403f20 <strsignal@plt+0x2ae0>
  403f08:	mov	w1, #0x7                   	// #7
  403f0c:	mov	x0, x19
  403f10:	bl	401260 <access@plt>
  403f14:	cmp	w0, #0x0
  403f18:	csel	x19, x19, xzr, eq  // eq = none
  403f1c:	b	403f24 <strsignal@plt+0x2ae4>
  403f20:	mov	x19, x20
  403f24:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403f28:	add	x8, x8, #0x52c
  403f2c:	cmp	x19, #0x0
  403f30:	csel	x19, x8, x19, eq  // eq = none
  403f34:	mov	x0, x19
  403f38:	bl	401190 <strlen@plt>
  403f3c:	mov	x20, x0
  403f40:	add	w0, w20, #0x2
  403f44:	bl	402fec <strsignal@plt+0x1bac>
  403f48:	mov	x1, x19
  403f4c:	bl	4012a0 <strcpy@plt>
  403f50:	mov	w8, #0x2f                  	// #47
  403f54:	add	w9, w20, #0x1
  403f58:	strb	w8, [x0, w20, uxtw]
  403f5c:	strb	wzr, [x0, w9, uxtw]
  403f60:	str	x0, [x21, #560]
  403f64:	ldp	x20, x19, [sp, #32]
  403f68:	ldr	x21, [sp, #16]
  403f6c:	ldp	x29, x30, [sp], #48
  403f70:	ret
  403f74:	stp	x29, x30, [sp, #-80]!
  403f78:	str	x25, [sp, #16]
  403f7c:	stp	x24, x23, [sp, #32]
  403f80:	stp	x22, x21, [sp, #48]
  403f84:	stp	x20, x19, [sp, #64]
  403f88:	mov	x29, sp
  403f8c:	mov	x20, x1
  403f90:	mov	x21, x0
  403f94:	bl	403e44 <strsignal@plt+0x2a04>
  403f98:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403f9c:	add	x8, x8, #0x98e
  403fa0:	cmp	x21, #0x0
  403fa4:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403fa8:	add	x9, x9, #0x365
  403fac:	csel	x21, x8, x21, eq  // eq = none
  403fb0:	cmp	x20, #0x0
  403fb4:	mov	x19, x0
  403fb8:	csel	x22, x9, x20, eq  // eq = none
  403fbc:	bl	401190 <strlen@plt>
  403fc0:	mov	x23, x0
  403fc4:	mov	x0, x21
  403fc8:	bl	401190 <strlen@plt>
  403fcc:	mov	x24, x0
  403fd0:	mov	x0, x22
  403fd4:	bl	401190 <strlen@plt>
  403fd8:	sxtw	x8, w23
  403fdc:	mov	x25, x0
  403fe0:	add	x8, x8, w24, sxtw
  403fe4:	add	x8, x8, w25, sxtw
  403fe8:	add	x0, x8, #0x7
  403fec:	bl	402fec <strsignal@plt+0x1bac>
  403ff0:	mov	x1, x19
  403ff4:	mov	x20, x0
  403ff8:	bl	4012a0 <strcpy@plt>
  403ffc:	add	x0, x20, w23, sxtw
  404000:	mov	x1, x21
  404004:	bl	4012a0 <strcpy@plt>
  404008:	add	x8, x0, w24, sxtw
  40400c:	mov	w9, #0x5858                	// #22616
  404010:	mov	w10, #0x5858                	// #22616
  404014:	movk	w9, #0x58, lsl #16
  404018:	movk	w10, #0x5858, lsl #16
  40401c:	add	x0, x8, #0x6
  404020:	mov	x1, x22
  404024:	stur	w9, [x8, #3]
  404028:	str	w10, [x8]
  40402c:	bl	4012a0 <strcpy@plt>
  404030:	mov	x0, x20
  404034:	mov	w1, w25
  404038:	bl	401290 <mkstemps@plt>
  40403c:	cmn	w0, #0x1
  404040:	b.eq	404068 <strsignal@plt+0x2c28>  // b.none
  404044:	bl	401350 <close@plt>
  404048:	cbnz	w0, 404094 <strsignal@plt+0x2c54>
  40404c:	mov	x0, x20
  404050:	ldp	x20, x19, [sp, #64]
  404054:	ldp	x22, x21, [sp, #48]
  404058:	ldp	x24, x23, [sp, #32]
  40405c:	ldr	x25, [sp, #16]
  404060:	ldp	x29, x30, [sp], #80
  404064:	ret
  404068:	adrp	x8, 415000 <strsignal@plt+0x13bc0>
  40406c:	ldr	x20, [x8, #432]
  404070:	bl	401330 <__errno_location@plt>
  404074:	ldr	w0, [x0]
  404078:	bl	401280 <strerror@plt>
  40407c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  404080:	mov	x3, x0
  404084:	add	x1, x1, #0x991
  404088:	mov	x0, x20
  40408c:	mov	x2, x19
  404090:	bl	4011a0 <fprintf@plt>
  404094:	bl	4013b0 <abort@plt>
  404098:	mov	x1, x0
  40409c:	mov	x0, xzr
  4040a0:	b	403f74 <strsignal@plt+0x2b34>
  4040a4:	nop
  4040a8:	stp	x29, x30, [sp, #-64]!
  4040ac:	mov	x29, sp
  4040b0:	stp	x19, x20, [sp, #16]
  4040b4:	adrp	x20, 414000 <strsignal@plt+0x12bc0>
  4040b8:	add	x20, x20, #0xdc0
  4040bc:	stp	x21, x22, [sp, #32]
  4040c0:	adrp	x21, 414000 <strsignal@plt+0x12bc0>
  4040c4:	add	x21, x21, #0xdb8
  4040c8:	sub	x20, x20, x21
  4040cc:	mov	w22, w0
  4040d0:	stp	x23, x24, [sp, #48]
  4040d4:	mov	x23, x1
  4040d8:	mov	x24, x2
  4040dc:	bl	4010f8 <memcpy@plt-0x38>
  4040e0:	cmp	xzr, x20, asr #3
  4040e4:	b.eq	404110 <strsignal@plt+0x2cd0>  // b.none
  4040e8:	asr	x20, x20, #3
  4040ec:	mov	x19, #0x0                   	// #0
  4040f0:	ldr	x3, [x21, x19, lsl #3]
  4040f4:	mov	x2, x24
  4040f8:	add	x19, x19, #0x1
  4040fc:	mov	x1, x23
  404100:	mov	w0, w22
  404104:	blr	x3
  404108:	cmp	x20, x19
  40410c:	b.ne	4040f0 <strsignal@plt+0x2cb0>  // b.any
  404110:	ldp	x19, x20, [sp, #16]
  404114:	ldp	x21, x22, [sp, #32]
  404118:	ldp	x23, x24, [sp, #48]
  40411c:	ldp	x29, x30, [sp], #64
  404120:	ret
  404124:	nop
  404128:	ret
  40412c:	nop
  404130:	mov	x2, x1
  404134:	mov	x1, x0
  404138:	mov	w0, #0x0                   	// #0
  40413c:	b	401370 <__xstat@plt>

Disassembly of section .fini:

0000000000404140 <.fini>:
  404140:	stp	x29, x30, [sp, #-16]!
  404144:	mov	x29, sp
  404148:	ldp	x29, x30, [sp], #16
  40414c:	ret
