<module name="CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRLMMR_PID" acronym="CTRLMMR_PID" offset="0x0" width="32" description="Peripheral release details.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x61800212" description="TI internal data." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MMR_CFG1" acronym="CTRLMMR_MMR_CFG1" offset="0x8" width="32" description="Indicates the MMR configuration.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PARTITIONS" width="8" begin="7" end="0" resetval="0x9F" description="Indicates present partitions" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MAIN_DEVSTAT" acronym="CTRLMMR_MAIN_DEVSTAT" offset="0x30" width="32" description="Indicates SoC bootstrap selection. The default value of this register is determined by the SoC bootstrap pins when the por_boot_cfg_srst_n input is de-asserted. Note that this register will not be valid when returning from Deepsleep powerdown modes as the bootstrap pins are not relatched in this scenario.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="19" begin="18" end="0" resetval="0xX" description="Specifies the device Primary and Backup boot media.For more information, see" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_BOOTCFG" acronym="CTRLMMR_MAIN_BOOTCFG" offset="0x34" width="32" description="Indicates SoC bootstrap selection latched at power-on reset by PORz. The default value of this register is determined by the SoC bootstrap pins when the MMR por_boot_cfg_srst_n input is de-asserted and will remain until the SOC bootstrap pins are re-latched on a subsequent MMR por_boot_cfg_srst_n rising edge. Note that this register will not be valid when returning from Deepsleep powerdown modes as the bootstrap pins are not relatched in this scenario.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="19" begin="18" end="0" resetval="0xX" description="Specifies the device Primary and Backup boot media as latched at PORz" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_ICSSG0_DISABLE_STAT" acronym="CTRLMMR_ICSSG0_DISABLE_STAT" offset="0x50" width="32" description="Indicates disabled ICSSG0 features.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_STAT" width="8" begin="7" end="0" resetval="0xX" description="ICSSG0 feature disable status" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_ICSSG1_DISABLE_STAT" acronym="CTRLMMR_ICSSG1_DISABLE_STAT" offset="0x54" width="32" description="Indicates disabled ICSSG1 features.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_STAT" width="8" begin="7" end="0" resetval="0xX" description="ICSSG1 feature disable status" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_ICSSG2_DISABLE_STAT" acronym="CTRLMMR_ICSSG2_DISABLE_STAT" offset="0x58" width="32" description="Indicates disabled ICSSG2 features.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_STAT" width="8" begin="7" end="0" resetval="0xX" description="ICSSG2 feature disable status" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_IPC_SET8" acronym="CTRLMMR_IPC_SET8" offset="0x120" width="32" description="Generate interprocessor communication interrupt to A5x core0.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET9" acronym="CTRLMMR_IPC_SET9" offset="0x124" width="32" description="Generate interprocessor communication interrupt to A5x core1.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET10" acronym="CTRLMMR_IPC_SET10" offset="0x128" width="32" description="Generate interprocessor communication interrupt to A5x core2.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET11" acronym="CTRLMMR_IPC_SET11" offset="0x12C" width="32" description="Generate interprocessor communication interrupt to A5x core3.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET20" acronym="CTRLMMR_IPC_SET20" offset="0x150" width="32" description="Generate interprocessor communication interrupt to ICSSG0 PRU0.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET21" acronym="CTRLMMR_IPC_SET21" offset="0x154" width="32" description="Generate interprocessor communication interrupt to ICSSG0 PRU1.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET22" acronym="CTRLMMR_IPC_SET22" offset="0x158" width="32" description="Generate interprocessor communication interrupt to ICSSG1 PRU0.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET23" acronym="CTRLMMR_IPC_SET23" offset="0x15C" width="32" description="Generate interprocessor communication interrupt to ICSSG1 PRU1.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET24" acronym="CTRLMMR_IPC_SET24" offset="0x160" width="32" description="Generate interprocessor communication interrupt to ICSSG2 PRU0.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET25" acronym="CTRLMMR_IPC_SET25" offset="0x164" width="32" description="Generate interprocessor communication interrupt to ICSSG2 PRU1.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_CLR8" acronym="CTRLMMR_IPC_CLR8" offset="0x1A0" width="32" description="Acknowledge interprocessor communication interrupt to A5x core0.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR9" acronym="CTRLMMR_IPC_CLR9" offset="0x1A4" width="32" description="Acknowledge interprocessor communication interrupt to A5x core1.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR10" acronym="CTRLMMR_IPC_CLR10" offset="0x1A8" width="32" description="Acknowledge interprocessor communication interrupt to A5x core2.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR11" acronym="CTRLMMR_IPC_CLR11" offset="0x1AC" width="32" description="Acknowledge interprocessor communication interrupt to A5x core3.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR20" acronym="CTRLMMR_IPC_CLR20" offset="0x1D0" width="32" description="Acknowledge interprocessor communication interrupt to ICSSG0 PRU0.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR21" acronym="CTRLMMR_IPC_CLR21" offset="0x1D4" width="32" description="Acknowledge interprocessor communication interrupt to ICSSG0 PRU1.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR22" acronym="CTRLMMR_IPC_CLR22" offset="0x1D8" width="32" description="Acknowledge interprocessor communication interrupt to ICSSG1 PRU0.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR23" acronym="CTRLMMR_IPC_CLR23" offset="0x1DC" width="32" description="Acknowledge interprocessor communication interrupt to ICSSG1 PRU1.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR24" acronym="CTRLMMR_IPC_CLR24" offset="0x1E0" width="32" description="Acknowledge interprocessor communication interrupt to ICSSG2 PRU0.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR25" acronym="CTRLMMR_IPC_CLR25" offset="0x1E4" width="32" description="Acknowledge interprocessor communication interrupt to ICSSG2 PRU1.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_PCI_DEVICE_ID" acronym="CTRLMMR_PCI_DEVICE_ID" offset="0x210" width="32" description="PCIe device ID and vendor ID register.">
    <bitfield id="DEVICE_ID" width="16" begin="31" end="16" resetval="0xB00C" description="Device ID" range="" rwaccess="R"/>
    <bitfield id="VENDOR_ID" width="16" begin="15" end="0" resetval="0x104C" description="TI Vendor ID" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK0_KICK0" acronym="CTRLMMR_LOCK0_KICK0" offset="0x1008" width="32" description="Lower 32-bits of Partition0 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_LOCK0_KICK1 with its key value before write-protected Partition 0 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK0_KICK1" acronym="CTRLMMR_LOCK0_KICK1" offset="0x100C" width="32" description="Upper 32-bits of Partition 0 write lock key. This register must be written with the designated key value after a write to CTRLMMR_LOCK0_KICK0 with its key value before write-protected Partition 0 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_INTR_RAW_STAT" acronym="CTRLMMR_INTR_RAW_STAT" offset="0x1010" width="32" description="Shows the interrupt status (before enabling) and allows setting of the interrupt status (for test).">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Lock violation occurred (attempt to write a write-locked register with partition locked)" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Address violation occurred (attempt to read or write an invalid register address)" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation occurred (attempt to read or write a register with insufficient security or privilege access rights)" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_INTR_STAT_CLR" acronym="CTRLMMR_INTR_STAT_CLR" offset="0x1014" width="32" description="Shows the enabled interrupt status and allows the interrupt to be cleared.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TC"/>
    <bitfield id="EN_LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enabled lock interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Enabled address interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enabled protection interrupt event status" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_INTR_EN_SET" acronym="CTRLMMR_INTR_EN_SET" offset="0x1018" width="32" description="Allows interrupt enables to be set.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR_EN_SET" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR_EN_SET" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR_EN_SET" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt enable" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_INTR_EN_CLR" acronym="CTRLMMR_INTR_EN_CLR" offset="0x101C" width="32" description="Allows interrupt enables to be cleared.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TC"/>
    <bitfield id="LOCK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt disable" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_FAULT_ADDR" acronym="CTRLMMR_FAULT_ADDR" offset="0x1024" width="32" description="Indicates the address of the first transfer that caused a fault to occur.">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address of the faulted access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FAULT_TYPE" acronym="CTRLMMR_FAULT_TYPE" offset="0x1028" width="32" description="Indicates the access type of the first transfer that caused a fault to occur.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TYPE" width="6" begin="5" end="0" resetval="0x0" description="Type of access which faulted 0h - No fault 1h - User execute access 2h - User write access 4h - User read access 8h - Supervisor execute access 10h - Supervisor write access 20h - Supervisor read access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FAULT_ATTR" acronym="CTRLMMR_FAULT_ATTR" offset="0x102C" width="32" description="Indicates the attributes of the first transfer that caused a fault to occur.">
    <bitfield id="XID" width="12" begin="31" end="20" resetval="0x0" description="Transaction ID" range="" rwaccess="R"/>
    <bitfield id="ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FAULT_CLR" acronym="CTRLMMR_FAULT_CLR" offset="0x1030" width="32" description="Allows software to clear the current fault Clearing the current fault allows the CTRLMMR_FAULT_ADDR, CTRLMMR_FAULT_TYPE, and CTRLMMR_FAULT_ATTR registers to latch the attributes of the next fault that occurs. This does not affect the fault interrupt event itself. The interrupt must be cleared using the appropriate INTR_STATUS_CLR register bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_USB0_CTRL" acronym="CTRLMMR_USB0_CTRL" offset="0x4000" width="32" description="Controls USB0 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OTG_PWRDN" width="1" begin="8" end="8" resetval="0x1" description="Power down USB_VBUS_IDD0 module 0: powered up 1: powered down" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VBUS_DET_EN" width="1" begin="5" end="5" resetval="0x1" description="Global enable VBUS and ID detection for USB0 0: disabled 1: enabled" range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_DET_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable VBUSVALID detection for USB0 0: disabled 1: enabled (needs VBUS_DET_EN = 1)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_USB0_EBC_CFG" acronym="CTRLMMR_USB0_EBC_CFG" offset="0x4004" width="32" description="Configures the operation of the USB0 external buffer controls.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EP15_SEL" width="2" begin="9" end="8" resetval="0x0" description="Endpoint 15 EBC control select 0h - Driven high 1h - Driven by MCU TBR DMA event 2h - Driven by MAIN TBR DMA event 3h - Driven by ComputeCluster TBR DMA event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EP14_SEL" width="2" begin="1" end="0" resetval="0x0" description="Endpoint 14 EBC control select 0h - Driven high 1h - Driven by MCU TBR DMA event 2h - Driven by MAIN TBR DMA event 3h - Driven by ComputeCluster TBR DMA event" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USB1_CTRL" acronym="CTRLMMR_USB1_CTRL" offset="0x4020" width="32" description="Controls USB1 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OTG_PWRDN" width="1" begin="8" end="8" resetval="0x1" description="Power down USB_VBUS_IDD1 module 0: powered up 1: powered down" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VBUS_DET_EN" width="1" begin="5" end="5" resetval="0x1" description="Global enable VBUS and ID detection for USB1 0: disabled 1: enabled" range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_DET_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable VBUSVALID detection for USB1 0: disabled 1: enabled (needs VBUS_DET_EN = 1)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_USB1_EBC_CFG" acronym="CTRLMMR_USB1_EBC_CFG" offset="0x4024" width="32" description="Configures the operation of the USB1 external buffer controls.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EP15_SEL" width="2" begin="9" end="8" resetval="0x0" description="Endpoint 15 EBC control select 0h - Driven high 1h - Driven by MCU TBR DMA event 2h - Driven by MAIN TBR DMA event 3h - Driven by ComputeCluster TBR DMA event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EP14_SEL" width="2" begin="1" end="0" resetval="0x0" description="Endpoint 14 EBC control select 0h - Driven high 1h - Driven by MCU TBR DMA event 2h - Driven by MAIN TBR DMA event 3h - Driven by ComputeCluster TBR DMA event" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE0_CTRL" acronym="CTRLMMR_PCIE0_CTRL" offset="0x4060" width="32" description="Controls PCIe0 operation.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEVICE_TYPE" width="2" begin="1" end="0" resetval="0x2" description="Configures the PCIe interface operating mode 0h - Endpoint 1h - Legacy Endpoint 2h - Root Complex" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE1_CTRL" acronym="CTRLMMR_PCIE1_CTRL" offset="0x4070" width="32" description="Controls PCIe1 operation.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEVICE_TYPE" width="2" begin="1" end="0" resetval="0x2" description="Configures the PCIe interface operating mode 0h - Endpoint 1h - Legacy Endpoint 2h - Root Complex" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_CTRL" acronym="CTRLMMR_SERDES0_CTRL" offset="0x4080" width="32" description="Controls SERDES0 lane and clock assignment.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention enable" range="" rwaccess="RW"/>
    <bitfield id="CLK_SEL" width="4" begin="7" end="4" resetval="0x0" description="Selects the SERDES0 clock source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane function 0h - USB3 1h - PCIe0 Lane0 2h - ICSS2 SGMII Lane0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES1_CTRL" acronym="CTRLMMR_SERDES1_CTRL" offset="0x4090" width="32" description="Controls SERDES1 lane and clock assignment.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention enable" range="" rwaccess="RW"/>
    <bitfield id="CLK_SEL" width="4" begin="7" end="4" resetval="0x0" description="Selects the SERDES1 clock source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES1 lane function 0h - PCIe1 Lane0 1h - PCIe0 Lane1 2h - ICSS2 SGMII Lane1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CAL0_CTRL" acronym="CTRLMMR_CAL0_CTRL" offset="0x40C0" width="32" description="Controls Camera Adaptation Layer0 operation.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAMRX0_MODE" width="2" begin="25" end="24" resetval="0x0" description="Selects camera mode of operation 0h - DPHY mode 1h - CCP2 Data/Strobe mode 2h - CCP2 Data/Clock mode 3h - GP mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAMRX0_OFFMODE" width="1" begin="16" end="16" resetval="0x0" description="When set, powers down the PHY analog circuits" range="" rwaccess="RW"/>
    <bitfield id="CAMRX0_CTRLCLK_EN" width="1" begin="15" end="15" resetval="0x0" description="CSI0 CTRLCLK enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAMRX0_LANE_EN" width="5" begin="4" end="0" resetval="0x0" description="Lane enable bit for each CSI0 lane" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DDR_STATUS" acronym="CTRLMMR_DDR_STATUS" offset="0x40D0" width="32" description="Indicates DDR status.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_BYPASS" width="1" begin="0" end="0" resetval="0xX" description="When set, indicates DDR PLL is bypassed." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_ICSSG0_CTRL0" acronym="CTRLMMR_ICSSG0_CTRL0" offset="0x4100" width="32" description="Controls ICSS_G0 operation.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII0_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the PRU_ICSSG0 RGMII0 port internal transmit delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G0 GPO0 pins. Each bit n controls the corresponding PRG0_PRU0GPOn I/O" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG0_CTRL1" acronym="CTRLMMR_ICSSG0_CTRL1" offset="0x4104" width="32" description="Controls ICSS_G0 operation.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII1_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the PRU_ICSSG0 RGMII1 port internal transmit delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G0 GPO0 pins. Each bit n controls the corresponding PRG0_PRU1GPOn I/O" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG1_CTRL0" acronym="CTRLMMR_ICSSG1_CTRL0" offset="0x4110" width="32" description="Controls ICSS_G1 operation.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII0_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the PRU_ICSSG1 RGMII0 port internal transmit delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G1 GPO0 pins. Each bit n controls the corresponding PRG1_PRU0GPOn I/O" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG1_CTRL1" acronym="CTRLMMR_ICSSG1_CTRL1" offset="0x4114" width="32" description="Controls ICSS_G1 operation.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII1_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the PRU_ICSSG1 RGMII1 port internal transmit delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G1 GPO0 pins. Each bit n controls the corresponding PRG1_PRU1GPOn I/O" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG2_CTRL0" acronym="CTRLMMR_ICSSG2_CTRL0" offset="0x4120" width="32" description="Controls ICSS_G2 operation.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII0_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the PRU_ICSSG2 RGMII0 port internal transmit delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the PRU_ICSSG2 GPO0 pins. Each bit n controls the corresponding PRG2_PRU0GPOn I/O" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG2_CTRL1" acronym="CTRLMMR_ICSSG2_CTRL1" offset="0x4124" width="32" description="Controls ICSS_G2 operation.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII1_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the PRU_ICSSG2 RGMII1 port internal transmit delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G2 GPO0 pins. Each bit n controls the corresponding PRG2_PRU1GPOn I/O" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM0_CTRL" acronym="CTRLMMR_EPWM0_CTRL" offset="0x4140" width="32" description="Controls eHRPWM0 Operation.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNCIN_SEL" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the PWM0 synchronization input 0h - PWM0_SYNCIN Pin 1h - None 2h - None 3h - None 4h - ICSSG0 Host Interrupt 6 5h - ICSSG1 Host Interrupt 6 6h - ICSSG2 Host Interrupt 6 7h - None" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM1_CTRL" acronym="CTRLMMR_EPWM1_CTRL" offset="0x4144" width="32" description="Controls eHRPWM1 Operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM2_CTRL" acronym="CTRLMMR_EPWM2_CTRL" offset="0x4148" width="32" description="Controls eHRPWM2 Operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM3_CTRL" acronym="CTRLMMR_EPWM3_CTRL" offset="0x414C" width="32" description="Controls eHRPWM3 Operation.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNCIN_SEL" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the PWM3 synchronization input 0h - PWM3_SYNCIN Pin 1h - PWM2 syncout signal, daisy chained 2h - None 3h - None 4h - ICSSG0 Host Interrupt 7 5h - ICSSG1 Host Interrupt 7 6h - ICSSG2 Host Interrupt 7 7h - None" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM4_CTRL" acronym="CTRLMMR_EPWM4_CTRL" offset="0x4150" width="32" description="Controls eHRPWM4 Operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM5_CTRL" acronym="CTRLMMR_EPWM5_CTRL" offset="0x4154" width="32" description="Controls eHRPWM5 Operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCA_SEL" acronym="CTRLMMR_SOCA_SEL" offset="0x4160" width="32" description="Selects Start of Conversion A output signal source. Each eHRPWM provides a SOCA event that can be used to trigger external ADCs. All eHRPWM SOCA events are ORed together allowing any of the 6 eHRPWMs to generate the event (if enabled within the eHRPWM). This event is then muxed with an ICSSx host interrupt allowing either an ICSSx or eHRPWMs to source the SOCA event pin.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOCA_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC A output source 0h - OR of all eHRPWM SOCA outputs 1h - ICSSG0 Host Interrupt 1 2h - ICSSG1 Host Interrupt 1 3h - ICSSG2 Host Interrupt 1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCB_SEL" acronym="CTRLMMR_SOCB_SEL" offset="0x4164" width="32" description="Selects Start of Conversion B output signal source.. Each eHRPWM provides a SOCB event that can be used to trigger external ADCs. All eHRPWM SOCB events are ORed together allowing any of the 6 eHRPWMs to generate the event (if enabled within the eHRPWM). This event is then muxed with an ICSSx host interrupt allowing either an ICSSx or eHRPWMs to source the SOCB event pin.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOCB_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC B output source 0h - OR of all eHRPWM SOCB ouputs 1h - ICSSG0 Host Interrupt 2 2h - ICSSG1 Host Interrupt 2 3h - ICSSG2 Host Interrupt 2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EQEP_STAT" acronym="CTRLMMR_EQEP_STAT" offset="0x41A0" width="32" description="Displays status of EQEP modules.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHASE_ERR2" width="1" begin="2" end="2" resetval="0xX" description="eQEP2 Phase error status" range="" rwaccess="R"/>
    <bitfield id="PHASE_ERR1" width="1" begin="1" end="1" resetval="0xX" description="eQEP1 Phase error status" range="" rwaccess="R"/>
    <bitfield id="PHASE_ERR0" width="1" begin="0" end="0" resetval="0xX" description="eQEP0 Phase error status" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_OLDI_DAT0_IO_CTRL" acronym="CTRLMMR_OLDI_DAT0_IO_CTRL" offset="0x41E0" width="32" description="Controls the characteristics of the OLDI DATA IO.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable differential receiver (active high)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWRDN_TX" width="1" begin="8" end="8" resetval="0x1" description="Powerdown transmitter (active high)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HIZ_DIS" width="1" begin="6" end="6" resetval="0x0" description="Disable Hi-Z on power down (pwrdn_tx = 1)" range="" rwaccess="RW"/>
    <bitfield id="IN_TERM_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable internal termination (active high)" range="" rwaccess="RW"/>
    <bitfield id="I_INT_EN" width="1" begin="4" end="4" resetval="0x0" description="Both internal and external termination used" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOSTA_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable fast rise/fall (active high)" range="" rwaccess="RW"/>
    <bitfield id="SUB_LVDS_EN" width="1" begin="1" end="1" resetval="0x0" description="Common mode Voltage selection" range="" rwaccess="RW"/>
    <bitfield id="VODLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Reduced differential output enable (active high)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_OLDI_DAT1_IO_CTRL" acronym="CTRLMMR_OLDI_DAT1_IO_CTRL" offset="0x41E4" width="32" description="Controls the characteristics of the OLDI DATA IO.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable differential receiver (active high)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWRDN_TX" width="1" begin="8" end="8" resetval="0x1" description="Powerdown transmitter (active high)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HIZ_DIS" width="1" begin="6" end="6" resetval="0x0" description="Disable Hi-Z on power down (pwrdn_tx = 1)" range="" rwaccess="RW"/>
    <bitfield id="IN_TERM_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable internal termination (active high)" range="" rwaccess="RW"/>
    <bitfield id="I_INT_EN" width="1" begin="4" end="4" resetval="0x0" description="Both internal and external termination used" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOSTA_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable fast rise/fall (active high)" range="" rwaccess="RW"/>
    <bitfield id="SUB_LVDS_EN" width="1" begin="1" end="1" resetval="0x0" description="Common mode Voltage selection" range="" rwaccess="RW"/>
    <bitfield id="VODLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Reduced differential output enable (active high)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_OLDI_DAT2_IO_CTRL" acronym="CTRLMMR_OLDI_DAT2_IO_CTRL" offset="0x41E8" width="32" description="Controls the characteristics of the OLDI DATA IO.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable differential receiver (active high)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWRDN_TX" width="1" begin="8" end="8" resetval="0x1" description="Powerdown transmitter (active high)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HIZ_DIS" width="1" begin="6" end="6" resetval="0x0" description="Disable Hi-Z on power down (pwrdn_tx = 1)" range="" rwaccess="RW"/>
    <bitfield id="IN_TERM_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable internal termination (active high)" range="" rwaccess="RW"/>
    <bitfield id="I_INT_EN" width="1" begin="4" end="4" resetval="0x0" description="Both internal and external termination used" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOSTA_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable fast rise/fall (active high)" range="" rwaccess="RW"/>
    <bitfield id="SUB_LVDS_EN" width="1" begin="1" end="1" resetval="0x0" description="Common mode Voltage selection" range="" rwaccess="RW"/>
    <bitfield id="VODLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Reduced differential output enable (active high)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_OLDI_DAT3_IO_CTRL" acronym="CTRLMMR_OLDI_DAT3_IO_CTRL" offset="0x41EC" width="32" description="Controls the characteristics of the OLDI DATA IO.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable differential receiver (active high)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWRDN_TX" width="1" begin="8" end="8" resetval="0x1" description="Powerdown transmitter (active high)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HIZ_DIS" width="1" begin="6" end="6" resetval="0x0" description="Disable Hi-Z on power down (pwrdn_tx = 1)" range="" rwaccess="RW"/>
    <bitfield id="IN_TERM_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable internal termination (active high)" range="" rwaccess="RW"/>
    <bitfield id="I_INT_EN" width="1" begin="4" end="4" resetval="0x0" description="Both internal and external termination used" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOSTA_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable fast rise/fall (active high)" range="" rwaccess="RW"/>
    <bitfield id="SUB_LVDS_EN" width="1" begin="1" end="1" resetval="0x0" description="Common mode Voltage selection" range="" rwaccess="RW"/>
    <bitfield id="VODLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Reduced differential output enable (active high)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_OLDI_CLK_IO_CTRL" acronym="CTRLMMR_OLDI_CLK_IO_CTRL" offset="0x41F0" width="32" description="Controls the characteristics of the OLDI CLK IO.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable differential receiver (active high)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWRDN_TX" width="1" begin="8" end="8" resetval="0x1" description="Powerdown transmitter (active high)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HIZ_DIS" width="1" begin="6" end="6" resetval="0x0" description="Disable Hi-Z on power down (pwrdn_tx = 1)" range="" rwaccess="RW"/>
    <bitfield id="IN_TERM_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable internal termination (active high)" range="" rwaccess="RW"/>
    <bitfield id="I_INT_EN" width="1" begin="4" end="4" resetval="0x0" description="Both internal and external termination used" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOSTA_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable fast rise/fall (active high)" range="" rwaccess="RW"/>
    <bitfield id="SUB_LVDS_EN" width="1" begin="1" end="1" resetval="0x0" description="Common mode Voltage selection" range="" rwaccess="RW"/>
    <bitfield id="VODLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Reduced differential output enable (active high)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER0_CTRL" acronym="CTRLMMR_TIMER0_CTRL" offset="0x4200" width="32" description="Controls TIMER0 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER0 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER1_CTRL" acronym="CTRLMMR_TIMER1_CTRL" offset="0x4204" width="32" description="Controls TIMER1 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER1 to TIMER0.Timer cascading is shown on" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER1 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER2_CTRL" acronym="CTRLMMR_TIMER2_CTRL" offset="0x4208" width="32" description="Controls TIMER2 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER2 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER3_CTRL" acronym="CTRLMMR_TIMER3_CTRL" offset="0x420C" width="32" description="Controls TIMER3 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER3 to TIMER2Timer cascading is shown on" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER3 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER4_CTRL" acronym="CTRLMMR_TIMER4_CTRL" offset="0x4210" width="32" description="Controls TIMER4 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER4 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER5_CTRL" acronym="CTRLMMR_TIMER5_CTRL" offset="0x4214" width="32" description="Controls TIMER5 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER5 to TIMER4Timer cascading is shown on" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER5 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER6_CTRL" acronym="CTRLMMR_TIMER6_CTRL" offset="0x4218" width="32" description="Controls TIMER6 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER6 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER7_CTRL" acronym="CTRLMMR_TIMER7_CTRL" offset="0x421C" width="32" description="Controls TIMER7 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER7 to TIMER6Timer cascading is shown on" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER7 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER8_CTRL" acronym="CTRLMMR_TIMER8_CTRL" offset="0x4220" width="32" description="Controls TIMER8 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER8 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER9_CTRL" acronym="CTRLMMR_TIMER9_CTRL" offset="0x4224" width="32" description="Controls TIMER9 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER9 to TIMER8Timer cascading is shown on" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER9 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER10_CTRL" acronym="CTRLMMR_TIMER10_CTRL" offset="0x4228" width="32" description="Controls TIMER10 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER10 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER11_CTRL" acronym="CTRLMMR_TIMER11_CTRL" offset="0x422C" width="32" description="Controls TIMER11 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER11 to TIMER10Timer cascading is shown on" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER11 is configured for capture operation.See 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO0_CTRL" acronym="CTRLMMR_TIMERIO0_CTRL" offset="0x4280" width="32" description="Controls Timer IO muxing.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the source of the TIMERIO0 outputSee 0h - TIMERIO0 is driven by TIMER0 output 1h - TIMERIO0 is driven by TIMER1 output 2h - TIMERIO0 is driven by TIMER2 output 3h - TIMERIO0 is driven by TIMER3 output 4h - TIMERIO0 is driven by TIMER4 output 5h - TIMERIO0 is driven by TIMER5 output 6h - TIMERIO0 is driven by TIMER6 output 7h - TIMERIO0 is driven by TIMER7 output 8h - TIMERIO0 is driven by TIMER8 output 9h - TIMERIO0 is driven by TIMER9 output Ah - TIMERIO0 is driven by TIMER10 output Bh - TIMERIO0 is driven by TIMER11 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO1_CTRL" acronym="CTRLMMR_TIMERIO1_CTRL" offset="0x4284" width="32" description="Controls Timer IO muxing.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the source of the TIMERIO1 outputSee 0h - TIMERIO1 is driven by TIMER0 output 1h - TIMERIO1 is driven by TIMER1 output 2h - TIMERIO1 is driven by TIMER2 output 3h - TIMERIO1 is driven by TIMER3 output 4h - TIMERIO1 is driven by TIMER4 output 5h - TIMERIO1 is driven by TIMER5 output 6h - TIMERIO1 is driven by TIMER6 output 7h - TIMERIO1 is driven by TIMER7 output 8h - TIMERIO1 is driven by TIMER8 output 9h - TIMERIO1 is driven by TIMER9 output Ah - TIMERIO1 is driven by TIMER10 output Bh - TIMERIO1 is driven by TIMER11 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO2_CTRL" acronym="CTRLMMR_TIMERIO2_CTRL" offset="0x4288" width="32" description="Controls Timer IO muxing.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the source of the TIMERIO2 outputSee 0h - TIMERIO2 is driven by TIMER0 output 1h - TIMERIO2 is driven by TIMER1 output 2h - TIMERIO2 is driven by TIMER2 output 3h - TIMERIO2 is driven by TIMER3 output 4h - TIMERIO2 is driven by TIMER4 output 5h - TIMERIO2 is driven by TIMER5 output 6h - TIMERIO2 is driven by TIMER6 output 7h - TIMERIO2 is driven by TIMER7 output 8h - TIMERIO2 is driven by TIMER8 output 9h - TIMERIO2 is driven by TIMER9 output Ah - TIMERIO2 is driven by TIMER10 output Bh - TIMERIO2 is driven by TIMER11 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO3_CTRL" acronym="CTRLMMR_TIMERIO3_CTRL" offset="0x428C" width="32" description="Controls Timer IO muxing.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the source of the TIMERIO3 outputSee 0h - TIMERIO3 is driven by TIMER0 output 1h - TIMERIO3 is driven by TIMER1 output 2h - TIMERIO3 is driven by TIMER2 output 3h - TIMERIO3 is driven by TIMER3 output 4h - TIMERIO3 is driven by TIMER4 output 5h - TIMERIO3 is driven by TIMER5 output 6h - TIMERIO3 is driven by TIMER6 output 7h - TIMERIO3 is driven by TIMER7 output 8h - TIMERIO3 is driven by TIMER8 output 9h - TIMERIO3 is driven by TIMER9 output Ah - TIMERIO3 is driven by TIMER10 output Bh - TIMERIO3 is driven by TIMER11 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO4_CTRL" acronym="CTRLMMR_TIMERIO4_CTRL" offset="0x4290" width="32" description="Controls Timer IO muxing.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the source of the TIMERIO4 outputSee 0h - TIMERIO4 is driven by TIMER0 output 1h - TIMERIO4 is driven by TIMER1 output 2h - TIMERIO4 is driven by TIMER2 output 3h - TIMERIO4 is driven by TIMER3 output 4h - TIMERIO4 is driven by TIMER4 output 5h - TIMERIO4 is driven by TIMER5 output 6h - TIMERIO4 is driven by TIMER6 output 7h - TIMERIO4 is driven by TIMER7 output 8h - TIMERIO4 is driven by TIMER8 output 9h - TIMERIO4 is driven by TIMER9 output Ah - TIMERIO4 is driven by TIMER10 output Bh - TIMERIO4 is driven by TIMER11 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO5_CTRL" acronym="CTRLMMR_TIMERIO5_CTRL" offset="0x4294" width="32" description="Controls Timer IO muxing.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the source of the TIMERIO5 outputSee 0h - TIMERIO5 is driven by TIMER0 output 1h - TIMERIO5 is driven by TIMER1 output 2h - TIMERIO5 is driven by TIMER2 output 3h - TIMERIO5 is driven by TIMER3 output 4h - TIMERIO5 is driven by TIMER4 output 5h - TIMERIO5 is driven by TIMER5 output 6h - TIMERIO5 is driven by TIMER6 output 7h - TIMERIO5 is driven by TIMER7 output 8h - TIMERIO5 is driven by TIMER8 output 9h - TIMERIO5 is driven by TIMER9 output Ah - TIMERIO5 is driven by TIMER10 output Bh - TIMERIO5 is driven by TIMER11 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO6_CTRL" acronym="CTRLMMR_TIMERIO6_CTRL" offset="0x4298" width="32" description="Controls Timer IO muxing.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the source of the TIMERIO6 outputSee 0h - TIMERIO6 is driven by TIMER0 output 1h - TIMERIO6 is driven by TIMER1 output 2h - TIMERIO6 is driven by TIMER2 output 3h - TIMERIO6 is driven by TIMER3 output 4h - TIMERIO6 is driven by TIMER4 output 5h - TIMERIO6 is driven by TIMER5 output 6h - TIMERIO6 is driven by TIMER6 output 7h - TIMERIO6 is driven by TIMER7 output 8h - TIMERIO6 is driven by TIMER8 output 9h - TIMERIO6 is driven by TIMER9 output Ah - TIMERIO6 is driven by TIMER10 output Bh - TIMERIO6 is driven by TIMER11 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO7_CTRL" acronym="CTRLMMR_TIMERIO7_CTRL" offset="0x429C" width="32" description="Controls Timer IO muxing.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the source of the TIMERIO7 outputSee 0h - TIMERIO7 is driven by TIMER0 output 1h - TIMERIO7 is driven by TIMER1 output 2h - TIMERIO7 is driven by TIMER2 output 3h - TIMERIO7 is driven by TIMER3 output 4h - TIMERIO7 is driven by TIMER4 output 5h - TIMERIO7 is driven by TIMER5 output 6h - TIMERIO7 is driven by TIMER6 output 7h - TIMERIO7 is driven by TIMER7 output 8h - TIMERIO7 is driven by TIMER8 output 9h - TIMERIO7 is driven by TIMER9 output Ah - TIMERIO7 is driven by TIMER10 output Bh - TIMERIO7 is driven by TIMER11 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SPARE_CTRL1" acronym="CTRLMMR_SPARE_CTRL1" offset="0x4404" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CORE_BGAP_SEL" width="1" begin="4" end="4" resetval="0x0" description="Core bandgap trim source select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="USB1_PIPE3_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="USB1 pipe3_txb_clk clock select" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB0_W0" acronym="CTRLMMR_SOCTBR_TRB0_W0" offset="0x4800" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word0 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0x8004000" description="xHCI TRB 0 Word0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB0_W1" acronym="CTRLMMR_SOCTBR_TRB0_W1" offset="0x4804" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word1 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 0 Word1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB0_W2" acronym="CTRLMMR_SOCTBR_TRB0_W2" offset="0x4808" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word2 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0x1000" description="xHCI TRB 0 Word2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB0_W3" acronym="CTRLMMR_SOCTBR_TRB0_W3" offset="0x480C" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word3 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0x11" description="xHCI TRB 0 Word3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB1_W0" acronym="CTRLMMR_SOCTBR_TRB1_W0" offset="0x4810" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word0 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0x8004000" description="xHCI TRB 1 Word0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB1_W1" acronym="CTRLMMR_SOCTBR_TRB1_W1" offset="0x4814" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word1 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 1 Word1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB1_W2" acronym="CTRLMMR_SOCTBR_TRB1_W2" offset="0x4818" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word2 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0x1000" description="xHCI TRB 1 Word2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB1_W3" acronym="CTRLMMR_SOCTBR_TRB1_W3" offset="0x481C" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word3 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0x11" description="xHCI TRB 1 Word3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB2_W0" acronym="CTRLMMR_SOCTBR_TRB2_W0" offset="0x4820" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word0 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0x104840" description="xHCI TRB 2 Word0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB2_W1" acronym="CTRLMMR_SOCTBR_TRB2_W1" offset="0x4824" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word1 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 2 Word1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB2_W2" acronym="CTRLMMR_SOCTBR_TRB2_W2" offset="0x4828" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word2 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 2 Word2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_TRB2_W3" acronym="CTRLMMR_SOCTBR_TRB2_W3" offset="0x482C" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word3 for the SoC trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0x81" description="xHCI TRB 2 Word3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB0_W0" acronym="CTRLMMR_SOCTBR_SHDW_TRB0_W0" offset="0x4840" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word0 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB0_W0 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word0" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB0_W1" acronym="CTRLMMR_SOCTBR_SHDW_TRB0_W1" offset="0x4844" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word1 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB0_W1 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB0_W2" acronym="CTRLMMR_SOCTBR_SHDW_TRB0_W2" offset="0x4848" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word2 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB0_W2 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word2" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB0_W3" acronym="CTRLMMR_SOCTBR_SHDW_TRB0_W3" offset="0x484C" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word3 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB0_W3 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word3" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB1_W0" acronym="CTRLMMR_SOCTBR_SHDW_TRB1_W0" offset="0x4850" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word0 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB1_W0 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word0" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB1_W1" acronym="CTRLMMR_SOCTBR_SHDW_TRB1_W1" offset="0x4854" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word1 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB1_W1 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB1_W2" acronym="CTRLMMR_SOCTBR_SHDW_TRB1_W2" offset="0x4858" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word2 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB1_W2 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word2" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB1_W3" acronym="CTRLMMR_SOCTBR_SHDW_TRB1_W3" offset="0x485C" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word3 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB1_W3 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word3" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB2_W0" acronym="CTRLMMR_SOCTBR_SHDW_TRB2_W0" offset="0x4860" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word0 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB2_W0 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word0" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB2_W1" acronym="CTRLMMR_SOCTBR_SHDW_TRB2_W1" offset="0x4864" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word1 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB2_W1 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB2_W2" acronym="CTRLMMR_SOCTBR_SHDW_TRB2_W2" offset="0x4868" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word2 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB2_W2 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word2" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SOCTBR_SHDW_TRB2_W3" acronym="CTRLMMR_SOCTBR_SHDW_TRB2_W3" offset="0x486C" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word3 for the SoC trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_SOCTBR_TRB2_W3 register. Writes to this register are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word3" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB0_W0" acronym="CTRLMMR_CCTBR_TRB0_W0" offset="0x4880" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word0 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0x8008000" description="xHCI TRB 0 Word0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB0_W1" acronym="CTRLMMR_CCTBR_TRB0_W1" offset="0x4884" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word1 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 0 Word1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB0_W2" acronym="CTRLMMR_CCTBR_TRB0_W2" offset="0x4888" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word2 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0x1000" description="xHCI TRB 0 Word2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB0_W3" acronym="CTRLMMR_CCTBR_TRB0_W3" offset="0x488C" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word3 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0x11" description="xHCI TRB 0 Word3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB1_W0" acronym="CTRLMMR_CCTBR_TRB1_W0" offset="0x4890" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word0 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0x8008000" description="xHCI TRB 1 Word0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB1_W1" acronym="CTRLMMR_CCTBR_TRB1_W1" offset="0x4894" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word1 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 1 Word1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB1_W2" acronym="CTRLMMR_CCTBR_TRB1_W2" offset="0x4898" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word2 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0x1000" description="xHCI TRB 1 Word2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB1_W3" acronym="CTRLMMR_CCTBR_TRB1_W3" offset="0x489C" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word3 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0x11" description="xHCI TRB 1 Word3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB2_W0" acronym="CTRLMMR_CCTBR_TRB2_W0" offset="0x48A0" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word0 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0x1048C0" description="xHCI TRB 2 Word0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB2_W1" acronym="CTRLMMR_CCTBR_TRB2_W1" offset="0x48A4" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word1 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 2 Word1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB2_W2" acronym="CTRLMMR_CCTBR_TRB2_W2" offset="0x48A8" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word2 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 2 Word2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_TRB2_W3" acronym="CTRLMMR_CCTBR_TRB2_W3" offset="0x48AC" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word3 for the Compute Cluster trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0x81" description="xHCI TRB 2 Word3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB0_W0" acronym="CTRLMMR_CCTBR_SHDW_TRB0_W0" offset="0x48C0" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word0 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB0_W0 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word0" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB0_W1" acronym="CTRLMMR_CCTBR_SHDW_TRB0_W1" offset="0x48C4" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word1 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB0_W1 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB0_W2" acronym="CTRLMMR_CCTBR_SHDW_TRB0_W2" offset="0x48C8" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word2 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB0_W2 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word2" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB0_W3" acronym="CTRLMMR_CCTBR_SHDW_TRB0_W3" offset="0x48CC" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word3 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB0_W3 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word3" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB1_W0" acronym="CTRLMMR_CCTBR_SHDW_TRB1_W0" offset="0x48D0" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word0 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB1_W0 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word0" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB1_W1" acronym="CTRLMMR_CCTBR_SHDW_TRB1_W1" offset="0x48D4" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word1 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB1_W1 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB1_W2" acronym="CTRLMMR_CCTBR_SHDW_TRB1_W2" offset="0x48D8" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word2 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB1_W2 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word2" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB1_W3" acronym="CTRLMMR_CCTBR_SHDW_TRB1_W3" offset="0x48DC" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word3 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB1_W3 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word3" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB2_W0" acronym="CTRLMMR_CCTBR_SHDW_TRB2_W0" offset="0x48E0" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word0 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB2_W0 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word0" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB2_W1" acronym="CTRLMMR_CCTBR_SHDW_TRB2_W1" offset="0x48E4" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word1 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB2_W1 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB2_W2" acronym="CTRLMMR_CCTBR_SHDW_TRB2_W2" offset="0x48E8" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word2 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB2_W2 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word2" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CCTBR_SHDW_TRB2_W3" acronym="CTRLMMR_CCTBR_SHDW_TRB2_W3" offset="0x48EC" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word3 for the Compute Cluster trace buffer transfer descriptor (TD). Reflects the value contained in the corresponding CTRLMMR_CCTBR_TRB2_W3 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word3" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB0_W0" acronym="CTRLMMR_MCUTBR_TRB0_W0" offset="0x4900" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word0 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0x8000000" description="xHCI TRB 0 Word0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB0_W1" acronym="CTRLMMR_MCUTBR_TRB0_W1" offset="0x4904" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word1 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 0 Word1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB0_W2" acronym="CTRLMMR_MCUTBR_TRB0_W2" offset="0x4908" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word2 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0x1000" description="xHCI TRB 0 Word2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB0_W3" acronym="CTRLMMR_MCUTBR_TRB0_W3" offset="0x490C" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 0 word3 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0x11" description="xHCI TRB 0 Word3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB1_W0" acronym="CTRLMMR_MCUTBR_TRB1_W0" offset="0x4910" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word0 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0x8000000" description="xHCI TRB 1 Word0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB1_W1" acronym="CTRLMMR_MCUTBR_TRB1_W1" offset="0x4914" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word1 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 1 Word1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB1_W2" acronym="CTRLMMR_MCUTBR_TRB1_W2" offset="0x4918" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word2 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0x1000" description="xHCI TRB 1 Word2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB1_W3" acronym="CTRLMMR_MCUTBR_TRB1_W3" offset="0x491C" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 1 word3 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0x11" description="xHCI TRB 1 Word3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB2_W0" acronym="CTRLMMR_MCUTBR_TRB2_W0" offset="0x4920" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word0 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0x104940" description="xHCI TRB 2 Word0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB2_W1" acronym="CTRLMMR_MCUTBR_TRB2_W1" offset="0x4924" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word1 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 2 Word1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB2_W2" acronym="CTRLMMR_MCUTBR_TRB2_W2" offset="0x4928" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word2 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0x0" description="xHCI TRB 2 Word2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_TRB2_W3" acronym="CTRLMMR_MCUTBR_TRB2_W3" offset="0x492C" width="32" description="Software writable USB xHCI Transfer Request Block (TRB) 2 word3 for the MCU trace buffer transfer descriptor (TD). There are three TRBs in each TD. Each TRB consists of 4 consecutive 32-bit words (W[3:0]) defining the buffer address, buffer size and other control, as per the xHCI definition.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0x81" description="xHCI TRB 2 Word3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB0_W0" acronym="CTRLMMR_MCUTBR_SHDW_TRB0_W0" offset="0x4940" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word0 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB0_W0 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word0" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB0_W1" acronym="CTRLMMR_MCUTBR_SHDW_TRB0_W1" offset="0x4944" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word1 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB0_W1 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB0_W2" acronym="CTRLMMR_MCUTBR_SHDW_TRB0_W2" offset="0x4948" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word2 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB0_W2 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word2" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB0_W3" acronym="CTRLMMR_MCUTBR_SHDW_TRB0_W3" offset="0x494C" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 0 word3 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB0_W3 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 0 Word3" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB1_W0" acronym="CTRLMMR_MCUTBR_SHDW_TRB1_W0" offset="0x4950" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word0 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB1_W0 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word0" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB1_W1" acronym="CTRLMMR_MCUTBR_SHDW_TRB1_W1" offset="0x4954" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word1 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB1_W1 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB1_W2" acronym="CTRLMMR_MCUTBR_SHDW_TRB1_W2" offset="0x4958" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word2 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB1_W2 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word2" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB1_W3" acronym="CTRLMMR_MCUTBR_SHDW_TRB1_W3" offset="0x495C" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 1 word3 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB1_W3 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 1 Word3" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB2_W0" acronym="CTRLMMR_MCUTBR_SHDW_TRB2_W0" offset="0x4960" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word0 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB2_W0 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W0" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word0" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB2_W1" acronym="CTRLMMR_MCUTBR_SHDW_TRB2_W1" offset="0x4964" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word1 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB2_W1 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W1" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB2_W2" acronym="CTRLMMR_MCUTBR_SHDW_TRB2_W2" offset="0x4968" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word2 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB2_W2 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W2" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word2" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCUTBR_SHDW_TRB2_W3" acronym="CTRLMMR_MCUTBR_SHDW_TRB2_W3" offset="0x496C" width="32" description="xHC readable USB xHCI Transfer Request Block (TRB) 2 word3 for the MCU trace buffer transfer descriptor (TD). Register reflects the value contained in its corresponding CTRLMMR_MCUTBR_TRB2_W3 register. Writes to this registers are silently ignored (no error generated) allowing the xHC to continuously use the descriptor without software intervention to re-initialize the TRBs.See Trace Export via USB for more information about the trace over USB feature.">
    <bitfield id="TRB_W3" width="32" begin="31" end="0" resetval="0xX" description="xHCI TRB 2 Word3" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK1_KICK0" acronym="CTRLMMR_LOCK1_KICK0" offset="0x5008" width="32" description="Lower 32-bits of Partition1 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_LOCK1_KICK1 with its key value before write-protected Partition 1 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK1_KICK1" acronym="CTRLMMR_LOCK1_KICK1" offset="0x500C" width="32" description="Upper 32-bits of Partition 1 write lock key. This register must be written with the designated key value after a write to CTRLMMR_LOCK1_KICK0 with its key value before write-protected Partition 1 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_OBSCLK_CTRL" acronym="CTRLMMR_OBSCLK_CTRL" offset="0x8000" width="32" description="This register controls which internal clock is made observable on the OBSCLK output pin.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="CLK_DIV" width="8" begin="15" end="8" resetval="0x0" description="OBSCLK pin output divider" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="OBSCLK pin output clock source selection 0h - HFOSC1_CLK 1h - HFOSC0_CLK 2h - MAIN_PLL 3h - PER0_PLL 4h - LFOSC_CLKOUT 5h - PER1_PLL 6h - DSS_PLL 7h - ARM0_PLL 8h - DDR_PLL 9h - CPSW_PLL Ah - PLLCTRL_OBSCLK Bh - ARM1_PLL Ch - cpts_genf2 Dh - cpts_genf3 Eh - cpts_genf4 Fh - cpts_genf5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_REFCLK_SEL" acronym="CTRLMMR_SERDES0_REFCLK_SEL" offset="0x8020" width="32" description="Selects the source of the SERDES0 reference clock.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="SERDES0 Internal REFCLK source select mux control 0h - HFOSC0_CLK 1h - HFOSC1_OUT 2h - MAIN_PLL_CLKOUT 3h - MAINHSDIV_CLKOUT4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES1_REFCLK_SEL" acronym="CTRLMMR_SERDES1_REFCLK_SEL" offset="0x8024" width="32" description="Selects the source of the SERDES1 reference clock.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="SERDES1 Internal REFCLK source select mux control 0h - HFOSC0_CLK 1h - HFOSC1_OUT 2h - MAIN_PLL_CLKOUT 3h - MAINHSDIV_CLKOUT4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_GTC_CLKSEL" acronym="CTRLMMR_GTC_CLKSEL" offset="0x8030" width="32" description="Selects the timebase clock source for the Global Timebase Counter.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the GTC timebase clock source 0h - CPSWHSDIV_CLKOUT2 1h - MAINHSDIV_CLKOUT3 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - PCIE0_TXI0_CLK 7h - PCIE1_TXI0_CLK" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DEBUG_CLKSEL" acronym="CTRLMMR_DEBUG_CLKSEL" offset="0x8038" width="32" description="Selects the Debug trace clock source.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="5" begin="12" end="8" resetval="0x2" description="Selects the programmable divider value for the trace clock source for the Debug Subsystem. The clock frequency is PER0_PLL_CLKOUT / (clk_div+1) Supports divide values of 1 to 32 Default is /3. To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_EFUSE_CLKSEL" acronym="CTRLMMR_EFUSE_CLKSEL" offset="0x803C" width="32" description="Selects the functional clock source for the MAIN domain eFuse Controller.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source 0h - EFUSE_CLK (from WKUP_PRC) 1h - MAIN_SYSCLK0 / 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG0_CLKSEL" acronym="CTRLMMR_ICSSG0_CLKSEL" offset="0x8040" width="32" description="Selects the functional clock source for ICSS-G0.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IEP_CLKSEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the ICSSG0 IEP clock source 0h - CPSWHSDIV_CLKOUT2 1h - MAINHSDIV_CLKOUT3 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - PCIE0_TXI0_CLK 7h - PCIE1_TXI0_CLK" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the ICSSG0 functional clock source 0h - PER1HSDIV_CLKOUT1 1h - CPSWHSDIV_CLKOUT2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG1_CLKSEL" acronym="CTRLMMR_ICSSG1_CLKSEL" offset="0x8044" width="32" description="Selects the functional clock source for ICSS-G1.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IEP_CLKSEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the ICSSG1 IEP clock source 0h - CPSWHSDIV_CLKOUT2 1h - MAINHSDIV_CLKOUT3 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - PCIE0_TXI0_CLK 7h - PCIE1_TXI0_CLK" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the ICSSG1 functional clock source 0h - PER1HSDIV_CLKOUT1 1h - CPSWHSDIV_CLKOUT2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG2_CLKSEL" acronym="CTRLMMR_ICSSG2_CLKSEL" offset="0x8048" width="32" description="Selects the functional clock source for ICSS-G2.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IEP_CLKSEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the ICSSG2 IEP clock source 0h - CPSWHSDIV_CLKOUT2 1h - MAINHSDIV_CLKOUT3 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - PCIE0_TXI0_CLK 7h - PCIE1_TXI0_CLK" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the ICSSG2 functional clock source 0h - PER1HSDIV_CLKOUT1 1h - CPSWHSDIV_CLKOUT2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP0_CLKSEL" acronym="CTRLMMR_MCASP0_CLKSEL" offset="0x8060" width="32" description="Selects the functional clock source for McASP0.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="4" begin="11" end="8" resetval="0x3" description="Selects the programmable divider value for the ARM1_PLL_CLKOUT clock source for McASP0 The clock frequency is ARM1_PLL_CLKOUT / (clk_div+1) Supports divide values of 1 to 16 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP0 auxclk clock source Reserved values default to HFOSC1_CLK 0h - HFOSC1_CLK 1h - HFOSC0_CLK 2h - MCU_EXT_REFCLK0 3h - PER1HSDIV_CLKOUT2 4h - Divided ARM1_PLL_CLKOUT (see clkdiv) 5h - EXT_REFCLK1 6h - reserved (HFOSC1_CLK) 7h - reserved (HFOSC1_CLK)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP1_CLKSEL" acronym="CTRLMMR_MCASP1_CLKSEL" offset="0x8064" width="32" description="Selects the functional clock source for McASP1.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="4" begin="11" end="8" resetval="0x3" description="Selects the programmable divider value for the ARM1_PLL_CLKOUT clock source for McASP1 The clock frequency is ARM1_PLL_CLKOUT / (clk_div+1) Supports divide values of 1 to 16 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP1 auxclk clock source Reserved values default to HFOSC1_CLK 0h - HFOSC1_CLK 1h - HFOSC0_CLK 2h - MCU_EXT_REFCLK0 3h - PER1HSDIV_CLKOUT2 4h - Divided ARM1_PLL_CLKOUT (see clkdiv) 5h - EXT_REFCLK1 6h - reserved (HFOSC1_CLK) 7h - reserved (HFOSC1_CLK)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP2_CLKSEL" acronym="CTRLMMR_MCASP2_CLKSEL" offset="0x8068" width="32" description="Selects the functional clock source for McASP2.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="4" begin="11" end="8" resetval="0x3" description="Selects the programmable divider value for the ARM1_PLL_CLKOUT clock source for McASP2 The clock frequency is ARM1_PLL_CLKOUT / (clk_div+1) Supports divide values of 1 to 16 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP2 auxclk clock source Reserved values default to HFOSC1_CLK 0h - HFOSC1_CLK 1h - HFOSC0_CLK 2h - MCU_EXT_REFCLK0 3h - PER1HSDIV_CLKOUT2 4h - Divided ARM1_PLL_CLKOUT (see clkdiv) 5h - EXT_REFCLK1 6h - reserved (HFOSC1_CLK) 7h - reserved (HFOSC1_CLK)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_OLDI_CLKSEL" acronym="CTRLMMR_OLDI_CLKSEL" offset="0x80B0" width="32" description="Selects the functional clock source for OLDI.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="5" begin="12" end="8" resetval="0x0" description="Selects the programmable divide value for the OLDI PLL input." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_DSS_CLKSEL" acronym="CTRLMMR_DSS_CLKSEL" offset="0x80C0" width="32" description="Selects DSS clock sources.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV1" width="5" begin="12" end="8" resetval="0x0" description="Selects the programmable divide value for the DSS DPI_1_IN_CLK mux input. The clock frequency is DSS_PLL_CLKOUT / (clk_div1+1) Supports divide values of 1 (default) to 32. To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DPI1_CLKSEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the clock source for DPI1 (parallel output) 0h - DPI_0_IN_CLK 1h - DSS0EXTPCLKIN (pin) 2h - Divided DSS_PLL_CLKOUT (see clk_div1) 3h - 0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_GPMC_CLKSEL" acronym="CTRLMMR_GPMC_CLKSEL" offset="0x80D0" width="32" description="Selects the bus and functional clock source for the GPMC module. This allows the GPMC to run asynchronously to the bus fabric in order to optimize parallel port performance.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the GPMC clock source" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USB0_CLKSEL" acronym="CTRLMMR_USB0_CLKSEL" offset="0x80E0" width="32" description="Selects the functional clock sources for USB0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB0 ref_clk." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USB1_CLKSEL" acronym="CTRLMMR_USB1_CLKSEL" offset="0x80E4" width="32" description="Selects the functional clock sources for USB1.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB1 ref_clk." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER0_CLKSEL" acronym="CTRLMMR_TIMER0_CLKSEL" offset="0x8100" width="32" description="Timer0 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER1_CLKSEL" acronym="CTRLMMR_TIMER1_CLKSEL" offset="0x8104" width="32" description="Timer1 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER2_CLKSEL" acronym="CTRLMMR_TIMER2_CLKSEL" offset="0x8108" width="32" description="Timer2 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER3_CLKSEL" acronym="CTRLMMR_TIMER3_CLKSEL" offset="0x810C" width="32" description="Timer3 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER4_CLKSEL" acronym="CTRLMMR_TIMER4_CLKSEL" offset="0x8110" width="32" description="Timer4 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER5_CLKSEL" acronym="CTRLMMR_TIMER5_CLKSEL" offset="0x8114" width="32" description="Timer5 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER6_CLKSEL" acronym="CTRLMMR_TIMER6_CLKSEL" offset="0x8118" width="32" description="Timer6 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER7_CLKSEL" acronym="CTRLMMR_TIMER7_CLKSEL" offset="0x811C" width="32" description="Timer7 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER8_CLKSEL" acronym="CTRLMMR_TIMER8_CLKSEL" offset="0x8120" width="32" description="Timer8 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER9_CLKSEL" acronym="CTRLMMR_TIMER9_CLKSEL" offset="0x8124" width="32" description="Timer9 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER10_CLKSEL" acronym="CTRLMMR_TIMER10_CLKSEL" offset="0x8128" width="32" description="Timer10 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER11_CLKSEL" acronym="CTRLMMR_TIMER11_CLKSEL" offset="0x812C" width="32" description="Timer11 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK) 0h - HFOSC0_CLK 1h - HFOSC1_CLK 2h - MAINHSDIV_CLKOUT3 3h - CLK_12M_RC 4h - CPSWHSDIV_CLKOUT2 5h - MCU_EXT_REFCLK0 6h - EXT_REFCLK1 7h - LFOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - PER1HSDIV_CLKOUT2 Ah - PER0_PLL_CLKOUT_DIV5 Bh - CLK_32K_RC Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPTS_GENF4 Fh - CPTS_GENF5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART0_CLK_CTRL" acronym="CTRLMMR_USART0_CLK_CTRL" offset="0x81C0" width="32" description="Selects the clock divider of the USART0 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="5" begin="4" end="0" resetval="0x13" description="Selects the clock divider value. Supports divide values of 1 to 32 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4 4h - Divide by 5 5h - Divide by 6 6h - Divide by 7 7h - Divide by 8 8h - Divide by 9 9h - Divide by 10 Ah - Divide by 11 Bh - Divide by 12 Ch - Divide by 13 Dh - Divide by 14 Eh - Divide by 15 Fh - Divide by 16 10h - Divide by 17 11h - Divide by 18 12h - Divide by 19 13h - Divide by 20 14h - Divide by 21 15h - Divide by 22 16h - Divide by 23 17h - Divide by 24 18h - Divide by 25 19h - Divide by 26 1Ah - Divide by 27 1Bh - Divide by 28 1Ch - Divide by 29 1Dh - Divide by 30 1Eh - Divide by 31 1Fh - Divide by 32" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART1_CLK_CTRL" acronym="CTRLMMR_USART1_CLK_CTRL" offset="0x81C4" width="32" description="Selects the clock divider of the USART1 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="5" begin="4" end="0" resetval="0x13" description="Selects the clock divider value. Supports divide values of 1 to 32 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4 4h - Divide by 5 5h - Divide by 6 6h - Divide by 7 7h - Divide by 8 8h - Divide by 9 9h - Divide by 10 Ah - Divide by 11 Bh - Divide by 12 Ch - Divide by 13 Dh - Divide by 14 Eh - Divide by 15 Fh - Divide by 16 10h - Divide by 17 11h - Divide by 18 12h - Divide by 19 13h - Divide by 20 14h - Divide by 21 15h - Divide by 22 16h - Divide by 23 17h - Divide by 24 18h - Divide by 25 19h - Divide by 26 1Ah - Divide by 27 1Bh - Divide by 28 1Ch - Divide by 29 1Dh - Divide by 30 1Eh - Divide by 31 1Fh - Divide by 32" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART2_CLK_CTRL" acronym="CTRLMMR_USART2_CLK_CTRL" offset="0x81C8" width="32" description="Selects the clock divider of the USART2 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="5" begin="4" end="0" resetval="0x13" description="Selects the clock divider value. Supports divide values of 1 to 32 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4 4h - Divide by 5 5h - Divide by 6 6h - Divide by 7 7h - Divide by 8 8h - Divide by 9 9h - Divide by 10 Ah - Divide by 11 Bh - Divide by 12 Ch - Divide by 13 Dh - Divide by 14 Eh - Divide by 15 Fh - Divide by 16 10h - Divide by 17 11h - Divide by 18 12h - Divide by 19 13h - Divide by 20 14h - Divide by 21 15h - Divide by 22 16h - Divide by 23 17h - Divide by 24 18h - Divide by 25 19h - Divide by 26 1Ah - Divide by 27 1Bh - Divide by 28 1Ch - Divide by 29 1Dh - Divide by 30 1Eh - Divide by 31 1Fh - Divide by 32" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_LOCK2_KICK0" acronym="CTRLMMR_LOCK2_KICK0" offset="0x9008" width="32" description="Lower 32-bits of Partition2 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_LOCK2_KICK1 with its key value before write-protected Partition 2 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK2_KICK1" acronym="CTRLMMR_LOCK2_KICK1" offset="0x900C" width="32" description="Upper 32-bits of Partition 2 write lock key. This register must be written with the designated key value after a write to CTRLMMR_LOCK2_KICK0 with its key value before write-protected Partition 2 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_FUSE_CRC_CTRL" acronym="CTRLMMR_FUSE_CRC_CTRL" offset="0xC300" width="32" description="Controls MAIN efuse chain CRC calculation.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRC_EN_5" width="1" begin="5" end="5" resetval="0x0" description="Enable eFuse CRC calculation for chain 5" range="" rwaccess="RW"/>
    <bitfield id="CRC_EN_4" width="1" begin="4" end="4" resetval="0x0" description="Enable eFuse CRC calculation for chain 4" range="" rwaccess="RW"/>
    <bitfield id="CRC_EN_3" width="1" begin="3" end="3" resetval="0x0" description="Enable eFuse CRC calculation for chain 3" range="" rwaccess="RW"/>
    <bitfield id="CRC_EN_2" width="1" begin="2" end="2" resetval="0x0" description="Enable eFuse CRC calculation for chain 2" range="" rwaccess="RW"/>
    <bitfield id="CRC_EN_1" width="1" begin="1" end="1" resetval="0x0" description="Enable eFuse CRC calculation for chain 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CHAIN1_CRC_FUSE" acronym="CTRLMMR_CHAIN1_CRC_FUSE" offset="0xC304" width="32" description="Indicates the stored CRC for MAIN fuse chain 1.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Stored chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CHAIN2_CRC_FUSE" acronym="CTRLMMR_CHAIN2_CRC_FUSE" offset="0xC308" width="32" description="Indicates the stored CRC for MAIN fuse chain 2.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Stored chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CHAIN3_CRC_FUSE" acronym="CTRLMMR_CHAIN3_CRC_FUSE" offset="0xC30C" width="32" description="Indicates the stored CRC for MAIN fuse chain 3.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Stored chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CHAIN4_CRC_FUSE" acronym="CTRLMMR_CHAIN4_CRC_FUSE" offset="0xC310" width="32" description="Indicates the stored CRC for MAIN fuse chain 4.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Stored chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CHAIN5_CRC_FUSE" acronym="CTRLMMR_CHAIN5_CRC_FUSE" offset="0xC314" width="32" description="Indicates the stored CRC for MAIN fuse chain 5.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Stored chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FUSE_CRC_STAT" acronym="CTRLMMR_FUSE_CRC_STAT" offset="0xC320" width="32" description="Indicates status of fuse chain CRC.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_5" width="1" begin="5" end="5" resetval="0xX" description="Indicates eFuse CRC error on chain 5" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_4" width="1" begin="4" end="4" resetval="0xX" description="Indicates eFuse CRC error on chain 4" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_3" width="1" begin="3" end="3" resetval="0xX" description="Indicates eFuse CRC error on chain 3" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_2" width="1" begin="2" end="2" resetval="0xX" description="Indicates eFuse CRC error on chain 2" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_1" width="1" begin="1" end="1" resetval="0xX" description="Indicates eFuse CRC error on chain 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CHAIN1_CRC_CALC" acronym="CTRLMMR_CHAIN1_CRC_CALC" offset="0xC324" width="32" description="Indicates the calculated CRC for MAIN fuse chain 1.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Calculated chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CHAIN2_CRC_CALC" acronym="CTRLMMR_CHAIN2_CRC_CALC" offset="0xC328" width="32" description="Indicates the calculated CRC for MAIN fuse chain 2.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Calculated chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CHAIN3_CRC_CALC" acronym="CTRLMMR_CHAIN3_CRC_CALC" offset="0xC32C" width="32" description="Indicates the calculated CRC for MAIN fuse chain 3.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Calculated chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CHAIN4_CRC_CALC" acronym="CTRLMMR_CHAIN4_CRC_CALC" offset="0xC330" width="32" description="Indicates the calculated CRC for MAIN fuse chain 4.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Calculated chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_CHAIN5_CRC_CALC" acronym="CTRLMMR_CHAIN5_CRC_CALC" offset="0xC334" width="32" description="Indicates the calculated CRC for MAIN fuse chain 5.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Calculated chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK3_KICK0" acronym="CTRLMMR_LOCK3_KICK0" offset="0xD008" width="32" description="Lower 32-bits of Partition3 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_LOCK3_KICK1 with its key value before write-protected Partition 3 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK3_KICK1" acronym="CTRLMMR_LOCK3_KICK1" offset="0xD00C" width="32" description="Upper 32-bits of Partition 3 write lock key. This register must be written with the designated key value after a write to CTRLMMR_LOCK3_KICK0 with its key value before write-protected Partition 3 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CORE_SRAM_LDO0_CTRL" acronym="CTRLMMR_CORE_SRAM_LDO0_CTRL" offset="0x18030" width="32" description="Controls operation of the MAIN Core VD SRAM LDO0 module.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VSET" width="10" begin="25" end="16" resetval="0xX" description="LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="7" end="7" resetval="0x0" description="When set, disables the VSLDO and enables IDDQ test mode" range="" rwaccess="RW"/>
    <bitfield id="SRAMALLRET" width="1" begin="6" end="6" resetval="0x0" description="When set, places the VSLDO in retention mode" range="" rwaccess="RW"/>
    <bitfield id="ABBOFF" width="1" begin="5" end="5" resetval="0x1" description="When set, shorts the VNWA voltage to VDDAR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENFUNC1" width="1" begin="0" end="0" resetval="0x0" description="Control the LDO loop dynamics. Setting enfunc0 decreases loop gain by 6dB." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CORE_SRAM_LDO1_CTRL" acronym="CTRLMMR_CORE_SRAM_LDO1_CTRL" offset="0x18034" width="32" description="Controls operation of the MAIN Core VD SRAM LDO1 module.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VSET" width="10" begin="25" end="16" resetval="0xX" description="LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="7" end="7" resetval="0x0" description="When set, disables the VSLDO and enables IDDQ test mode" range="" rwaccess="RW"/>
    <bitfield id="SRAMALLRET" width="1" begin="6" end="6" resetval="0x0" description="When set, places the VSLDO in retention mode" range="" rwaccess="RW"/>
    <bitfield id="ABBOFF" width="1" begin="5" end="5" resetval="0x1" description="When set, shorts the VNWA voltage to VDDAR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENFUNC1" width="1" begin="0" end="0" resetval="0x0" description="Control the LDO loop dynamics. Setting enfunc0 decreases loop gain by 6dB." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CORE_SRAM_LDO2_CTRL" acronym="CTRLMMR_CORE_SRAM_LDO2_CTRL" offset="0x18038" width="32" description="Controls operation of the MAIN Core VD SRAM LDO2 module.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VSET" width="10" begin="25" end="16" resetval="0xX" description="LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="7" end="7" resetval="0x0" description="When set, disables the VSLDO and enables IDDQ test mode" range="" rwaccess="RW"/>
    <bitfield id="SRAMALLRET" width="1" begin="6" end="6" resetval="0x0" description="When set, places the VSLDO in retention mode" range="" rwaccess="RW"/>
    <bitfield id="ABBOFF" width="1" begin="5" end="5" resetval="0x1" description="When set, shorts the VNWA voltage to VDDAR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENFUNC1" width="1" begin="0" end="0" resetval="0x0" description="Control the LDO loop dynamics. Setting enfunc0 decreases loop gain by 6dB." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CORE_SRAM_LDO3_CTRL" acronym="CTRLMMR_CORE_SRAM_LDO3_CTRL" offset="0x1803C" width="32" description="Controls operation of the MAIN Core VD SRAM LDO3 module.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VSET" width="10" begin="25" end="16" resetval="0xX" description="LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="7" end="7" resetval="0x0" description="When set, disables the VSLDO and enables IDDQ test mode" range="" rwaccess="RW"/>
    <bitfield id="SRAMALLRET" width="1" begin="6" end="6" resetval="0x0" description="When set, places the VSLDO in retention mode" range="" rwaccess="RW"/>
    <bitfield id="ABBOFF" width="1" begin="5" end="5" resetval="0x1" description="When set, shorts the VNWA voltage to VDDAR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENFUNC1" width="1" begin="0" end="0" resetval="0x0" description="Control the LDO loop dynamics. Setting enfunc0 decreases loop gain by 6dB." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CORE_SRAM_LDO4_CTRL" acronym="CTRLMMR_CORE_SRAM_LDO4_CTRL" offset="0x18040" width="32" description="Controls operation of the MAIN Core VD SRAM LDO4 module.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VSET" width="10" begin="25" end="16" resetval="0xX" description="LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="7" end="7" resetval="0x0" description="When set, disables the VSLDO and enables IDDQ test mode" range="" rwaccess="RW"/>
    <bitfield id="SRAMALLRET" width="1" begin="6" end="6" resetval="0x0" description="When set, places the VSLDO in retention mode" range="" rwaccess="RW"/>
    <bitfield id="ABBOFF" width="1" begin="5" end="5" resetval="0x1" description="When set, shorts the VNWA voltage to VDDAR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENFUNC1" width="1" begin="0" end="0" resetval="0x0" description="Control the LDO loop dynamics. Setting enfunc0 decreases loop gain by 6dB." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_SRAM_LDO0_CTRL" acronym="CTRLMMR_MPU0_SRAM_LDO0_CTRL" offset="0x18050" width="32" description="Controls operation of the MAIN MPU0 VD SRAM LDO0 module.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VSET" width="10" begin="25" end="16" resetval="0xX" description="LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="7" end="7" resetval="0x0" description="When set, disables the VSLDO and enables IDDQ test mode" range="" rwaccess="RW"/>
    <bitfield id="SRAMALLRET" width="1" begin="6" end="6" resetval="0x0" description="When set, places the VSLDO in retention mode" range="" rwaccess="RW"/>
    <bitfield id="ABBOFF" width="1" begin="5" end="5" resetval="0x1" description="When set, shorts the VNWA voltage to VDDAR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENFUNC1" width="1" begin="0" end="0" resetval="0x0" description="Control the LDO loop dynamics. Setting enfunc0 decreases loop gain by 6dB." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_SRAM_LDO1_CTRL" acronym="CTRLMMR_MPU0_SRAM_LDO1_CTRL" offset="0x18054" width="32" description="Controls operation of the MAIN MPU0 VD SRAM LDO1 module.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VSET" width="10" begin="25" end="16" resetval="0xX" description="LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="7" end="7" resetval="0x0" description="When set, disables the VSLDO and enables IDDQ test mode" range="" rwaccess="RW"/>
    <bitfield id="SRAMALLRET" width="1" begin="6" end="6" resetval="0x0" description="When set, places the VSLDO in retention mode" range="" rwaccess="RW"/>
    <bitfield id="ABBOFF" width="1" begin="5" end="5" resetval="0x1" description="When set, shorts the VNWA voltage to VDDAR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENFUNC1" width="1" begin="0" end="0" resetval="0x0" description="Control the LDO loop dynamics. Setting enfunc0 decreases loop gain by 6dB." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU1_SRAM_LDO0_CTRL" acronym="CTRLMMR_MPU1_SRAM_LDO0_CTRL" offset="0x18058" width="32" description="Controls operation of the MAIN MPU1 VD SRAM LDO0 module.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VSET" width="10" begin="25" end="16" resetval="0xX" description="LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="7" end="7" resetval="0x0" description="When set, disables the VSLDO and enables IDDQ test mode" range="" rwaccess="RW"/>
    <bitfield id="SRAMALLRET" width="1" begin="6" end="6" resetval="0x0" description="When set, places the VSLDO in retention mode" range="" rwaccess="RW"/>
    <bitfield id="ABBOFF" width="1" begin="5" end="5" resetval="0x1" description="When set, shorts the VNWA voltage to VDDAR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENFUNC1" width="1" begin="0" end="0" resetval="0x0" description="Control the LDO loop dynamics. Setting enfunc0 decreases loop gain by 6dB." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU1_SRAM_LDO1_CTRL" acronym="CTRLMMR_MPU1_SRAM_LDO1_CTRL" offset="0x1805C" width="32" description="Controls operation of the MAIN MPU1 VD SRAM LDO1 module.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VSET" width="10" begin="25" end="16" resetval="0xX" description="LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="7" end="7" resetval="0x0" description="When set, disables the VSLDO and enables IDDQ test mode" range="" rwaccess="RW"/>
    <bitfield id="SRAMALLRET" width="1" begin="6" end="6" resetval="0x0" description="When set, places the VSLDO in retention mode" range="" rwaccess="RW"/>
    <bitfield id="ABBOFF" width="1" begin="5" end="5" resetval="0x1" description="When set, shorts the VNWA voltage to VDDAR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENFUNC1" width="1" begin="0" end="0" resetval="0x0" description="Control the LDO loop dynamics. Setting enfunc0 decreases loop gain by 6dB." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CORE_BANDGAP0_CTRL" acronym="CTRLMMR_CORE_BANDGAP0_CTRL" offset="0x18060" width="32" description="Controls operation of the MAIN Core VD Bandgap 0 Regulator.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BG_EN_LV" width="1" begin="0" end="0" resetval="0x1" description="When set, bandgap regulator is on" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CORE_BANDGAP0_TRIM" acronym="CTRLMMR_CORE_BANDGAP0_TRIM" offset="0x18064" width="32" description="Trims the MAIN Core VD Bandgap0 Regulator.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DTRBGAPI_LOV" width="4" begin="19" end="16" resetval="0xX" description="Bandgap output current trim bits" range="" rwaccess="RW"/>
    <bitfield id="DTRBGAPV_LOWV" width="8" begin="15" end="8" resetval="0xX" description="Bandgap output voltage magnitude trim bits" range="" rwaccess="RW"/>
    <bitfield id="DTRBGAPC_LOWV" width="8" begin="7" end="0" resetval="0xX" description="Bandgap slope trim bits. Bit7 is used to calculate the offset" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CORE_BANDGAP1_CTRL" acronym="CTRLMMR_CORE_BANDGAP1_CTRL" offset="0x18068" width="32" description="Controls operation of the MAIN Core VD Bandgap 1 Regulator.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BG_EN_LV" width="1" begin="0" end="0" resetval="0x1" description="When set, bandgap regulator is on" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CORE_BANDGAP1_TRIM" acronym="CTRLMMR_CORE_BANDGAP1_TRIM" offset="0x1806C" width="32" description="Trims the MAIN Core VD Bandgap1 Regulator.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DTRBGAPI_LOV" width="4" begin="19" end="16" resetval="0xX" description="Bandgap output current trim bits" range="" rwaccess="RW"/>
    <bitfield id="DTRBGAPV_LOWV" width="8" begin="15" end="8" resetval="0xX" description="Bandgap output voltage magnitude trim bits" range="" rwaccess="RW"/>
    <bitfield id="DTRBGAPC_LOWV" width="8" begin="7" end="0" resetval="0xX" description="Bandgap slope trim bits. Bit7 is used to calculate the offset" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CORE_BANDGAP2_CTRL" acronym="CTRLMMR_CORE_BANDGAP2_CTRL" offset="0x18070" width="32" description="Controls operation of the MAIN Core VD Bandgap 2 Regulator.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BG_EN_LV" width="1" begin="0" end="0" resetval="0x1" description="When set, bandgap regulator is on" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CORE_BANDGAP2_TRIM" acronym="CTRLMMR_CORE_BANDGAP2_TRIM" offset="0x18074" width="32" description="Trims the MAIN Core VD Bandgap2 Regulator.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DTRBGAPI_LOV" width="4" begin="19" end="16" resetval="0xX" description="Bandgap output current trim bits" range="" rwaccess="RW"/>
    <bitfield id="DTRBGAPV_LOWV" width="8" begin="15" end="8" resetval="0xX" description="Bandgap output voltage magnitude trim bits" range="" rwaccess="RW"/>
    <bitfield id="DTRBGAPC_LOWV" width="8" begin="7" end="0" resetval="0xX" description="Bandgap slope trim bits. Bit7 is used to calculate the offset" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_LOCK6_KICK0" acronym="CTRLMMR_LOCK6_KICK0" offset="0x19008" width="32" description="Lower 32-bits of Partition6 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_LOCK6_KICK1 with its key value before write-protected Partition 6 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper umlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK6_KICK1" acronym="CTRLMMR_LOCK6_KICK1" offset="0x1900C" width="32" description="Upper 32-bits of Partition 6 write lock key. This register must be written with the designated key value after a write to CTRLMMR_LOCK6_KICK0 with its key value before write-protected Partition 6 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG0" acronym="CTRLMMR_PADCONFIG0" offset="0x1C000" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG1" acronym="CTRLMMR_PADCONFIG1" offset="0x1C004" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG2" acronym="CTRLMMR_PADCONFIG2" offset="0x1C008" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG3" acronym="CTRLMMR_PADCONFIG3" offset="0x1C00C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG4" acronym="CTRLMMR_PADCONFIG4" offset="0x1C010" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG5" acronym="CTRLMMR_PADCONFIG5" offset="0x1C014" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG6" acronym="CTRLMMR_PADCONFIG6" offset="0x1C018" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG7" acronym="CTRLMMR_PADCONFIG7" offset="0x1C01C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG8" acronym="CTRLMMR_PADCONFIG8" offset="0x1C020" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG9" acronym="CTRLMMR_PADCONFIG9" offset="0x1C024" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG10" acronym="CTRLMMR_PADCONFIG10" offset="0x1C028" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG11" acronym="CTRLMMR_PADCONFIG11" offset="0x1C02C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG12" acronym="CTRLMMR_PADCONFIG12" offset="0x1C030" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG13" acronym="CTRLMMR_PADCONFIG13" offset="0x1C034" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG14" acronym="CTRLMMR_PADCONFIG14" offset="0x1C038" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG15" acronym="CTRLMMR_PADCONFIG15" offset="0x1C03C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG16" acronym="CTRLMMR_PADCONFIG16" offset="0x1C040" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG17" acronym="CTRLMMR_PADCONFIG17" offset="0x1C044" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG18" acronym="CTRLMMR_PADCONFIG18" offset="0x1C048" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG19" acronym="CTRLMMR_PADCONFIG19" offset="0x1C04C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG20" acronym="CTRLMMR_PADCONFIG20" offset="0x1C050" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG21" acronym="CTRLMMR_PADCONFIG21" offset="0x1C054" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG22" acronym="CTRLMMR_PADCONFIG22" offset="0x1C058" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG23" acronym="CTRLMMR_PADCONFIG23" offset="0x1C05C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG24" acronym="CTRLMMR_PADCONFIG24" offset="0x1C060" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG25" acronym="CTRLMMR_PADCONFIG25" offset="0x1C064" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG26" acronym="CTRLMMR_PADCONFIG26" offset="0x1C068" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG27" acronym="CTRLMMR_PADCONFIG27" offset="0x1C06C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG28" acronym="CTRLMMR_PADCONFIG28" offset="0x1C070" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG29" acronym="CTRLMMR_PADCONFIG29" offset="0x1C074" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG30" acronym="CTRLMMR_PADCONFIG30" offset="0x1C078" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG31" acronym="CTRLMMR_PADCONFIG31" offset="0x1C07C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG32" acronym="CTRLMMR_PADCONFIG32" offset="0x1C080" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG33" acronym="CTRLMMR_PADCONFIG33" offset="0x1C084" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG34" acronym="CTRLMMR_PADCONFIG34" offset="0x1C088" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG35" acronym="CTRLMMR_PADCONFIG35" offset="0x1C08C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG36" acronym="CTRLMMR_PADCONFIG36" offset="0x1C090" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG37" acronym="CTRLMMR_PADCONFIG37" offset="0x1C094" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG38" acronym="CTRLMMR_PADCONFIG38" offset="0x1C098" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG39" acronym="CTRLMMR_PADCONFIG39" offset="0x1C09C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG40" acronym="CTRLMMR_PADCONFIG40" offset="0x1C0A0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG41" acronym="CTRLMMR_PADCONFIG41" offset="0x1C0A4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG42" acronym="CTRLMMR_PADCONFIG42" offset="0x1C0A8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG43" acronym="CTRLMMR_PADCONFIG43" offset="0x1C0AC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG44" acronym="CTRLMMR_PADCONFIG44" offset="0x1C0B0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG45" acronym="CTRLMMR_PADCONFIG45" offset="0x1C0B4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG46" acronym="CTRLMMR_PADCONFIG46" offset="0x1C0B8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG47" acronym="CTRLMMR_PADCONFIG47" offset="0x1C0BC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG48" acronym="CTRLMMR_PADCONFIG48" offset="0x1C0C0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG49" acronym="CTRLMMR_PADCONFIG49" offset="0x1C0C4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG50" acronym="CTRLMMR_PADCONFIG50" offset="0x1C0C8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG51" acronym="CTRLMMR_PADCONFIG51" offset="0x1C0CC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG52" acronym="CTRLMMR_PADCONFIG52" offset="0x1C0D0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG53" acronym="CTRLMMR_PADCONFIG53" offset="0x1C0D4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG54" acronym="CTRLMMR_PADCONFIG54" offset="0x1C0D8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG55" acronym="CTRLMMR_PADCONFIG55" offset="0x1C0DC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG56" acronym="CTRLMMR_PADCONFIG56" offset="0x1C0E0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG57" acronym="CTRLMMR_PADCONFIG57" offset="0x1C0E4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG58" acronym="CTRLMMR_PADCONFIG58" offset="0x1C0E8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG59" acronym="CTRLMMR_PADCONFIG59" offset="0x1C0EC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG60" acronym="CTRLMMR_PADCONFIG60" offset="0x1C0F0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG61" acronym="CTRLMMR_PADCONFIG61" offset="0x1C0F4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG62" acronym="CTRLMMR_PADCONFIG62" offset="0x1C0F8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG63" acronym="CTRLMMR_PADCONFIG63" offset="0x1C0FC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG64" acronym="CTRLMMR_PADCONFIG64" offset="0x1C100" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG65" acronym="CTRLMMR_PADCONFIG65" offset="0x1C104" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG66" acronym="CTRLMMR_PADCONFIG66" offset="0x1C108" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG67" acronym="CTRLMMR_PADCONFIG67" offset="0x1C10C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG68" acronym="CTRLMMR_PADCONFIG68" offset="0x1C110" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG69" acronym="CTRLMMR_PADCONFIG69" offset="0x1C114" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG70" acronym="CTRLMMR_PADCONFIG70" offset="0x1C118" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG71" acronym="CTRLMMR_PADCONFIG71" offset="0x1C11C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG72" acronym="CTRLMMR_PADCONFIG72" offset="0x1C120" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG73" acronym="CTRLMMR_PADCONFIG73" offset="0x1C124" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG74" acronym="CTRLMMR_PADCONFIG74" offset="0x1C128" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG75" acronym="CTRLMMR_PADCONFIG75" offset="0x1C12C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG76" acronym="CTRLMMR_PADCONFIG76" offset="0x1C130" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG77" acronym="CTRLMMR_PADCONFIG77" offset="0x1C134" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG78" acronym="CTRLMMR_PADCONFIG78" offset="0x1C138" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG79" acronym="CTRLMMR_PADCONFIG79" offset="0x1C13C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG80" acronym="CTRLMMR_PADCONFIG80" offset="0x1C140" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG81" acronym="CTRLMMR_PADCONFIG81" offset="0x1C144" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG82" acronym="CTRLMMR_PADCONFIG82" offset="0x1C148" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG83" acronym="CTRLMMR_PADCONFIG83" offset="0x1C14C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG84" acronym="CTRLMMR_PADCONFIG84" offset="0x1C150" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG85" acronym="CTRLMMR_PADCONFIG85" offset="0x1C154" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG86" acronym="CTRLMMR_PADCONFIG86" offset="0x1C158" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG87" acronym="CTRLMMR_PADCONFIG87" offset="0x1C15C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG88" acronym="CTRLMMR_PADCONFIG88" offset="0x1C160" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG89" acronym="CTRLMMR_PADCONFIG89" offset="0x1C164" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG90" acronym="CTRLMMR_PADCONFIG90" offset="0x1C168" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG91" acronym="CTRLMMR_PADCONFIG91" offset="0x1C16C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG92" acronym="CTRLMMR_PADCONFIG92" offset="0x1C170" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG93" acronym="CTRLMMR_PADCONFIG93" offset="0x1C174" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG94" acronym="CTRLMMR_PADCONFIG94" offset="0x1C178" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG95" acronym="CTRLMMR_PADCONFIG95" offset="0x1C17C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG96" acronym="CTRLMMR_PADCONFIG96" offset="0x1C180" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG97" acronym="CTRLMMR_PADCONFIG97" offset="0x1C184" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG98" acronym="CTRLMMR_PADCONFIG98" offset="0x1C188" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG99" acronym="CTRLMMR_PADCONFIG99" offset="0x1C18C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG100" acronym="CTRLMMR_PADCONFIG100" offset="0x1C190" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG101" acronym="CTRLMMR_PADCONFIG101" offset="0x1C194" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG102" acronym="CTRLMMR_PADCONFIG102" offset="0x1C198" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG103" acronym="CTRLMMR_PADCONFIG103" offset="0x1C19C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG104" acronym="CTRLMMR_PADCONFIG104" offset="0x1C1A0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG105" acronym="CTRLMMR_PADCONFIG105" offset="0x1C1A4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG106" acronym="CTRLMMR_PADCONFIG106" offset="0x1C1A8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG107" acronym="CTRLMMR_PADCONFIG107" offset="0x1C1AC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG108" acronym="CTRLMMR_PADCONFIG108" offset="0x1C1B0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG109" acronym="CTRLMMR_PADCONFIG109" offset="0x1C1B4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG110" acronym="CTRLMMR_PADCONFIG110" offset="0x1C1B8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG111" acronym="CTRLMMR_PADCONFIG111" offset="0x1C1BC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG112" acronym="CTRLMMR_PADCONFIG112" offset="0x1C1C0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG113" acronym="CTRLMMR_PADCONFIG113" offset="0x1C1C4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG114" acronym="CTRLMMR_PADCONFIG114" offset="0x1C1C8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG115" acronym="CTRLMMR_PADCONFIG115" offset="0x1C1CC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG116" acronym="CTRLMMR_PADCONFIG116" offset="0x1C1D0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG117" acronym="CTRLMMR_PADCONFIG117" offset="0x1C1D4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG118" acronym="CTRLMMR_PADCONFIG118" offset="0x1C1D8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG119" acronym="CTRLMMR_PADCONFIG119" offset="0x1C1DC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG120" acronym="CTRLMMR_PADCONFIG120" offset="0x1C1E0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG121" acronym="CTRLMMR_PADCONFIG121" offset="0x1C1E4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG122" acronym="CTRLMMR_PADCONFIG122" offset="0x1C1E8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG123" acronym="CTRLMMR_PADCONFIG123" offset="0x1C1EC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG124" acronym="CTRLMMR_PADCONFIG124" offset="0x1C1F0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG125" acronym="CTRLMMR_PADCONFIG125" offset="0x1C1F4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG126" acronym="CTRLMMR_PADCONFIG126" offset="0x1C1F8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG127" acronym="CTRLMMR_PADCONFIG127" offset="0x1C1FC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG128" acronym="CTRLMMR_PADCONFIG128" offset="0x1C200" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG129" acronym="CTRLMMR_PADCONFIG129" offset="0x1C204" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG130" acronym="CTRLMMR_PADCONFIG130" offset="0x1C208" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG131" acronym="CTRLMMR_PADCONFIG131" offset="0x1C20C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG132" acronym="CTRLMMR_PADCONFIG132" offset="0x1C210" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG133" acronym="CTRLMMR_PADCONFIG133" offset="0x1C214" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG134" acronym="CTRLMMR_PADCONFIG134" offset="0x1C218" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG135" acronym="CTRLMMR_PADCONFIG135" offset="0x1C21C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG136" acronym="CTRLMMR_PADCONFIG136" offset="0x1C220" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG137" acronym="CTRLMMR_PADCONFIG137" offset="0x1C224" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG138" acronym="CTRLMMR_PADCONFIG138" offset="0x1C228" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG139" acronym="CTRLMMR_PADCONFIG139" offset="0x1C22C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG140" acronym="CTRLMMR_PADCONFIG140" offset="0x1C230" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG141" acronym="CTRLMMR_PADCONFIG141" offset="0x1C234" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG142" acronym="CTRLMMR_PADCONFIG142" offset="0x1C238" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG143" acronym="CTRLMMR_PADCONFIG143" offset="0x1C23C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG144" acronym="CTRLMMR_PADCONFIG144" offset="0x1C240" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG145" acronym="CTRLMMR_PADCONFIG145" offset="0x1C244" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG146" acronym="CTRLMMR_PADCONFIG146" offset="0x1C248" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG147" acronym="CTRLMMR_PADCONFIG147" offset="0x1C24C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG148" acronym="CTRLMMR_PADCONFIG148" offset="0x1C250" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG149" acronym="CTRLMMR_PADCONFIG149" offset="0x1C254" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG150" acronym="CTRLMMR_PADCONFIG150" offset="0x1C258" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG151" acronym="CTRLMMR_PADCONFIG151" offset="0x1C25C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG152" acronym="CTRLMMR_PADCONFIG152" offset="0x1C260" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG153" acronym="CTRLMMR_PADCONFIG153" offset="0x1C264" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG154" acronym="CTRLMMR_PADCONFIG154" offset="0x1C268" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG155" acronym="CTRLMMR_PADCONFIG155" offset="0x1C26C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG156" acronym="CTRLMMR_PADCONFIG156" offset="0x1C270" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG157" acronym="CTRLMMR_PADCONFIG157" offset="0x1C274" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG158" acronym="CTRLMMR_PADCONFIG158" offset="0x1C278" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG159" acronym="CTRLMMR_PADCONFIG159" offset="0x1C27C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG160" acronym="CTRLMMR_PADCONFIG160" offset="0x1C280" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG161" acronym="CTRLMMR_PADCONFIG161" offset="0x1C284" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG162" acronym="CTRLMMR_PADCONFIG162" offset="0x1C288" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG163" acronym="CTRLMMR_PADCONFIG163" offset="0x1C28C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG164" acronym="CTRLMMR_PADCONFIG164" offset="0x1C290" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG165" acronym="CTRLMMR_PADCONFIG165" offset="0x1C294" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG166" acronym="CTRLMMR_PADCONFIG166" offset="0x1C298" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG167" acronym="CTRLMMR_PADCONFIG167" offset="0x1C29C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG168" acronym="CTRLMMR_PADCONFIG168" offset="0x1C2A0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x1" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG169" acronym="CTRLMMR_PADCONFIG169" offset="0x1C2A4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x1" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG170" acronym="CTRLMMR_PADCONFIG170" offset="0x1C2A8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x1" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG171" acronym="CTRLMMR_PADCONFIG171" offset="0x1C2AC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x1" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG172" acronym="CTRLMMR_PADCONFIG172" offset="0x1C2B0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG173" acronym="CTRLMMR_PADCONFIG173" offset="0x1C2B4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG174" acronym="CTRLMMR_PADCONFIG174" offset="0x1C2B8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG175" acronym="CTRLMMR_PADCONFIG175" offset="0x1C2BC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x1" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG176" acronym="CTRLMMR_PADCONFIG176" offset="0x1C2C0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x1" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG177" acronym="CTRLMMR_PADCONFIG177" offset="0x1C2C4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG178" acronym="CTRLMMR_PADCONFIG178" offset="0x1C2C8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG179" acronym="CTRLMMR_PADCONFIG179" offset="0x1C2CC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG180" acronym="CTRLMMR_PADCONFIG180" offset="0x1C2D0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG181" acronym="CTRLMMR_PADCONFIG181" offset="0x1C2D4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG182" acronym="CTRLMMR_PADCONFIG182" offset="0x1C2D8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG183" acronym="CTRLMMR_PADCONFIG183" offset="0x1C2DC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG184" acronym="CTRLMMR_PADCONFIG184" offset="0x1C2E0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG186" acronym="CTRLMMR_PADCONFIG186" offset="0x1C2E8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG187" acronym="CTRLMMR_PADCONFIG187" offset="0x1C2EC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG188" acronym="CTRLMMR_PADCONFIG188" offset="0x1C2F0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG189" acronym="CTRLMMR_PADCONFIG189" offset="0x1C2F4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG190" acronym="CTRLMMR_PADCONFIG190" offset="0x1C2F8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG191" acronym="CTRLMMR_PADCONFIG191" offset="0x1C2FC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG192" acronym="CTRLMMR_PADCONFIG192" offset="0x1C300" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG193" acronym="CTRLMMR_PADCONFIG193" offset="0x1C304" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG194" acronym="CTRLMMR_PADCONFIG194" offset="0x1C308" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_LOCK7_KICK0" acronym="CTRLMMR_LOCK7_KICK0" offset="0x1D008" width="32" description="Lower 32-bits of Partition7 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_LOCK7_KICK1 with its key value before write-protected Partition 7 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK7_KICK1" acronym="CTRLMMR_LOCK7_KICK1" offset="0x1D00C" width="32" description="Upper 32-bits of Partition 7 write lock key. This register must be written with the designated key value after a write to CTRLMMR_LOCK7_KICK0 with its key value before write-protected Partition 7 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
  </register>
</module>
