pfu:0.110859763986
prisc:0.0257106986813
instruction:0.0165231345029
expfu:0.013957236427
programmable:0.0118689869896
instructions:0.00877878543085
reconfigurable:0.00826796183868
pfus:0.00808050529984
hardware:0.00794472508193
synthesis:0.00605219394136
datapath:0.00565358339845
logic:0.00564089181315
pozzi:0.00514213973626
lut:0.00513676860878
extraction:0.00491199478726
lpnum:0.00440754834537
ienne:0.00440754834537
compilation:0.00436911358285
microarchitecture:0.00425530641177
routines:0.00390988664336
risc:0.00379059875291
r2000:0.00373684597707
mips:0.00366695011651
gate:0.00364842886394
specint92:0.0035610049735
routine:0.00334439125366
custom:0.00312341762884
cfg:0.00303838554663
laura:0.00300137729258
mahlke:0.002941128271
regehr:0.00293836556358
pnum:0.00293836556358
razdan:0.00293836556358
combinational:0.00291981976131
predication:0.00288763242459
cycle:0.00276146744961
compiler:0.00272367297533
sram:0.00260433046854
nathan:0.00254241356148
register:0.00251456276914
boolean:0.00248132980802
ternary:0.00245965286342
automation:0.00237724845851
functional:0.0022327249033
processor:0.00223063310244
kubilay:0.00220377417268
atasu:0.00220377417268
scott:0.00217419857422
goldstein:0.00214565318838
mihai:0.00214565318838
optimizations:0.00210633299539
europe:0.00209440837864
cache:0.00204052784224
jump:0.00202132120071
paolo:0.00201312804814
resources:0.00200741550468
pam:0.00199224914267
hongtao:0.00199224914267
embedded:0.00198510300219
architecture:0.00197559110506
acceleration:0.00195159320649
sigarch:0.00189529937646
hauck:0.00186842298854
vlsi:0.00186431170074
espresso:0.00183349639529
cells:0.00180600835725
clark:0.00179738300841
profile:0.00178332099922
budiu:0.00178050248675
passerone:0.00178050248675
bit:0.00176451738514
lookup:0.00175898604155
seth:0.00175849516464
conversion:0.0017400714049
rd:0.00171507273861
luts:0.00171225620293
biswas:0.00171225620293
partha:0.00171225620293
predicated:0.00169494237432
lavagno:0.00165645422322
pixie:0.00165645422322
rosa:0.00165645422322
optimization:0.00165144238924
news:0.00164697088405
gcc:0.00161662155939
truth:0.00160995332374
eqntott:0.00160923989129
today:0.00157443620699
interconnection:0.00156765114855
superscalar:0.00151172505584
writable:0.00149984176176
sigda:0.00149984176176
units:0.00149042855663
mhz:0.00147364253324
microarchitectures:0.0014705641355
paddr:0.00146918278179
nahri:0.00146918278179
grammable:0.00146918278179
cadambi:0.00146918278179
zhining:0.00146918278179
cotofana:0.00146918278179
pdata:0.00146918278179
samos:0.00146918278179
iseli:0.00146918278179
hll:0.00146918278179
shoa:0.00146918278179
moreano:0.00146918278179
shirani:0.00146918278179
latency:0.00145725445401
benefit:0.0014557422016
configurable:0.00144876746583
luciano:0.00144381621229
nikil:0.00144381621229
microarchitectural:0.00144381621229
cps:0.0014191925046
benchmark:0.00141473088637
dutt:0.0013963778205
cpu:0.00139632272905
fpgas:0.00137512229647
kilobytes:0.00137512229647
augments:0.00135522450447
pal:0.00135522450447
timothy:0.00135077160459
tiberiu:0.00132816609512
chimaera:0.00132816609512
athanas:0.00132816609512
stamatis:0.00132816609512
gokhale:0.00132816609512
shahram:0.00132816609512
chelcea:0.00132816609512
cmppt:0.00132816609512
schmit:0.00132816609512
compile:0.00132024716735
literals:0.00130896621107
claudio:0.00130216523427
benchmarks:0.00130133700808
programmed:0.00129329724751
microcode:0.00128630455396
opportunities:0.00127910774708
rs:0.00127816518495
val:0.00127078874499
sc:0.00127078874499
pipeline:0.00126332575044
traversals:0.00125680089059
microprocessors:0.00124936705154
copen:0.00124561532569
srihari:0.00124561532569
vassiliadis:0.00124561532569
girish:0.00124561532569
eqn:0.00124302533601
bits:0.00121489784366
operand:0.00120938004468
memories:0.00120304857812
backward:0.00120067251009
automated:0.00119030790797
kilobyte:0.00118700165783
alastair:0.00118700165783
venkataramani:0.00118700165783
moe:0.00118700165783
file:0.00117111042477
zhong:0.00116044990035
alireza:0.00114150413528
compton:0.00114150413528
asserted:0.00114032356123
tecs:0.00113071667969
logical:0.00111961050789
235:0.00111232635826
processors:0.00111011860622
metamorphosis:0.00110430281548
xilinx:0.00110430281548
alberto:0.00110351181261
temporary:0.00110197995277
handler:0.00109493241049
buses:0.00109493241049
switch:0.00108933817738
compilers:0.00108444750674
sanchez:0.00107282659419
maya:0.00107282659419
sami:0.00107282659419
conditional:0.00106264355017
araujo:0.00104554075127
sharad:0.00104554075127
hyperblock:0.00104554075127
coprocessors:0.00104554075127
branches:0.00104299173374
shortcomings:0.00103343890287
candidate:0.0010302845267
customized:0.00102651026216
katherine:0.00102145536068
reconfigure:0.00102145536068
200mhz:0.00102145536068
callahan:0.00102145536068
memory:0.00101663939178
rt:0.00101307870344
doubling:0.00100017616577
cisc:0.00099989450784
tlbs:0.00099989450784
silverman:0.00099989450784
herman:0.00099989450784
accelerators:0.00099989450784
a pfu:0.0382026343135
the pfu:0.0284303588431
prisc 1:0.0144926040992
pfu logic:0.0128823147548
instruction set:0.0119392932128
hardware extraction:0.0102853246229
hardware programmable:0.0080813264894
pfu is:0.0080813264894
expfu instruction:0.00805144672177
programmable logic:0.00756020705149
logic instructions:0.00644115737741
extraction routine:0.00644115737741
hardware synthesis:0.00570810070901
pfu optimization:0.00563601270524
laura pozzi:0.00563601270524
pfu jump:0.00563601270524
physical pfu:0.00563601270524
pfu programming:0.00563601270524
our prisc:0.00563601270524
logical pfu:0.00483086803306
pfu resources:0.00483086803306
pfu can:0.00483086803306
a prisc:0.00483086803306
paolo ienne:0.00483086803306
the hardware:0.00477971679257
functional unit:0.00445551838175
the instruction:0.00444866319002
general purpose:0.00442010428811
our extraction:0.00440799626695
jump optimization:0.00440799626695
application specific:0.00431399685598
memory cells:0.00429174248513
set extensions:0.00416054031851
the expfu:0.00402572336088
expfu instructions:0.00402572336088
of pfu:0.00402572336088
single pfu:0.00402572336088
pfu predication:0.00402572336088
pfu resource:0.00402572336088
width analysis:0.00402572336088
function width:0.00402572336088
our pfu:0.00402572336088
pozzi paolo:0.00402572336088
object file:0.00398490321403
cycle time:0.00398311796854
mips r2000:0.00367333022246
synthesis system:0.00365976451893
truth table:0.00361637795002
design automation:0.00357828448841
functional units:0.00351338826949
the specint92:0.00346711693209
of concept:0.0033692468637
on design:0.00331337035161
computer architecture:0.00330307312757
basic block:0.00327987043752
single cycle:0.0032333222602
pnum register:0.00322057868871
compilation environment:0.00322057868871
each pfu:0.00322057868871
pfu design:0.00322057868871
pfu table:0.00322057868871
1 pfu:0.00322057868871
pfu function:0.00322057868871
programmable active:0.00322057868871
extraction routines:0.00322057868871
pfu expression:0.00322057868871
base instruction:0.00322057868871
pfu we:0.00322057868871
programmable resources:0.00322057868871
predication optimization:0.00322057868871
active memories:0.00322057868871
pfu and:0.00322057868871
boolean function:0.00310881293487
table lookup:0.00309975252859
cycle count:0.00303584164435
instruction cache:0.00300168231059
per application:0.00296780572021
compilation system:0.00290777194288
the mips:0.00288792588317
nathan clark:0.00277369354567
in europe:0.00269596943515
profile information:0.00268233905321
automation and:0.00267249229443
programmable gate:0.00264709662238
field programmable:0.00258312710716
can evaluate:0.00258312710716
analysis step:0.00256574585738
to program:0.00255510192959
today s:0.00253560072202
this optimization:0.0024999297211
scott mahlke:0.00249148382523
the compiler:0.00242540541582
the lpnum:0.00241543401653
the prisc:0.00241543401653
only pfu:0.00241543401653
programming information:0.00241543401653
1 compilation:0.00241543401653
john regehr:0.00241543401653
custom functional:0.00241543401653
alberto la:0.00241543401653
r2000 code:0.00241543401653
an expfu:0.00241543401653
compilation synthesis:0.00241543401653
for prisc:0.00241543401653
operand buses:0.00241543401653
input literals:0.00241543401653
22 describes:0.00241543401653
razdan 22:0.00241543401653
specint92 benchmarks:0.00241543401653
set computers:0.00241543401653
as pfu:0.00241543401653
programming memory:0.00241543401653
the pam:0.00241543401653
pfu memory:0.00241543401653
the pnum:0.00241543401653
wide add:0.00241543401653
atasu laura:0.00241543401653
computers prisc:0.00241543401653
pfu optimizations:0.00241543401653
kubilay atasu:0.00241543401653
risc functional:0.00241543401653
exp gcc:0.00241543401653
pfu in:0.00241543401653
optimization instances:0.00241543401653
interconnection matrix:0.00241543401653
synthesis routines:0.00241543401653
pfu to:0.00241543401653
test in:0.0023954340254
performance modeling:0.00236556121914
logic synthesis:0.00234619833329
acm sigarch:0.00233160970115
sigarch computer:0.00233160970115
architecture news:0.00233160970115
our current:0.00232663558138
proceedings of:0.00232464562194
instructions in:0.00229070768094
conference on:0.00228748830164
instruction sequence:0.0022832402836
a reconfigurable:0.00224434846153
memory cell:0.00224434846153
predicated execution:0.00224434846153
benefit from:0.00222410630783
a hardware:0.00221600291416
instruction scheduling:0.00221284331586
the cfg:0.00220883008275
the conference:0.00220513474942
purpose applications:0.00220399813347
pfu the:0.00220399813347
logic evaluation:0.00220399813347
automated instruction:0.00220399813347
programmable functional:0.00220399813347
if val:0.00220399813347
computer instruction:0.00220399813347
clark hongtao:0.00220399813347
reconfigurable functional:0.00220399813347
claudio passerone:0.00220399813347
hongtao zhong:0.00220399813347
partha biswas:0.00220399813347
of instructions:0.00219861046797
32 bit:0.00218423352644
gate arrays:0.00217614444253
embedded systems:0.00216517404181
news v:0.00214118624319
signal processing:0.00213927161819
high performance:0.00212997244389
vlsi signal:0.00208327476758
optimization the:0.00208327476758
instructions to:0.00208327476758
long integer:0.00208027015925
scott hauck:0.00208027015925
combinational function:0.00208027015925
reconfigurable processor:0.00208027015925
la rosa:0.00208027015925
set design:0.00208027015925
mihai budiu:0.00208027015925
the physical:0.00204723086902
application performance:0.00204311833424
europe p:0.00202880127462
instruction sets:0.00202099151103
gcc li:0.00199245160702
our hardware:0.00199245160702
the espresso:0.00199245160702
evaluation phase:0.00199245160702
international symposium:0.00198813307343
and test:0.00198339942697
control flow:0.00196364885413
for embedded:0.00196090766181
of vlsi:0.00193427972041
target address:0.00192430939303
through instruction:0.00192430939303
gate array:0.00192430939303
instructions and:0.00190892306745
of today:0.00190854101219
processing systems:0.00190073241294
luciano lavagno:0.00186861286892
data segment:0.00186861286892
of hardware:0.0018615658771
processors proceedings:0.00183368272623
time optimizations:0.00182150498661
for reconfigurable:0.00182150498661
of a pfu:0.0124156043138
of the pfu:0.00931093651888
pfu logic instructions:0.00677159019555
a pfu is:0.00620780215692
the physical pfu:0.0059251414211
a prisc 1:0.00507869264666
pfu jump optimization:0.00507869264666
in a pfu:0.00507869264666
a pfu can:0.00507869264666
instruction set extensions:0.00440844427958
that a pfu:0.00423224387222
pozzi paolo ienne:0.00423224387222
function width analysis:0.00423224387222
laura pozzi paolo:0.00423224387222
the pfu jump:0.00423224387222
the hardware extraction:0.00423224387222
hardware extraction routine:0.00423224387222
a single pfu:0.00423224387222
proof of concept:0.00404533433765
conference on design:0.00385747099249
on design automation:0.00380185119288
a single cycle:0.00379054102872
proceedings of the:0.00362055030669
hardware programmable logic:0.00338579509777
pfu table lookup:0.00338579509777
the base instruction:0.00338579509777
programmable active memories:0.00338579509777
base instruction set:0.00338579509777
of a prisc:0.00338579509777
pfu predication optimization:0.00338579509777
hardware programmable resources:0.00338579509777
test in europe:0.00301411924388
design automation and:0.00301411924388
automation and test:0.00301411924388
and test in:0.00300198739061
a general purpose:0.00268580785259
the conference on:0.00260294027608
computer architecture news:0.00258353078047
acm sigarch computer:0.00258353078047
architecture news v:0.00258353078047
sigarch computer architecture:0.00258353078047
instruction set computers:0.00253934632333
an expfu instruction:0.00253934632333
pfu can evaluate:0.00253934632333
the pnum register:0.00253934632333
the specint92 benchmarks:0.00253934632333
razdan 22 describes:0.00253934632333
long integer multiplication:0.00253934632333
the interconnection matrix:0.00253934632333
prisc 1 compilation:0.00253934632333
custom functional unit:0.00253934632333
the expfu instruction:0.00253934632333
prisc 1 pfu:0.00253934632333
our extraction routines:0.00253934632333
atasu laura pozzi:0.00253934632333
use the pfu:0.00253934632333
the pfu programming:0.00253934632333
our hardware extraction:0.00253934632333
the pfu memory:0.00253934632333
a pfu to:0.00253934632333
logical pfu function:0.00253934632333
for prisc 1:0.00253934632333
application performance by:0.00253934632333
general purpose applications:0.00253934632333
set computers prisc:0.00253934632333
a pfu resource:0.00253934632333
the pfu predication:0.00253934632333
the data segment:0.00253934632333
alberto la rosa:0.00253934632333
our prisc 1:0.00253934632333
pfu optimization instances:0.00253934632333
physical pfu resources:0.00253934632333
only pfu logic:0.00253934632333
a reconfigurable processor:0.00253934632333
kubilay atasu laura:0.00253934632333
of the conference:0.00253585843121
the cycle time:0.00249173705054
programmable gate arrays:0.00234184639589
programmable functional units:0.00232792580885
reconfigurable functional unit:0.00232792580885
computer instruction sets:0.00232792580885
hardware synthesis system:0.00232792580885
hardware programmable functional:0.00232792580885
clark hongtao zhong:0.00232792580885
automated instruction set:0.00232792580885
the mips r2000:0.00232792580885
journal of vlsi:0.00232776944329
processing systems v:0.00232776944329
of vlsi signal:0.00230388074642
vlsi signal processing:0.0022923363688
international symposium on:0.00229115650426
field programmable gate:0.0022834723438
signal processing systems:0.00226998977273
in europe p:0.00223817321049
of the cfg:0.00220422213979
instruction set design:0.00220422213979
to program and:0.00220422213979
of programmable logic:0.00220422213979
is significantly slower:0.00211643156471
compile time optimizations:0.00211643156471
of today s:0.0020915065623
the instruction cache:0.0020915065623
and and and:0.00204831935004
specific instruction set:0.00204831935004
processors proceedings of:0.00200019551817
amount of hardware:0.00199265411252
is a logic:0.00199265411252
for hardware synthesis:0.00199265411252
a truth table:0.00199265411252
of the hardware:0.00197375980008
n 2 p:0.00195631852193
application specific instruction:0.00194557841207
inclusion of a:0.00194557841207
for embedded systems:0.00193703138953
for predicated execution:0.0018688027879
support for predicated:0.0018688027879
symposium on field:0.00183660359578
on field programmable:0.00183660359578
the latency of:0.00177439472032
all of the:0.00177138104299
instruction set architecture:0.00171260425785
prisc 1 datapath:0.00169289754889
select sequences of:0.00169289754889
networks which could:0.00169289754889
risc functional units:0.00169289754889
layout cost of:0.00169289754889
of our prisc:0.00169289754889
of hardware programmable:0.00169289754889
a pfu expression:0.00169289754889
architectures modeling and:0.00169289754889
the existing functional:0.00169289754889
programmable instruction set:0.00169289754889
use a pfu:0.00169289754889
single pfu resource:0.00169289754889
have any real:0.00169289754889
reconfigurable systems for:0.00169289754889
design challenges systems:0.00169289754889
nahri moreano guido:0.00169289754889
the hardware synthesis:0.00169289754889
the hardware programmable:0.00169289754889
pfu logic operations:0.00169289754889
the lpnum field:0.00169289754889
prisc software acceleration:0.00169289754889
the specint92 benchmark:0.00169289754889
candidate for implementation:0.00169289754889
16 bit integer:0.00169289754889
contain any backward:0.00169289754889
mips r2000 code:0.00169289754889
compilation synthesis system:0.00169289754889
the pfu optimizations:0.00169289754889
shirani run time:0.00169289754889
uses profile information:0.00169289754889
specint92 benchmark suite:0.00169289754889
22 describes a:0.00169289754889
pfu section 4:0.00169289754889
of concept experiment:0.00169289754889
the pfu design:0.00169289754889
programmable logic to:0.00169289754889
need to program:0.00169289754889
example c code:0.00169289754889
any real hardware:0.00169289754889
iseli and sanchez:0.00169289754889
the expfu exception:0.00169289754889
logic instructions in:0.00169289754889
programmable logic for:0.00169289754889
pfu number to:0.00169289754889
expression optimization a:0.00169289754889
pfu function is:0.00169289754889
static pfu optimization:0.00169289754889
by the pfu:0.00169289754889
seth c goldstein:0.00169289754889
new instructions by:0.00169289754889
under microarchitectural constraints:0.00169289754889
programming the pfu:0.00169289754889
cps eqn exp:0.00169289754889
unlike the work:0.00169289754889
pfu is a:0.00169289754889
programmer applied optimization:0.00169289754889
our performance modeling:0.00169289754889
set extensions under:0.00169289754889
huang sharad malik:0.00169289754889
a pfu and:0.00169289754889
pfu is significantly:0.00169289754889
and simulation samos:0.00169289754889
a pfu as:0.00169289754889
processor design challenges:0.00169289754889
output bit and:0.00169289754889
the logical pfu:0.00169289754889
a custom functional:0.00169289754889
other risc functional:0.00169289754889
the layout cost:0.00169289754889
a 1 kilobyte:0.00169289754889
computer to design:0.00169289754889
functions per application:0.00169289754889
automatic application specific:0.00169289754889
dependent pfu logic:0.00169289754889
software acceleration techniques:0.00169289754889
transistors for a:0.00169289754889
one output the:0.00169289754889
alireza shoa shahram:0.00169289754889
