>LFM FOLDBACK
![LFM Foldback](https://github.com/Joyal-babu/FPGA_VERILOG_VHDL/assets/123290522/82f94f9b-a11b-4194-a3b5-35b2488e4f61)

>DDS CONFIGURATION
![dds config 2](https://github.com/Joyal-babu/FPGA_VERILOG_VHDL/assets/123290522/8f70b6cf-91cd-4731-ab50-53f481566021)
![dds config 1](https://github.com/Joyal-babu/FPGA_VERILOG_VHDL/assets/123290522/9d1e6d7b-5357-4735-b1e1-31a6856cbab1)
![dds config 3](https://github.com/Joyal-babu/FPGA_VERILOG_VHDL/assets/123290522/bf6cbe3a-7e90-468b-b310-ddeeb5397d1e)
