module ram1(clk, we, inaddr, outaddr, din, dout, ram1);
    input clk;
	 input we;
	 input [3:0] inaddr;
	 input [3:0] outaddr;
	 input [7:0] din;
	 
	 output reg [7:0] dout;
	 
	 reg [7:0] ram1 [3:0];

initial
begin
    $readmemh("C:/Digital_Experiment/EXP7/ram1.txt", ram1, 0, 15);
end

always @(posedge clk)
begin
    if (we)
        ram1[inaddr] <= din;
    else
        dout <= ram1[outaddr];
end

endmodule
