Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2109
design__instance__area,25873.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0007853599381633103
power__switching__total,0.0008093332871794701
power__leakage__total,4.4929552700523345E-7
power__total,0.0015951424138620496
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26763303442057845
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26811933987469355
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11874762620432834
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.832231862535734
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.118748
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.509676
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29112099666056007
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.29478539887927424
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6153855932349224
timing__setup__ws__corner:nom_slow_1p08V_125C,12.229061665008178
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.615386
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.229062
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2766630058911766
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2781190634291526
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3094992127963421
timing__setup__ws__corner:nom_typ_1p20V_25C,14.36060999651501
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.309499
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.881027
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26763303442057845
clock__skew__worst_setup,0.26811933987469355
timing__hold__ws,0.11874762620432834
timing__setup__ws,12.229061665008178
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118748
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.229062
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,2109
design__instance__area__stdcell,25873.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.893988
design__instance__utilization__stdcell,0.893988
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,71
design__instance__area__class:inverter,400.982
design__instance__count__class:sequential_cell,103
design__instance__area__class:sequential_cell,4858.96
design__instance__count__class:multi_input_combinational_cell,1550
design__instance__area__class:multi_input_combinational_cell,15660.1
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,357
design__instance__area__class:timing_repair_buffer,4733.77
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,73141.3
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,147
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,2222
route__net__special,2
route__drc_errors__iter:0,3539
route__wirelength__iter:0,85179
route__drc_errors__iter:1,1886
route__wirelength__iter:1,84602
route__drc_errors__iter:2,1868
route__wirelength__iter:2,84347
route__drc_errors__iter:3,343
route__wirelength__iter:3,83661
route__drc_errors__iter:4,67
route__wirelength__iter:4,83561
route__drc_errors__iter:5,20
route__wirelength__iter:5,83543
route__drc_errors__iter:6,2
route__wirelength__iter:6,83546
route__drc_errors__iter:7,0
route__wirelength__iter:7,83544
route__drc_errors,0
route__wirelength,83544
route__vias,17241
route__vias__singlecut,17241
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,383.82
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,108
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,108
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,108
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,108
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000390029
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000405226
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000204783
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000405226
design_powergrid__voltage__worst,0.0000405226
design_powergrid__voltage__worst__net:VPWR,1.19996
design_powergrid__drop__worst,0.0000405226
design_powergrid__drop__worst__net:VPWR,0.0000390029
design_powergrid__voltage__worst__net:VGND,0.0000405226
design_powergrid__drop__worst__net:VGND,0.0000405226
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00002069999999999999832213208594833275810742634348571300506591796875
ir__drop__worst,0.00003899999999999999929396754527743951257434673607349395751953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
