// Seed: 1437635352
module module_0;
  assign id_1 = id_1;
  module_3(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1;
  module_0();
  final {id_1 - {1 < id_1{id_1}}, 1 * 1, id_1, id_1} = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always_ff id_3 = 1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
