#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001be676eee40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001be6749d7c0 .scope function.vec4.s16, "isqrt_fn" "isqrt_fn" 3 7, 3 7 0, S_000001be676eee40;
 .timescale 0 0;
v000001be676f54f0_0 .var "b", 31 0;
; Variable isqrt_fn is vec4 return value of scope S_000001be6749d7c0
v000001be676f59f0_0 .var "m", 31 0;
v000001be676f5b30_0 .var "tx", 31 0;
v000001be676f5bd0_0 .var "ty", 31 0;
v000001be676f4550_0 .var "x", 31 0;
TD_$unit.isqrt_fn ;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001be676f59f0_0, 0, 32;
    %load/vec4 v000001be676f4550_0;
    %store/vec4 v000001be676f5b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be676f5bd0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001be676f5bd0_0;
    %load/vec4 v000001be676f59f0_0;
    %or;
    %store/vec4 v000001be676f54f0_0, 0, 32;
    %load/vec4 v000001be676f5bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001be676f5bd0_0, 0, 32;
    %load/vec4 v000001be676f54f0_0;
    %load/vec4 v000001be676f5b30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v000001be676f5b30_0;
    %load/vec4 v000001be676f54f0_0;
    %sub;
    %store/vec4 v000001be676f5b30_0, 0, 32;
    %load/vec4 v000001be676f5bd0_0;
    %load/vec4 v000001be676f59f0_0;
    %or;
    %store/vec4 v000001be676f5bd0_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001be676f59f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001be676f59f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %load/vec4 v000001be676f5bd0_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to isqrt_fn (store_vec4_to_lval)
    %disable/flow S_000001be6749d7c0;
    %end;
S_000001be67729d60 .scope module, "isqrt" "isqrt" 4 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "x_vld";
    .port_info 3 /INPUT 32 "x";
    .port_info 4 /OUTPUT 1 "y_vld";
    .port_info 5 /OUTPUT 16 "y";
P_000001be67726500 .param/l "m" 1 4 24, C4<01000000000000000000000000000000>;
P_000001be67726538 .param/l "n_pipe_stages" 0 4 8, +C4<00000000000000000000000000010000>;
P_000001be67726570 .param/l "n_slices" 1 4 21, +C4<00000000000000000000000000010000>;
P_000001be677265a8 .param/l "n_slices_per_stage" 1 4 22, +C4<00000000000000000000000000000001>;
o000001be6772fe08 .functor BUFZ 1, C4<z>; HiZ drive
L_000001be67803db0 .functor BUFZ 1, o000001be6772fe08, C4<0>, C4<0>, C4<0>;
o000001be6772fdd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001be678046e0 .functor BUFZ 32, o000001be6772fdd8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6779aa20_0 .net *"_ivl_98", 0 0, L_000001be67803db0;  1 drivers
o000001be6772a378 .functor BUFZ 1, C4<z>; HiZ drive
v000001be67799a80_0 .net "clk", 0 0, o000001be6772a378;  0 drivers
v000001be6779b2e0_0 .net "ivld", 15 0, L_000001be67802f60;  1 drivers
v000001be6779a2a0 .array "ix", 15 0;
v000001be6779a2a0_0 .net v000001be6779a2a0 0, 31 0, L_000001be678046e0; 1 drivers
v000001be6779a2a0_1 .net v000001be6779a2a0 1, 31 0, L_000001be676e45f0; 1 drivers
v000001be6779a2a0_2 .net v000001be6779a2a0 2, 31 0, L_000001be6766ca60; 1 drivers
v000001be6779a2a0_3 .net v000001be6779a2a0 3, 31 0, L_000001be6766d080; 1 drivers
v000001be6779a2a0_4 .net v000001be6779a2a0 4, 31 0, L_000001be6766d2b0; 1 drivers
v000001be6779a2a0_5 .net v000001be6779a2a0 5, 31 0, L_000001be67804440; 1 drivers
v000001be6779a2a0_6 .net v000001be6779a2a0 6, 31 0, L_000001be67803f70; 1 drivers
v000001be6779a2a0_7 .net v000001be6779a2a0 7, 31 0, L_000001be678040c0; 1 drivers
v000001be6779a2a0_8 .net v000001be6779a2a0 8, 31 0, L_000001be67804670; 1 drivers
v000001be6779a2a0_9 .net v000001be6779a2a0 9, 31 0, L_000001be67804280; 1 drivers
v000001be6779a2a0_10 .net v000001be6779a2a0 10, 31 0, L_000001be67803b80; 1 drivers
v000001be6779a2a0_11 .net v000001be6779a2a0 11, 31 0, L_000001be678047c0; 1 drivers
v000001be6779a2a0_12 .net v000001be6779a2a0 12, 31 0, L_000001be67803d40; 1 drivers
v000001be6779a2a0_13 .net v000001be6779a2a0 13, 31 0, L_000001be67803bf0; 1 drivers
v000001be6779a2a0_14 .net v000001be6779a2a0 14, 31 0, L_000001be678048a0; 1 drivers
v000001be6779a2a0_15 .net v000001be6779a2a0 15, 31 0, L_000001be678043d0; 1 drivers
L_000001be677a2708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be6779b7e0 .array "iy", 15 0;
v000001be6779b7e0_0 .net v000001be6779b7e0 0, 31 0, L_000001be677a2708; 1 drivers
v000001be6779b7e0_1 .net v000001be6779b7e0 1, 31 0, L_000001be6766c9f0; 1 drivers
v000001be6779b7e0_2 .net v000001be6779b7e0 2, 31 0, L_000001be6766cd00; 1 drivers
v000001be6779b7e0_3 .net v000001be6779b7e0 3, 31 0, L_000001be6766d240; 1 drivers
v000001be6779b7e0_4 .net v000001be6779b7e0 4, 31 0, L_000001be6766c590; 1 drivers
v000001be6779b7e0_5 .net v000001be6779b7e0 5, 31 0, L_000001be67803aa0; 1 drivers
v000001be6779b7e0_6 .net v000001be6779b7e0 6, 31 0, L_000001be67804600; 1 drivers
v000001be6779b7e0_7 .net v000001be6779b7e0 7, 31 0, L_000001be67803b10; 1 drivers
v000001be6779b7e0_8 .net v000001be6779b7e0 8, 31 0, L_000001be67804130; 1 drivers
v000001be6779b7e0_9 .net v000001be6779b7e0 9, 31 0, L_000001be67804750; 1 drivers
v000001be6779b7e0_10 .net v000001be6779b7e0 10, 31 0, L_000001be67803e90; 1 drivers
v000001be6779b7e0_11 .net v000001be6779b7e0 11, 31 0, L_000001be67803e20; 1 drivers
v000001be6779b7e0_12 .net v000001be6779b7e0 12, 31 0, L_000001be67803fe0; 1 drivers
v000001be6779b7e0_13 .net v000001be6779b7e0 13, 31 0, L_000001be67804360; 1 drivers
v000001be6779b7e0_14 .net v000001be6779b7e0 14, 31 0, L_000001be67803a30; 1 drivers
v000001be6779b7e0_15 .net v000001be6779b7e0 15, 31 0, L_000001be67804210; 1 drivers
v000001be67799da0_0 .net "ovld", 15 0, L_000001be67802ba0;  1 drivers
v000001be67799e40 .array "ox", 15 0;
v000001be67799e40_0 .net v000001be67799e40 0, 31 0, v000001be676bfed0_0; 1 drivers
v000001be67799e40_1 .net v000001be67799e40 1, 31 0, v000001be676ebef0_0; 1 drivers
v000001be67799e40_2 .net v000001be67799e40 2, 31 0, v000001be6777f640_0; 1 drivers
v000001be67799e40_3 .net v000001be67799e40 3, 31 0, v000001be6777f140_0; 1 drivers
v000001be67799e40_4 .net v000001be67799e40 4, 31 0, v000001be67782520_0; 1 drivers
v000001be67799e40_5 .net v000001be67799e40 5, 31 0, v000001be67782a20_0; 1 drivers
v000001be67799e40_6 .net v000001be67799e40 6, 31 0, v000001be6778d520_0; 1 drivers
v000001be67799e40_7 .net v000001be67799e40 7, 31 0, v000001be6778d980_0; 1 drivers
v000001be67799e40_8 .net v000001be67799e40 8, 31 0, v000001be67790d90_0; 1 drivers
v000001be67799e40_9 .net v000001be67799e40 9, 31 0, v000001be6778f3f0_0; 1 drivers
v000001be67799e40_10 .net v000001be67799e40 10, 31 0, v000001be67798810_0; 1 drivers
v000001be67799e40_11 .net v000001be67799e40 11, 31 0, v000001be67798b30_0; 1 drivers
v000001be67799e40_12 .net v000001be67799e40 12, 31 0, v000001be67795390_0; 1 drivers
v000001be67799e40_13 .net v000001be67799e40 13, 31 0, v000001be67795e30_0; 1 drivers
v000001be67799e40_14 .net v000001be67799e40 14, 31 0, v000001be67799bc0_0; 1 drivers
v000001be67799e40_15 .net v000001be67799e40 15, 31 0, v000001be6779a0c0_0; 1 drivers
v000001be6779a340 .array "oy", 15 0;
v000001be6779a340_0 .net v000001be6779a340 0, 31 0, v000001be676bff70_0; 1 drivers
v000001be6779a340_1 .net v000001be6779a340 1, 31 0, v000001be676ebf90_0; 1 drivers
v000001be6779a340_2 .net v000001be6779a340 2, 31 0, v000001be6777f8c0_0; 1 drivers
v000001be6779a340_3 .net v000001be6779a340 3, 31 0, v000001be6777f320_0; 1 drivers
v000001be6779a340_4 .net v000001be6779a340 4, 31 0, v000001be67781120_0; 1 drivers
v000001be6779a340_5 .net v000001be6779a340 5, 31 0, v000001be67782de0_0; 1 drivers
v000001be6779a340_6 .net v000001be6779a340 6, 31 0, v000001be6778dca0_0; 1 drivers
v000001be6779a340_7 .net v000001be6779a340 7, 31 0, v000001be6778e6a0_0; 1 drivers
v000001be6779a340_8 .net v000001be6779a340 8, 31 0, v000001be67790bb0_0; 1 drivers
v000001be6779a340_9 .net v000001be6779a340 9, 31 0, v000001be67790610_0; 1 drivers
v000001be6779a340_10 .net v000001be6779a340 10, 31 0, v000001be67798590_0; 1 drivers
v000001be6779a340_11 .net v000001be6779a340 11, 31 0, v000001be677979b0_0; 1 drivers
v000001be6779a340_12 .net v000001be6779a340 12, 31 0, v000001be67796510_0; 1 drivers
v000001be6779a340_13 .net v000001be6779a340 13, 31 0, v000001be67796010_0; 1 drivers
v000001be6779a340_14 .net v000001be6779a340 14, 31 0, v000001be6779a660_0; 1 drivers
v000001be6779a340_15 .net v000001be6779a340 15, 31 0, v000001be6779a200_0; 1 drivers
o000001be6772a468 .functor BUFZ 1, C4<z>; HiZ drive
v000001be6779ac00_0 .net "rst", 0 0, o000001be6772a468;  0 drivers
v000001be6779aca0_0 .net "x", 31 0, o000001be6772fdd8;  0 drivers
v000001be6779ae80_0 .net "x_vld", 0 0, o000001be6772fe08;  0 drivers
v000001be6779ade0_0 .net "y", 15 0, L_000001be67801980;  1 drivers
v000001be6779b380_0 .net "y_vld", 0 0, L_000001be67802740;  1 drivers
L_000001be677fb880 .part L_000001be67802f60, 0, 1;
L_000001be677fa840 .part L_000001be67802f60, 1, 1;
L_000001be677fa5c0 .part L_000001be67802f60, 2, 1;
L_000001be677fa020 .part L_000001be67802f60, 3, 1;
L_000001be677fb9c0 .part L_000001be67802f60, 4, 1;
L_000001be677f9620 .part L_000001be67802f60, 5, 1;
L_000001be677faac0 .part L_000001be67802f60, 6, 1;
L_000001be677fade0 .part L_000001be67802f60, 7, 1;
L_000001be677fb2e0 .part L_000001be67802f60, 8, 1;
L_000001be677fcaa0 .part L_000001be67802f60, 9, 1;
L_000001be677fc640 .part L_000001be67802f60, 10, 1;
L_000001be677fc3c0 .part L_000001be67802f60, 11, 1;
L_000001be677fc280 .part L_000001be67802f60, 12, 1;
L_000001be677fce60 .part L_000001be67802f60, 13, 1;
L_000001be67802600 .part L_000001be67802f60, 14, 1;
L_000001be67802420 .part L_000001be67802f60, 15, 1;
LS_000001be67802ba0_0_0 .concat8 [ 1 1 1 1], v000001be676bf430_0, v000001be676ec8f0_0, v000001be6777f5a0_0, v000001be6777e560_0;
LS_000001be67802ba0_0_4 .concat8 [ 1 1 1 1], v000001be677820c0_0, v000001be677813a0_0, v000001be6778eba0_0, v000001be6778e420_0;
LS_000001be67802ba0_0_8 .concat8 [ 1 1 1 1], v000001be67790070_0, v000001be67790c50_0, v000001be67798770_0, v000001be67797e10_0;
LS_000001be67802ba0_0_12 .concat8 [ 1 1 1 1], v000001be677952f0_0, v000001be677972d0_0, v000001be6779aac0_0, v000001be67799c60_0;
L_000001be67802ba0 .concat8 [ 4 4 4 4], LS_000001be67802ba0_0_0, LS_000001be67802ba0_0_4, LS_000001be67802ba0_0_8, LS_000001be67802ba0_0_12;
L_000001be67801de0 .part L_000001be67802ba0, 0, 1;
L_000001be67802880 .part L_000001be67802ba0, 1, 1;
L_000001be67802380 .part L_000001be67802ba0, 2, 1;
L_000001be67802060 .part L_000001be67802ba0, 3, 1;
L_000001be67802560 .part L_000001be67802ba0, 4, 1;
L_000001be67802920 .part L_000001be67802ba0, 5, 1;
L_000001be678026a0 .part L_000001be67802ba0, 6, 1;
L_000001be67802c40 .part L_000001be67802ba0, 7, 1;
L_000001be67802ce0 .part L_000001be67802ba0, 8, 1;
L_000001be678024c0 .part L_000001be67802ba0, 9, 1;
L_000001be67803280 .part L_000001be67802ba0, 10, 1;
L_000001be67802b00 .part L_000001be67802ba0, 11, 1;
L_000001be67802d80 .part L_000001be67802ba0, 12, 1;
L_000001be67803320 .part L_000001be67802ba0, 13, 1;
L_000001be678021a0 .part L_000001be67802ba0, 14, 1;
LS_000001be67802f60_0_0 .concat8 [ 1 1 1 1], L_000001be67803db0, L_000001be67801de0, L_000001be67802880, L_000001be67802380;
LS_000001be67802f60_0_4 .concat8 [ 1 1 1 1], L_000001be67802060, L_000001be67802560, L_000001be67802920, L_000001be678026a0;
LS_000001be67802f60_0_8 .concat8 [ 1 1 1 1], L_000001be67802c40, L_000001be67802ce0, L_000001be678024c0, L_000001be67803280;
LS_000001be67802f60_0_12 .concat8 [ 1 1 1 1], L_000001be67802b00, L_000001be67802d80, L_000001be67803320, L_000001be678021a0;
L_000001be67802f60 .concat8 [ 4 4 4 4], LS_000001be67802f60_0_0, LS_000001be67802f60_0_4, LS_000001be67802f60_0_8, LS_000001be67802f60_0_12;
L_000001be67802740 .part L_000001be67802ba0, 15, 1;
L_000001be67801980 .part v000001be6779a200_0, 0, 16;
S_000001be6766e690 .scope generate, "u[0]" "u[0]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771ae20 .param/l "i" 0 4 41, +C4<00>;
S_000001be6766e820 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be6766e690;
 .timescale 0 0;
S_000001be6766af10 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be6766e820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771ab60 .param/l "m" 0 5 3, C4<01000000000000000000000000000000>;
v000001be676bf2f0_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be676c03d0_0 .net "cox", 31 0, L_000001be677f99e0;  1 drivers
v000001be676c0a10_0 .net "coy", 31 0, L_000001be67703520;  1 drivers
v000001be676c0650_0 .net "ivld", 0 0, L_000001be677fb880;  1 drivers
v000001be676bfd90_0 .net "ix", 31 0, L_000001be678046e0;  alias, 1 drivers
v000001be676c0470_0 .net "iy", 31 0, L_000001be677a2708;  alias, 1 drivers
v000001be676bf430_0 .var "ovld", 0 0;
v000001be676bfed0_0 .var "ox", 31 0;
v000001be676bff70_0 .var "oy", 31 0;
v000001be676c0150_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
E_000001be6771a620 .event posedge, v000001be676bf2f0_0;
S_000001be6766b0a0 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be6766af10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771a220 .param/l "m" 0 6 3, C4<01000000000000000000000000000000>;
L_000001be677a1508 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001be67703440 .functor OR 32, L_000001be677a2708, L_000001be677a1508, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67703520 .functor OR 32, L_000001be677fbb00, L_000001be677f98a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be676f47d0_0 .net/2u *"_ivl_0", 31 0, L_000001be677a1508;  1 drivers
v000001be676f4f50_0 .net *"_ivl_10", 31 0, L_000001be677fbb00;  1 drivers
v000001be676f5d10_0 .net *"_ivl_12", 30 0, L_000001be677fb4c0;  1 drivers
L_000001be677a1550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be676f5ef0_0 .net *"_ivl_14", 0 0, L_000001be677a1550;  1 drivers
L_000001be677a1598 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be676f5f90_0 .net/2u *"_ivl_16", 31 0, L_000001be677a1598;  1 drivers
L_000001be677a15e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be676f4ff0_0 .net/2u *"_ivl_18", 31 0, L_000001be677a15e0;  1 drivers
v000001be676f4910_0 .net *"_ivl_20", 31 0, L_000001be677f98a0;  1 drivers
v000001be676f49b0_0 .net *"_ivl_6", 31 0, L_000001be6779c8c0;  1 drivers
v000001be676f4370_0 .net "b", 31 0, L_000001be67703440;  1 drivers
v000001be676f4cd0_0 .net "ix", 31 0, L_000001be678046e0;  alias, 1 drivers
v000001be676f4870_0 .net "iy", 31 0, L_000001be677a2708;  alias, 1 drivers
v000001be676f4410_0 .net "ox", 31 0, L_000001be677f99e0;  alias, 1 drivers
v000001be676f4d70_0 .net "oy", 31 0, L_000001be67703520;  alias, 1 drivers
v000001be676f5090_0 .net "x_ge_b", 0 0, L_000001be6779c6e0;  1 drivers
L_000001be6779c6e0 .cmp/ge 32, L_000001be678046e0, L_000001be67703440;
L_000001be6779c8c0 .arith/sub 32, L_000001be678046e0, L_000001be67703440;
L_000001be677f99e0 .functor MUXZ 32, L_000001be678046e0, L_000001be6779c8c0, L_000001be6779c6e0, C4<>;
L_000001be677fb4c0 .part L_000001be677a2708, 1, 31;
L_000001be677fbb00 .concat [ 31 1 0 0], L_000001be677fb4c0, L_000001be677a1550;
L_000001be677f98a0 .functor MUXZ 32, L_000001be677a15e0, L_000001be677a1598, L_000001be6779c6e0, C4<>;
S_000001be67662410 .scope generate, "u[1]" "u[1]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a160 .param/l "i" 0 4 41, +C4<01>;
S_000001be676625a0 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67662410;
 .timescale 0 0;
S_000001be6749e7c0 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be676625a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771abe0 .param/l "m" 0 5 3, C4<00010000000000000000000000000000>;
v000001be676eb4f0_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be676ec490_0 .net "cox", 31 0, L_000001be677fa8e0;  1 drivers
v000001be676ebbd0_0 .net "coy", 31 0, L_000001be677032f0;  1 drivers
v000001be676ec3f0_0 .net "ivld", 0 0, L_000001be677fa840;  1 drivers
v000001be676ebe50_0 .net "ix", 31 0, L_000001be676e45f0;  alias, 1 drivers
v000001be676ec710_0 .net "iy", 31 0, L_000001be6766c9f0;  alias, 1 drivers
v000001be676ec8f0_0 .var "ovld", 0 0;
v000001be676ebef0_0 .var "ox", 31 0;
v000001be676ebf90_0 .var "oy", 31 0;
v000001be676b4850_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be6749e950 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be6749e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771aae0 .param/l "m" 0 6 3, C4<00010000000000000000000000000000>;
L_000001be677a1628 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001be67703ad0 .functor OR 32, L_000001be6766c9f0, L_000001be677a1628, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be677032f0 .functor OR 32, L_000001be677faa20, L_000001be677fa340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be676bedf0_0 .net/2u *"_ivl_0", 31 0, L_000001be677a1628;  1 drivers
v000001be676bf4d0_0 .net *"_ivl_10", 31 0, L_000001be677faa20;  1 drivers
v000001be676d10e0_0 .net *"_ivl_12", 30 0, L_000001be677fa980;  1 drivers
L_000001be677a1670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be676d1f40_0 .net *"_ivl_14", 0 0, L_000001be677a1670;  1 drivers
L_000001be677a16b8 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be676d1680_0 .net/2u *"_ivl_16", 31 0, L_000001be677a16b8;  1 drivers
L_000001be677a1700 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be676d1180_0 .net/2u *"_ivl_18", 31 0, L_000001be677a1700;  1 drivers
v000001be676d0500_0 .net *"_ivl_20", 31 0, L_000001be677fa340;  1 drivers
v000001be676d1360_0 .net *"_ivl_6", 31 0, L_000001be677fa2a0;  1 drivers
v000001be676d0640_0 .net "b", 31 0, L_000001be67703ad0;  1 drivers
v000001be676d0320_0 .net "ix", 31 0, L_000001be676e45f0;  alias, 1 drivers
v000001be676d0a00_0 .net "iy", 31 0, L_000001be6766c9f0;  alias, 1 drivers
v000001be676d06e0_0 .net "ox", 31 0, L_000001be677fa8e0;  alias, 1 drivers
v000001be676d0c80_0 .net "oy", 31 0, L_000001be677032f0;  alias, 1 drivers
v000001be676ec2b0_0 .net "x_ge_b", 0 0, L_000001be677f96c0;  1 drivers
L_000001be677f96c0 .cmp/ge 32, L_000001be676e45f0, L_000001be67703ad0;
L_000001be677fa2a0 .arith/sub 32, L_000001be676e45f0, L_000001be67703ad0;
L_000001be677fa8e0 .functor MUXZ 32, L_000001be676e45f0, L_000001be677fa2a0, L_000001be677f96c0, C4<>;
L_000001be677fa980 .part L_000001be6766c9f0, 1, 31;
L_000001be677faa20 .concat [ 31 1 0 0], L_000001be677fa980, L_000001be677a1670;
L_000001be677fa340 .functor MUXZ 32, L_000001be677a1700, L_000001be677a16b8, L_000001be677f96c0, C4<>;
S_000001be67660770 .scope generate, "u[2]" "u[2]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a020 .param/l "i" 0 4 41, +C4<010>;
S_000001be67660900 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67660770;
 .timescale 0 0;
S_000001be67727620 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be67660900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771a4e0 .param/l "m" 0 5 3, C4<00000100000000000000000000000000>;
v000001be6777f500_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be6777ef60_0 .net "cox", 31 0, L_000001be677fbba0;  1 drivers
v000001be6777e060_0 .net "coy", 31 0, L_000001be67703830;  1 drivers
v000001be6777e4c0_0 .net "ivld", 0 0, L_000001be677fa5c0;  1 drivers
v000001be6777f0a0_0 .net "ix", 31 0, L_000001be6766ca60;  alias, 1 drivers
v000001be6777ece0_0 .net "iy", 31 0, L_000001be6766cd00;  alias, 1 drivers
v000001be6777f5a0_0 .var "ovld", 0 0;
v000001be6777f640_0 .var "ox", 31 0;
v000001be6777f8c0_0 .var "oy", 31 0;
v000001be6777e600_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be677277b0 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be67727620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771ab20 .param/l "m" 0 6 3, C4<00000100000000000000000000000000>;
L_000001be677a1748 .functor BUFT 1, C4<00000100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001be67703600 .functor OR 32, L_000001be6766cd00, L_000001be677a1748, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67703830 .functor OR 32, L_000001be677f9c60, L_000001be677fab60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be676b4350_0 .net/2u *"_ivl_0", 31 0, L_000001be677a1748;  1 drivers
v000001be676b4170_0 .net *"_ivl_10", 31 0, L_000001be677f9c60;  1 drivers
v000001be676b3e50_0 .net *"_ivl_12", 30 0, L_000001be677fa3e0;  1 drivers
L_000001be677a1790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be676b4530_0 .net *"_ivl_14", 0 0, L_000001be677a1790;  1 drivers
L_000001be677a17d8 .functor BUFT 1, C4<00000100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be676b48f0_0 .net/2u *"_ivl_16", 31 0, L_000001be677a17d8;  1 drivers
L_000001be677a1820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be6777f3c0_0 .net/2u *"_ivl_18", 31 0, L_000001be677a1820;  1 drivers
v000001be6777e2e0_0 .net *"_ivl_20", 31 0, L_000001be677fab60;  1 drivers
v000001be6777ec40_0 .net *"_ivl_6", 31 0, L_000001be677fb380;  1 drivers
v000001be6777eb00_0 .net "b", 31 0, L_000001be67703600;  1 drivers
v000001be6777e1a0_0 .net "ix", 31 0, L_000001be6766ca60;  alias, 1 drivers
v000001be6777f460_0 .net "iy", 31 0, L_000001be6766cd00;  alias, 1 drivers
v000001be6777e240_0 .net "ox", 31 0, L_000001be677fbba0;  alias, 1 drivers
v000001be6777ff00_0 .net "oy", 31 0, L_000001be67703830;  alias, 1 drivers
v000001be6777f820_0 .net "x_ge_b", 0 0, L_000001be677fb7e0;  1 drivers
L_000001be677fb7e0 .cmp/ge 32, L_000001be6766ca60, L_000001be67703600;
L_000001be677fb380 .arith/sub 32, L_000001be6766ca60, L_000001be67703600;
L_000001be677fbba0 .functor MUXZ 32, L_000001be6766ca60, L_000001be677fb380, L_000001be677fb7e0, C4<>;
L_000001be677fa3e0 .part L_000001be6766cd00, 1, 31;
L_000001be677f9c60 .concat [ 31 1 0 0], L_000001be677fa3e0, L_000001be677a1790;
L_000001be677fab60 .functor MUXZ 32, L_000001be677a1820, L_000001be677a17d8, L_000001be677fb7e0, C4<>;
S_000001be67727940 .scope generate, "u[3]" "u[3]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a1a0 .param/l "i" 0 4 41, +C4<011>;
S_000001be677806b0 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67727940;
 .timescale 0 0;
S_000001be67780070 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be677806b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771a9e0 .param/l "m" 0 5 3, C4<00000001000000000000000000000000>;
v000001be6777f280_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be6777e7e0_0 .net "cox", 31 0, L_000001be677fa520;  1 drivers
v000001be6777e100_0 .net "coy", 31 0, L_000001be67703980;  1 drivers
v000001be6777e880_0 .net "ivld", 0 0, L_000001be677fa020;  1 drivers
v000001be6777e420_0 .net "ix", 31 0, L_000001be6766d080;  alias, 1 drivers
v000001be6777fdc0_0 .net "iy", 31 0, L_000001be6766d240;  alias, 1 drivers
v000001be6777e560_0 .var "ovld", 0 0;
v000001be6777f140_0 .var "ox", 31 0;
v000001be6777f320_0 .var "oy", 31 0;
v000001be6777f960_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be67780b60 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be67780070;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771aaa0 .param/l "m" 0 6 3, C4<00000001000000000000000000000000>;
L_000001be677a1868 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001be677038a0 .functor OR 32, L_000001be6766d240, L_000001be677a1868, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67703980 .functor OR 32, L_000001be677f9d00, L_000001be677f9a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6777ed80_0 .net/2u *"_ivl_0", 31 0, L_000001be677a1868;  1 drivers
v000001be6777eec0_0 .net *"_ivl_10", 31 0, L_000001be677f9d00;  1 drivers
v000001be6777fb40_0 .net *"_ivl_12", 30 0, L_000001be677f9940;  1 drivers
L_000001be677a18b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be6777f1e0_0 .net *"_ivl_14", 0 0, L_000001be677a18b0;  1 drivers
L_000001be677a18f8 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be6777f6e0_0 .net/2u *"_ivl_16", 31 0, L_000001be677a18f8;  1 drivers
L_000001be677a1940 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be6777faa0_0 .net/2u *"_ivl_18", 31 0, L_000001be677a1940;  1 drivers
v000001be6777eba0_0 .net *"_ivl_20", 31 0, L_000001be677f9a80;  1 drivers
v000001be6777e6a0_0 .net *"_ivl_6", 31 0, L_000001be677f9e40;  1 drivers
v000001be6777e380_0 .net "b", 31 0, L_000001be677038a0;  1 drivers
v000001be6777e9c0_0 .net "ix", 31 0, L_000001be6766d080;  alias, 1 drivers
v000001be6777f780_0 .net "iy", 31 0, L_000001be6766d240;  alias, 1 drivers
v000001be6777e740_0 .net "ox", 31 0, L_000001be677fa520;  alias, 1 drivers
v000001be6777ee20_0 .net "oy", 31 0, L_000001be67703980;  alias, 1 drivers
v000001be6777f000_0 .net "x_ge_b", 0 0, L_000001be677fb740;  1 drivers
L_000001be677fb740 .cmp/ge 32, L_000001be6766d080, L_000001be677038a0;
L_000001be677f9e40 .arith/sub 32, L_000001be6766d080, L_000001be677038a0;
L_000001be677fa520 .functor MUXZ 32, L_000001be6766d080, L_000001be677f9e40, L_000001be677fb740, C4<>;
L_000001be677f9940 .part L_000001be6766d240, 1, 31;
L_000001be677f9d00 .concat [ 31 1 0 0], L_000001be677f9940, L_000001be677a18b0;
L_000001be677f9a80 .functor MUXZ 32, L_000001be677a1940, L_000001be677a18f8, L_000001be677fb740, C4<>;
S_000001be67780cf0 .scope generate, "u[4]" "u[4]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771aba0 .param/l "i" 0 4 41, +C4<0100>;
S_000001be67780200 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67780cf0;
 .timescale 0 0;
S_000001be67780390 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be67780200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771a6e0 .param/l "m" 0 5 3, C4<00000000010000000000000000000000>;
v000001be677823e0_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be67782e80_0 .net "cox", 31 0, L_000001be677fb920;  1 drivers
v000001be67781b20_0 .net "coy", 31 0, L_000001be67703de0;  1 drivers
v000001be67781800_0 .net "ivld", 0 0, L_000001be677fb9c0;  1 drivers
v000001be677827a0_0 .net "ix", 31 0, L_000001be6766d2b0;  alias, 1 drivers
v000001be677818a0_0 .net "iy", 31 0, L_000001be6766c590;  alias, 1 drivers
v000001be677820c0_0 .var "ovld", 0 0;
v000001be67782520_0 .var "ox", 31 0;
v000001be67781120_0 .var "oy", 31 0;
v000001be67781bc0_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be67780840 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be67780390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771a420 .param/l "m" 0 6 3, C4<00000000010000000000000000000000>;
L_000001be677a1988 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001be67703c20 .functor OR 32, L_000001be6766c590, L_000001be677a1988, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67703de0 .functor OR 32, L_000001be677fb240, L_000001be677fb560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6777fa00_0 .net/2u *"_ivl_0", 31 0, L_000001be677a1988;  1 drivers
v000001be6777fbe0_0 .net *"_ivl_10", 31 0, L_000001be677fb240;  1 drivers
v000001be6777e920_0 .net *"_ivl_12", 30 0, L_000001be677fbc40;  1 drivers
L_000001be677a19d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be6777fc80_0 .net *"_ivl_14", 0 0, L_000001be677a19d0;  1 drivers
L_000001be677a1a18 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be6777fd20_0 .net/2u *"_ivl_16", 31 0, L_000001be677a1a18;  1 drivers
L_000001be677a1a60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be6777fe60_0 .net/2u *"_ivl_18", 31 0, L_000001be677a1a60;  1 drivers
v000001be6777ea60_0 .net *"_ivl_20", 31 0, L_000001be677fb560;  1 drivers
v000001be67781a80_0 .net *"_ivl_6", 31 0, L_000001be677f9b20;  1 drivers
v000001be67782ac0_0 .net "b", 31 0, L_000001be67703c20;  1 drivers
v000001be677828e0_0 .net "ix", 31 0, L_000001be6766d2b0;  alias, 1 drivers
v000001be67781260_0 .net "iy", 31 0, L_000001be6766c590;  alias, 1 drivers
v000001be67782980_0 .net "ox", 31 0, L_000001be677fb920;  alias, 1 drivers
v000001be67782660_0 .net "oy", 31 0, L_000001be67703de0;  alias, 1 drivers
v000001be677816c0_0 .net "x_ge_b", 0 0, L_000001be677fac00;  1 drivers
L_000001be677fac00 .cmp/ge 32, L_000001be6766d2b0, L_000001be67703c20;
L_000001be677f9b20 .arith/sub 32, L_000001be6766d2b0, L_000001be67703c20;
L_000001be677fb920 .functor MUXZ 32, L_000001be6766d2b0, L_000001be677f9b20, L_000001be677fac00, C4<>;
L_000001be677fbc40 .part L_000001be6766c590, 1, 31;
L_000001be677fb240 .concat [ 31 1 0 0], L_000001be677fbc40, L_000001be677a19d0;
L_000001be677fb560 .functor MUXZ 32, L_000001be677a1a60, L_000001be677a1a18, L_000001be677fac00, C4<>;
S_000001be67780e80 .scope generate, "u[5]" "u[5]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a8e0 .param/l "i" 0 4 41, +C4<0101>;
S_000001be677809d0 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67780e80;
 .timescale 0 0;
S_000001be67780520 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be677809d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771a660 .param/l "m" 0 5 3, C4<00000000000100000000000000000000>;
v000001be67782d40_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be677811c0_0 .net "cox", 31 0, L_000001be677fa660;  1 drivers
v000001be67781440_0 .net "coy", 31 0, L_000001be676c1880;  1 drivers
v000001be67781da0_0 .net "ivld", 0 0, L_000001be677f9620;  1 drivers
v000001be67782700_0 .net "ix", 31 0, L_000001be67804440;  alias, 1 drivers
v000001be67782840_0 .net "iy", 31 0, L_000001be67803aa0;  alias, 1 drivers
v000001be677813a0_0 .var "ovld", 0 0;
v000001be67782a20_0 .var "ox", 31 0;
v000001be67782de0_0 .var "oy", 31 0;
v000001be67781d00_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be67784cb0 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be67780520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771a120 .param/l "m" 0 6 3, C4<00000000000100000000000000000000>;
L_000001be677a1aa8 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001be67703ec0 .functor OR 32, L_000001be67803aa0, L_000001be677a1aa8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be676c1880 .functor OR 32, L_000001be677f9ee0, L_000001be677fb420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be67781760_0 .net/2u *"_ivl_0", 31 0, L_000001be677a1aa8;  1 drivers
v000001be67782200_0 .net *"_ivl_10", 31 0, L_000001be677f9ee0;  1 drivers
v000001be67782f20_0 .net *"_ivl_12", 30 0, L_000001be677f9bc0;  1 drivers
L_000001be677a1af0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be67781c60_0 .net *"_ivl_14", 0 0, L_000001be677a1af0;  1 drivers
L_000001be677a1b38 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be677825c0_0 .net/2u *"_ivl_16", 31 0, L_000001be677a1b38;  1 drivers
L_000001be677a1b80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be67781940_0 .net/2u *"_ivl_18", 31 0, L_000001be677a1b80;  1 drivers
v000001be67782b60_0 .net *"_ivl_20", 31 0, L_000001be677fb420;  1 drivers
v000001be67782c00_0 .net *"_ivl_6", 31 0, L_000001be677f9f80;  1 drivers
v000001be67782ca0_0 .net "b", 31 0, L_000001be67703ec0;  1 drivers
v000001be67782480_0 .net "ix", 31 0, L_000001be67804440;  alias, 1 drivers
v000001be67781080_0 .net "iy", 31 0, L_000001be67803aa0;  alias, 1 drivers
v000001be677819e0_0 .net "ox", 31 0, L_000001be677fa660;  alias, 1 drivers
v000001be677822a0_0 .net "oy", 31 0, L_000001be676c1880;  alias, 1 drivers
v000001be67781300_0 .net "x_ge_b", 0 0, L_000001be677f9da0;  1 drivers
L_000001be677f9da0 .cmp/ge 32, L_000001be67804440, L_000001be67703ec0;
L_000001be677f9f80 .arith/sub 32, L_000001be67804440, L_000001be67703ec0;
L_000001be677fa660 .functor MUXZ 32, L_000001be67804440, L_000001be677f9f80, L_000001be677f9da0, C4<>;
L_000001be677f9bc0 .part L_000001be67803aa0, 1, 31;
L_000001be677f9ee0 .concat [ 31 1 0 0], L_000001be677f9bc0, L_000001be677a1af0;
L_000001be677fb420 .functor MUXZ 32, L_000001be677a1b80, L_000001be677a1b38, L_000001be677f9da0, C4<>;
S_000001be677841c0 .scope generate, "u[6]" "u[6]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a1e0 .param/l "i" 0 4 41, +C4<0110>;
S_000001be67784b20 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be677841c0;
 .timescale 0 0;
S_000001be677833b0 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be67784b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be67719ee0 .param/l "m" 0 5 3, C4<00000000000001000000000000000000>;
v000001be6778dde0_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be6778e380_0 .net "cox", 31 0, L_000001be677fb600;  1 drivers
v000001be6778df20_0 .net "coy", 31 0, L_000001be676c1490;  1 drivers
v000001be6778d480_0 .net "ivld", 0 0, L_000001be677faac0;  1 drivers
v000001be6778d160_0 .net "ix", 31 0, L_000001be67803f70;  alias, 1 drivers
v000001be6778d3e0_0 .net "iy", 31 0, L_000001be67804600;  alias, 1 drivers
v000001be6778eba0_0 .var "ovld", 0 0;
v000001be6778d520_0 .var "ox", 31 0;
v000001be6778dca0_0 .var "oy", 31 0;
v000001be6778d8e0_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be67783860 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be677833b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771ac60 .param/l "m" 0 6 3, C4<00000000000001000000000000000000>;
L_000001be677a1bc8 .functor BUFT 1, C4<00000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001be676c0e70 .functor OR 32, L_000001be67804600, L_000001be677a1bc8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be676c1490 .functor OR 32, L_000001be677faca0, L_000001be677fafc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be67782160_0 .net/2u *"_ivl_0", 31 0, L_000001be677a1bc8;  1 drivers
v000001be67782340_0 .net *"_ivl_10", 31 0, L_000001be677faca0;  1 drivers
v000001be677814e0_0 .net *"_ivl_12", 30 0, L_000001be677f9800;  1 drivers
L_000001be677a1c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be67781580_0 .net *"_ivl_14", 0 0, L_000001be677a1c10;  1 drivers
L_000001be677a1c58 .functor BUFT 1, C4<00000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be67781620_0 .net/2u *"_ivl_16", 31 0, L_000001be677a1c58;  1 drivers
L_000001be677a1ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be67781e40_0 .net/2u *"_ivl_18", 31 0, L_000001be677a1ca0;  1 drivers
v000001be67781ee0_0 .net *"_ivl_20", 31 0, L_000001be677fafc0;  1 drivers
v000001be67781f80_0 .net *"_ivl_6", 31 0, L_000001be677fba60;  1 drivers
v000001be67782020_0 .net "b", 31 0, L_000001be676c0e70;  1 drivers
v000001be6778e4c0_0 .net "ix", 31 0, L_000001be67803f70;  alias, 1 drivers
v000001be6778ed80_0 .net "iy", 31 0, L_000001be67804600;  alias, 1 drivers
v000001be6778eb00_0 .net "ox", 31 0, L_000001be677fb600;  alias, 1 drivers
v000001be6778e240_0 .net "oy", 31 0, L_000001be676c1490;  alias, 1 drivers
v000001be6778e560_0 .net "x_ge_b", 0 0, L_000001be677faf20;  1 drivers
L_000001be677faf20 .cmp/ge 32, L_000001be67803f70, L_000001be676c0e70;
L_000001be677fba60 .arith/sub 32, L_000001be67803f70, L_000001be676c0e70;
L_000001be677fb600 .functor MUXZ 32, L_000001be67803f70, L_000001be677fba60, L_000001be677faf20, C4<>;
L_000001be677f9800 .part L_000001be67804600, 1, 31;
L_000001be677faca0 .concat [ 31 1 0 0], L_000001be677f9800, L_000001be677a1c10;
L_000001be677fafc0 .functor MUXZ 32, L_000001be677a1ca0, L_000001be677a1c58, L_000001be677faf20, C4<>;
S_000001be67784670 .scope generate, "u[7]" "u[7]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771aca0 .param/l "i" 0 4 41, +C4<0111>;
S_000001be67784e40 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67784670;
 .timescale 0 0;
S_000001be67783220 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be67784e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771a720 .param/l "m" 0 5 3, C4<00000000000000010000000000000000>;
v000001be6778e7e0_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be6778e600_0 .net "cox", 31 0, L_000001be677fb060;  1 drivers
v000001be6778d840_0 .net "coy", 31 0, L_000001be676c18f0;  1 drivers
v000001be6778ea60_0 .net "ivld", 0 0, L_000001be677fade0;  1 drivers
v000001be6778ef60_0 .net "ix", 31 0, L_000001be678040c0;  alias, 1 drivers
v000001be6778e2e0_0 .net "iy", 31 0, L_000001be67803b10;  alias, 1 drivers
v000001be6778e420_0 .var "ovld", 0 0;
v000001be6778d980_0 .var "ox", 31 0;
v000001be6778e6a0_0 .var "oy", 31 0;
v000001be6778db60_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be67783540 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be67783220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771a460 .param/l "m" 0 6 3, C4<00000000000000010000000000000000>;
L_000001be677a1ce8 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001be676c0ee0 .functor OR 32, L_000001be67803b10, L_000001be677a1ce8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be676c18f0 .functor OR 32, L_000001be677fa160, L_000001be677fa200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6778dfc0_0 .net/2u *"_ivl_0", 31 0, L_000001be677a1ce8;  1 drivers
v000001be6778e060_0 .net *"_ivl_10", 31 0, L_000001be677fa160;  1 drivers
v000001be6778de80_0 .net *"_ivl_12", 30 0, L_000001be677fad40;  1 drivers
L_000001be677a1d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be6778e740_0 .net *"_ivl_14", 0 0, L_000001be677a1d30;  1 drivers
L_000001be677a1d78 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be6778e9c0_0 .net/2u *"_ivl_16", 31 0, L_000001be677a1d78;  1 drivers
L_000001be677a1dc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be6778e100_0 .net/2u *"_ivl_18", 31 0, L_000001be677a1dc0;  1 drivers
v000001be6778e1a0_0 .net *"_ivl_20", 31 0, L_000001be677fa200;  1 drivers
v000001be6778eec0_0 .net *"_ivl_6", 31 0, L_000001be677fa0c0;  1 drivers
v000001be6778ece0_0 .net "b", 31 0, L_000001be676c0ee0;  1 drivers
v000001be6778ec40_0 .net "ix", 31 0, L_000001be678040c0;  alias, 1 drivers
v000001be6778ee20_0 .net "iy", 31 0, L_000001be67803b10;  alias, 1 drivers
v000001be6778d700_0 .net "ox", 31 0, L_000001be677fb060;  alias, 1 drivers
v000001be6778d7a0_0 .net "oy", 31 0, L_000001be676c18f0;  alias, 1 drivers
v000001be6778e920_0 .net "x_ge_b", 0 0, L_000001be677fbce0;  1 drivers
L_000001be677fbce0 .cmp/ge 32, L_000001be678040c0, L_000001be676c0ee0;
L_000001be677fa0c0 .arith/sub 32, L_000001be678040c0, L_000001be676c0ee0;
L_000001be677fb060 .functor MUXZ 32, L_000001be678040c0, L_000001be677fa0c0, L_000001be677fbce0, C4<>;
L_000001be677fad40 .part L_000001be67803b10, 1, 31;
L_000001be677fa160 .concat [ 31 1 0 0], L_000001be677fad40, L_000001be677a1d30;
L_000001be677fa200 .functor MUXZ 32, L_000001be677a1dc0, L_000001be677a1d78, L_000001be677fbce0, C4<>;
S_000001be67783090 .scope generate, "u[8]" "u[8]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a960 .param/l "i" 0 4 41, +C4<01000>;
S_000001be677836d0 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67783090;
 .timescale 0 0;
S_000001be67784350 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be677836d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771a9a0 .param/l "m" 0 5 3, C4<00000000000000000100000000000000>;
v000001be6778f710_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be67790390_0 .net "cox", 31 0, L_000001be677fa7a0;  1 drivers
v000001be6778f5d0_0 .net "coy", 31 0, L_000001be676c13b0;  1 drivers
v000001be6778f670_0 .net "ivld", 0 0, L_000001be677fb2e0;  1 drivers
v000001be67790890_0 .net "ix", 31 0, L_000001be67804670;  alias, 1 drivers
v000001be67790b10_0 .net "iy", 31 0, L_000001be67804130;  alias, 1 drivers
v000001be67790070_0 .var "ovld", 0 0;
v000001be67790d90_0 .var "ox", 31 0;
v000001be67790bb0_0 .var "oy", 31 0;
v000001be677904d0_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be677839f0 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be67784350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771a520 .param/l "m" 0 6 3, C4<00000000000000000100000000000000>;
L_000001be677a1e08 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
L_000001be676c1030 .functor OR 32, L_000001be67804130, L_000001be677a1e08, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be676c13b0 .functor OR 32, L_000001be677fb100, L_000001be677fb1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6778d5c0_0 .net/2u *"_ivl_0", 31 0, L_000001be677a1e08;  1 drivers
v000001be6778e880_0 .net *"_ivl_10", 31 0, L_000001be677fb100;  1 drivers
v000001be6778dac0_0 .net *"_ivl_12", 30 0, L_000001be677fae80;  1 drivers
L_000001be677a1e50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be6778d0c0_0 .net *"_ivl_14", 0 0, L_000001be677a1e50;  1 drivers
L_000001be677a1e98 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
v000001be6778d200_0 .net/2u *"_ivl_16", 31 0, L_000001be677a1e98;  1 drivers
L_000001be677a1ee0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be6778d2a0_0 .net/2u *"_ivl_18", 31 0, L_000001be677a1ee0;  1 drivers
v000001be6778d340_0 .net *"_ivl_20", 31 0, L_000001be677fb1a0;  1 drivers
v000001be6778d660_0 .net *"_ivl_6", 31 0, L_000001be677fa700;  1 drivers
v000001be6778dc00_0 .net "b", 31 0, L_000001be676c1030;  1 drivers
v000001be6778da20_0 .net "ix", 31 0, L_000001be67804670;  alias, 1 drivers
v000001be6778dd40_0 .net "iy", 31 0, L_000001be67804130;  alias, 1 drivers
v000001be67790930_0 .net "ox", 31 0, L_000001be677fa7a0;  alias, 1 drivers
v000001be677907f0_0 .net "oy", 31 0, L_000001be676c13b0;  alias, 1 drivers
v000001be6778f530_0 .net "x_ge_b", 0 0, L_000001be677fa480;  1 drivers
L_000001be677fa480 .cmp/ge 32, L_000001be67804670, L_000001be676c1030;
L_000001be677fa700 .arith/sub 32, L_000001be67804670, L_000001be676c1030;
L_000001be677fa7a0 .functor MUXZ 32, L_000001be67804670, L_000001be677fa700, L_000001be677fa480, C4<>;
L_000001be677fae80 .part L_000001be67804130, 1, 31;
L_000001be677fb100 .concat [ 31 1 0 0], L_000001be677fae80, L_000001be677a1e50;
L_000001be677fb1a0 .functor MUXZ 32, L_000001be677a1ee0, L_000001be677a1e98, L_000001be677fa480, C4<>;
S_000001be67783b80 .scope generate, "u[9]" "u[9]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771ae60 .param/l "i" 0 4 41, +C4<01001>;
S_000001be67784030 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67783b80;
 .timescale 0 0;
S_000001be67783d10 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be67784030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771ace0 .param/l "m" 0 5 3, C4<00000000000000000001000000000000>;
v000001be67790cf0_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be6778f0d0_0 .net "cox", 31 0, L_000001be677f9760;  1 drivers
v000001be6778fa30_0 .net "coy", 31 0, L_000001be676c1180;  1 drivers
v000001be6778f850_0 .net "ivld", 0 0, L_000001be677fcaa0;  1 drivers
v000001be6778f170_0 .net "ix", 31 0, L_000001be67804280;  alias, 1 drivers
v000001be6778fcb0_0 .net "iy", 31 0, L_000001be67804750;  alias, 1 drivers
v000001be67790c50_0 .var "ovld", 0 0;
v000001be6778f3f0_0 .var "ox", 31 0;
v000001be67790610_0 .var "oy", 31 0;
v000001be6778f210_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be677844e0 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be67783d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771a560 .param/l "m" 0 6 3, C4<00000000000000000001000000000000>;
L_000001be677a1f28 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
L_000001be676c19d0 .functor OR 32, L_000001be67804750, L_000001be677a1f28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be676c1180 .functor OR 32, L_000001be677fc780, L_000001be677fd0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6778fd50_0 .net/2u *"_ivl_0", 31 0, L_000001be677a1f28;  1 drivers
v000001be67790e30_0 .net *"_ivl_10", 31 0, L_000001be677fc780;  1 drivers
v000001be677906b0_0 .net *"_ivl_12", 30 0, L_000001be677fd180;  1 drivers
L_000001be677a1f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be6778fc10_0 .net *"_ivl_14", 0 0, L_000001be677a1f70;  1 drivers
L_000001be677a1fb8 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v000001be67790ed0_0 .net/2u *"_ivl_16", 31 0, L_000001be677a1fb8;  1 drivers
L_000001be677a2000 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be67790570_0 .net/2u *"_ivl_18", 31 0, L_000001be677a2000;  1 drivers
v000001be6778ffd0_0 .net *"_ivl_20", 31 0, L_000001be677fd0e0;  1 drivers
v000001be6778ff30_0 .net *"_ivl_6", 31 0, L_000001be677f9580;  1 drivers
v000001be6778f490_0 .net "b", 31 0, L_000001be676c19d0;  1 drivers
v000001be6778f350_0 .net "ix", 31 0, L_000001be67804280;  alias, 1 drivers
v000001be67790f70_0 .net "iy", 31 0, L_000001be67804750;  alias, 1 drivers
v000001be6778f990_0 .net "ox", 31 0, L_000001be677f9760;  alias, 1 drivers
v000001be677909d0_0 .net "oy", 31 0, L_000001be676c1180;  alias, 1 drivers
v000001be6778f2b0_0 .net "x_ge_b", 0 0, L_000001be677fb6a0;  1 drivers
L_000001be677fb6a0 .cmp/ge 32, L_000001be67804280, L_000001be676c19d0;
L_000001be677f9580 .arith/sub 32, L_000001be67804280, L_000001be676c19d0;
L_000001be677f9760 .functor MUXZ 32, L_000001be67804280, L_000001be677f9580, L_000001be677fb6a0, C4<>;
L_000001be677fd180 .part L_000001be67804750, 1, 31;
L_000001be677fc780 .concat [ 31 1 0 0], L_000001be677fd180, L_000001be677a1f70;
L_000001be677fd0e0 .functor MUXZ 32, L_000001be677a2000, L_000001be677a1fb8, L_000001be677fb6a0, C4<>;
S_000001be67784800 .scope generate, "u[10]" "u[10]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771aa60 .param/l "i" 0 4 41, +C4<01010>;
S_000001be67784990 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67784800;
 .timescale 0 0;
S_000001be67783ea0 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be67784990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771a0a0 .param/l "m" 0 5 3, C4<00000000000000000000010000000000>;
v000001be67798e50_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be67797f50_0 .net "cox", 31 0, L_000001be677fc820;  1 drivers
v000001be67798270_0 .net "coy", 31 0, L_000001be676c12d0;  1 drivers
v000001be677984f0_0 .net "ivld", 0 0, L_000001be677fc640;  1 drivers
v000001be67798ef0_0 .net "ix", 31 0, L_000001be67803b80;  alias, 1 drivers
v000001be67797b90_0 .net "iy", 31 0, L_000001be67803e90;  alias, 1 drivers
v000001be67798770_0 .var "ovld", 0 0;
v000001be67798810_0 .var "ox", 31 0;
v000001be67798590_0 .var "oy", 31 0;
v000001be67798310_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be67793be0 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be67783ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771ad20 .param/l "m" 0 6 3, C4<00000000000000000000010000000000>;
L_000001be677a2048 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
L_000001be676c1a40 .functor OR 32, L_000001be67803e90, L_000001be677a2048, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be676c12d0 .functor OR 32, L_000001be677fbe20, L_000001be677fc140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6778fad0_0 .net/2u *"_ivl_0", 31 0, L_000001be677a2048;  1 drivers
v000001be6778f7b0_0 .net *"_ivl_10", 31 0, L_000001be677fbe20;  1 drivers
v000001be67790750_0 .net *"_ivl_12", 30 0, L_000001be677fcb40;  1 drivers
L_000001be677a2090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be6778f8f0_0 .net *"_ivl_14", 0 0, L_000001be677a2090;  1 drivers
L_000001be677a20d8 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v000001be6778fb70_0 .net/2u *"_ivl_16", 31 0, L_000001be677a20d8;  1 drivers
L_000001be677a2120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be67790a70_0 .net/2u *"_ivl_18", 31 0, L_000001be677a2120;  1 drivers
v000001be6778fdf0_0 .net *"_ivl_20", 31 0, L_000001be677fc140;  1 drivers
v000001be6778fe90_0 .net *"_ivl_6", 31 0, L_000001be677fc500;  1 drivers
v000001be67790110_0 .net "b", 31 0, L_000001be676c1a40;  1 drivers
v000001be677901b0_0 .net "ix", 31 0, L_000001be67803b80;  alias, 1 drivers
v000001be67790250_0 .net "iy", 31 0, L_000001be67803e90;  alias, 1 drivers
v000001be677902f0_0 .net "ox", 31 0, L_000001be677fc820;  alias, 1 drivers
v000001be67790430_0 .net "oy", 31 0, L_000001be676c12d0;  alias, 1 drivers
v000001be67798bd0_0 .net "x_ge_b", 0 0, L_000001be677fc5a0;  1 drivers
L_000001be677fc5a0 .cmp/ge 32, L_000001be67803b80, L_000001be676c1a40;
L_000001be677fc500 .arith/sub 32, L_000001be67803b80, L_000001be676c1a40;
L_000001be677fc820 .functor MUXZ 32, L_000001be67803b80, L_000001be677fc500, L_000001be677fc5a0, C4<>;
L_000001be677fcb40 .part L_000001be67803e90, 1, 31;
L_000001be677fbe20 .concat [ 31 1 0 0], L_000001be677fcb40, L_000001be677a2090;
L_000001be677fc140 .functor MUXZ 32, L_000001be677a2120, L_000001be677a20d8, L_000001be677fc5a0, C4<>;
S_000001be67793410 .scope generate, "u[11]" "u[11]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a7a0 .param/l "i" 0 4 41, +C4<01011>;
S_000001be67793730 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67793410;
 .timescale 0 0;
S_000001be677938c0 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be67793730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771a3e0 .param/l "m" 0 5 3, C4<00000000000000000000000100000000>;
v000001be677989f0_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be67798db0_0 .net "cox", 31 0, L_000001be677fcc80;  1 drivers
v000001be67798a90_0 .net "coy", 31 0, L_000001be676e4f20;  1 drivers
v000001be67797cd0_0 .net "ivld", 0 0, L_000001be677fc3c0;  1 drivers
v000001be67797d70_0 .net "ix", 31 0, L_000001be678047c0;  alias, 1 drivers
v000001be67798f90_0 .net "iy", 31 0, L_000001be67803e20;  alias, 1 drivers
v000001be67797e10_0 .var "ovld", 0 0;
v000001be67798b30_0 .var "ox", 31 0;
v000001be677979b0_0 .var "oy", 31 0;
v000001be67797eb0_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be677946d0 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be677938c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771ad60 .param/l "m" 0 6 3, C4<00000000000000000000000100000000>;
L_000001be677a2168 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
L_000001be676e4ac0 .functor OR 32, L_000001be67803e20, L_000001be677a2168, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be676e4f20 .functor OR 32, L_000001be677fcf00, L_000001be677fc6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be67798950_0 .net/2u *"_ivl_0", 31 0, L_000001be677a2168;  1 drivers
v000001be67798130_0 .net *"_ivl_10", 31 0, L_000001be677fcf00;  1 drivers
v000001be67797a50_0 .net *"_ivl_12", 30 0, L_000001be677fc000;  1 drivers
L_000001be677a21b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be67798630_0 .net *"_ivl_14", 0 0, L_000001be677a21b0;  1 drivers
L_000001be677a21f8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001be67798c70_0 .net/2u *"_ivl_16", 31 0, L_000001be677a21f8;  1 drivers
L_000001be677a2240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be67797c30_0 .net/2u *"_ivl_18", 31 0, L_000001be677a2240;  1 drivers
v000001be677981d0_0 .net *"_ivl_20", 31 0, L_000001be677fc6e0;  1 drivers
v000001be677983b0_0 .net *"_ivl_6", 31 0, L_000001be677fcbe0;  1 drivers
v000001be67798450_0 .net "b", 31 0, L_000001be676e4ac0;  1 drivers
v000001be67798d10_0 .net "ix", 31 0, L_000001be678047c0;  alias, 1 drivers
v000001be67797af0_0 .net "iy", 31 0, L_000001be67803e20;  alias, 1 drivers
v000001be677986d0_0 .net "ox", 31 0, L_000001be677fcc80;  alias, 1 drivers
v000001be67797910_0 .net "oy", 31 0, L_000001be676e4f20;  alias, 1 drivers
v000001be677988b0_0 .net "x_ge_b", 0 0, L_000001be677fc1e0;  1 drivers
L_000001be677fc1e0 .cmp/ge 32, L_000001be678047c0, L_000001be676e4ac0;
L_000001be677fcbe0 .arith/sub 32, L_000001be678047c0, L_000001be676e4ac0;
L_000001be677fcc80 .functor MUXZ 32, L_000001be678047c0, L_000001be677fcbe0, L_000001be677fc1e0, C4<>;
L_000001be677fc000 .part L_000001be67803e20, 1, 31;
L_000001be677fcf00 .concat [ 31 1 0 0], L_000001be677fc000, L_000001be677a21b0;
L_000001be677fc6e0 .functor MUXZ 32, L_000001be677a2240, L_000001be677a21f8, L_000001be677fc1e0, C4<>;
S_000001be67794860 .scope generate, "u[12]" "u[12]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771ada0 .param/l "i" 0 4 41, +C4<01100>;
S_000001be67793a50 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67794860;
 .timescale 0 0;
S_000001be677935a0 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be67793a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771a260 .param/l "m" 0 5 3, C4<00000000000000000000000001000000>;
v000001be67795c50_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be67796dd0_0 .net "cox", 31 0, L_000001be677fd2c0;  1 drivers
v000001be67795110_0 .net "coy", 31 0, L_000001be676e4eb0;  1 drivers
v000001be67796a10_0 .net "ivld", 0 0, L_000001be677fc280;  1 drivers
v000001be677968d0_0 .net "ix", 31 0, L_000001be67803d40;  alias, 1 drivers
v000001be677956b0_0 .net "iy", 31 0, L_000001be67803fe0;  alias, 1 drivers
v000001be677952f0_0 .var "ovld", 0 0;
v000001be67795390_0 .var "ox", 31 0;
v000001be67796510_0 .var "oy", 31 0;
v000001be67796290_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be67793d70 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be677935a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771a7e0 .param/l "m" 0 6 3, C4<00000000000000000000000001000000>;
L_000001be677a2288 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
L_000001be676e4dd0 .functor OR 32, L_000001be67803fe0, L_000001be677a2288, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be676e4eb0 .functor OR 32, L_000001be677fc960, L_000001be677fd400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be67797ff0_0 .net/2u *"_ivl_0", 31 0, L_000001be677a2288;  1 drivers
v000001be67798090_0 .net *"_ivl_10", 31 0, L_000001be677fc960;  1 drivers
v000001be67797690_0 .net *"_ivl_12", 30 0, L_000001be677fcdc0;  1 drivers
L_000001be677a22d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be67795610_0 .net *"_ivl_14", 0 0, L_000001be677a22d0;  1 drivers
L_000001be677a2318 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001be67796ab0_0 .net/2u *"_ivl_16", 31 0, L_000001be677a2318;  1 drivers
L_000001be677a2360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be67795bb0_0 .net/2u *"_ivl_18", 31 0, L_000001be677a2360;  1 drivers
v000001be67796830_0 .net *"_ivl_20", 31 0, L_000001be677fd400;  1 drivers
v000001be67795930_0 .net *"_ivl_6", 31 0, L_000001be677fd220;  1 drivers
v000001be67796790_0 .net "b", 31 0, L_000001be676e4dd0;  1 drivers
v000001be67795890_0 .net "ix", 31 0, L_000001be67803d40;  alias, 1 drivers
v000001be67797730_0 .net "iy", 31 0, L_000001be67803fe0;  alias, 1 drivers
v000001be677975f0_0 .net "ox", 31 0, L_000001be677fd2c0;  alias, 1 drivers
v000001be677959d0_0 .net "oy", 31 0, L_000001be676e4eb0;  alias, 1 drivers
v000001be67795a70_0 .net "x_ge_b", 0 0, L_000001be677fc8c0;  1 drivers
L_000001be677fc8c0 .cmp/ge 32, L_000001be67803d40, L_000001be676e4dd0;
L_000001be677fd220 .arith/sub 32, L_000001be67803d40, L_000001be676e4dd0;
L_000001be677fd2c0 .functor MUXZ 32, L_000001be67803d40, L_000001be677fd220, L_000001be677fc8c0, C4<>;
L_000001be677fcdc0 .part L_000001be67803fe0, 1, 31;
L_000001be677fc960 .concat [ 31 1 0 0], L_000001be677fcdc0, L_000001be677a22d0;
L_000001be677fd400 .functor MUXZ 32, L_000001be677a2360, L_000001be677a2318, L_000001be677fc8c0, C4<>;
S_000001be67794220 .scope generate, "u[13]" "u[13]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be67719fa0 .param/l "i" 0 4 41, +C4<01101>;
S_000001be67794ea0 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be67794220;
 .timescale 0 0;
S_000001be67794d10 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be67794ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771a5a0 .param/l "m" 0 5 3, C4<00000000000000000000000000010000>;
v000001be67797230_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be677951b0_0 .net "cox", 31 0, L_000001be677fbec0;  1 drivers
v000001be67796c90_0 .net "coy", 31 0, L_000001be676e5000;  1 drivers
v000001be67796330_0 .net "ivld", 0 0, L_000001be677fce60;  1 drivers
v000001be67795d90_0 .net "ix", 31 0, L_000001be67803bf0;  alias, 1 drivers
v000001be67795250_0 .net "iy", 31 0, L_000001be67804360;  alias, 1 drivers
v000001be677972d0_0 .var "ovld", 0 0;
v000001be67795e30_0 .var "ox", 31 0;
v000001be67796010_0 .var "oy", 31 0;
v000001be677960b0_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be67793f00 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be67794d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771ade0 .param/l "m" 0 6 3, C4<00000000000000000000000000010000>;
L_000001be677a23a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
L_000001be676e4d60 .functor OR 32, L_000001be67804360, L_000001be677a23a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be676e5000 .functor OR 32, L_000001be677fc460, L_000001be677fbd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be677977d0_0 .net/2u *"_ivl_0", 31 0, L_000001be677a23a8;  1 drivers
v000001be67795f70_0 .net *"_ivl_10", 31 0, L_000001be677fc460;  1 drivers
v000001be67795b10_0 .net *"_ivl_12", 30 0, L_000001be677fcfa0;  1 drivers
L_000001be677a23f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be67797050_0 .net *"_ivl_14", 0 0, L_000001be677a23f0;  1 drivers
L_000001be677a2438 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001be677970f0_0 .net/2u *"_ivl_16", 31 0, L_000001be677a2438;  1 drivers
L_000001be677a2480 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be67796fb0_0 .net/2u *"_ivl_18", 31 0, L_000001be677a2480;  1 drivers
v000001be67795cf0_0 .net *"_ivl_20", 31 0, L_000001be677fbd80;  1 drivers
v000001be67796b50_0 .net *"_ivl_6", 31 0, L_000001be677fca00;  1 drivers
v000001be67797870_0 .net "b", 31 0, L_000001be676e4d60;  1 drivers
v000001be67795ed0_0 .net "ix", 31 0, L_000001be67803bf0;  alias, 1 drivers
v000001be67797190_0 .net "iy", 31 0, L_000001be67804360;  alias, 1 drivers
v000001be67796e70_0 .net "ox", 31 0, L_000001be677fbec0;  alias, 1 drivers
v000001be67796bf0_0 .net "oy", 31 0, L_000001be676e5000;  alias, 1 drivers
v000001be67797370_0 .net "x_ge_b", 0 0, L_000001be677fd360;  1 drivers
L_000001be677fd360 .cmp/ge 32, L_000001be67803bf0, L_000001be676e4d60;
L_000001be677fca00 .arith/sub 32, L_000001be67803bf0, L_000001be676e4d60;
L_000001be677fbec0 .functor MUXZ 32, L_000001be67803bf0, L_000001be677fca00, L_000001be677fd360, C4<>;
L_000001be677fcfa0 .part L_000001be67804360, 1, 31;
L_000001be677fc460 .concat [ 31 1 0 0], L_000001be677fcfa0, L_000001be677a23f0;
L_000001be677fbd80 .functor MUXZ 32, L_000001be677a2480, L_000001be677a2438, L_000001be677fd360, C4<>;
S_000001be677930f0 .scope generate, "u[14]" "u[14]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a8a0 .param/l "i" 0 4 41, +C4<01110>;
S_000001be677949f0 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be677930f0;
 .timescale 0 0;
S_000001be67794090 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be677949f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be6771a2a0 .param/l "m" 0 5 3, C4<00000000000000000000000000000100>;
v000001be677966f0_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be67796970_0 .net "cox", 31 0, L_000001be677fc320;  1 drivers
v000001be67795750_0 .net "coy", 31 0, L_000001be676e4430;  1 drivers
v000001be677957f0_0 .net "ivld", 0 0, L_000001be67802600;  1 drivers
v000001be67799580_0 .net "ix", 31 0, L_000001be678048a0;  alias, 1 drivers
v000001be67799260_0 .net "iy", 31 0, L_000001be67803a30;  alias, 1 drivers
v000001be6779aac0_0 .var "ovld", 0 0;
v000001be67799bc0_0 .var "ox", 31 0;
v000001be6779a660_0 .var "oy", 31 0;
v000001be6779afc0_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be67793280 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be67794090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771a820 .param/l "m" 0 6 3, C4<00000000000000000000000000000100>;
L_000001be677a24c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
L_000001be676e51c0 .functor OR 32, L_000001be67803a30, L_000001be677a24c8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be676e4430 .functor OR 32, L_000001be677fd040, L_000001be67802100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be67797410_0 .net/2u *"_ivl_0", 31 0, L_000001be677a24c8;  1 drivers
v000001be67796470_0 .net *"_ivl_10", 31 0, L_000001be677fd040;  1 drivers
v000001be677974b0_0 .net *"_ivl_12", 30 0, L_000001be677fcd20;  1 drivers
L_000001be677a2510 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be67796150_0 .net *"_ivl_14", 0 0, L_000001be677a2510;  1 drivers
L_000001be677a2558 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001be67796d30_0 .net/2u *"_ivl_16", 31 0, L_000001be677a2558;  1 drivers
L_000001be677a25a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be67796f10_0 .net/2u *"_ivl_18", 31 0, L_000001be677a25a0;  1 drivers
v000001be677961f0_0 .net *"_ivl_20", 31 0, L_000001be67802100;  1 drivers
v000001be67797550_0 .net *"_ivl_6", 31 0, L_000001be677fc0a0;  1 drivers
v000001be677954d0_0 .net "b", 31 0, L_000001be676e51c0;  1 drivers
v000001be67795430_0 .net "ix", 31 0, L_000001be678048a0;  alias, 1 drivers
v000001be677963d0_0 .net "iy", 31 0, L_000001be67803a30;  alias, 1 drivers
v000001be67795570_0 .net "ox", 31 0, L_000001be677fc320;  alias, 1 drivers
v000001be677965b0_0 .net "oy", 31 0, L_000001be676e4430;  alias, 1 drivers
v000001be67796650_0 .net "x_ge_b", 0 0, L_000001be677fbf60;  1 drivers
L_000001be677fbf60 .cmp/ge 32, L_000001be678048a0, L_000001be676e51c0;
L_000001be677fc0a0 .arith/sub 32, L_000001be678048a0, L_000001be676e51c0;
L_000001be677fc320 .functor MUXZ 32, L_000001be678048a0, L_000001be677fc0a0, L_000001be677fbf60, C4<>;
L_000001be677fcd20 .part L_000001be67803a30, 1, 31;
L_000001be677fd040 .concat [ 31 1 0 0], L_000001be677fcd20, L_000001be677a2510;
L_000001be67802100 .functor MUXZ 32, L_000001be677a25a0, L_000001be677a2558, L_000001be677fbf60, C4<>;
S_000001be677943b0 .scope generate, "u[15]" "u[15]" 4 41, 4 41 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a860 .param/l "i" 0 4 41, +C4<01111>;
S_000001be67794540 .scope generate, "slice_reg_gen" "slice_reg_gen" 4 43, 4 43 0, S_000001be677943b0;
 .timescale 0 0;
S_000001be67794b80 .scope module, "inst" "isqrt_slice_reg" 4 57, 5 1 0, S_000001be67794540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_000001be67719ea0 .param/l "m" 0 5 3, C4<00000000000000000000000000000001>;
v000001be677993a0_0 .net "clk", 0 0, o000001be6772a378;  alias, 0 drivers
v000001be6779a160_0 .net "cox", 31 0, L_000001be678027e0;  1 drivers
v000001be6779a5c0_0 .net "coy", 31 0, L_000001be676e44a0;  1 drivers
v000001be6779b100_0 .net "ivld", 0 0, L_000001be67802420;  1 drivers
v000001be67799800_0 .net "ix", 31 0, L_000001be678043d0;  alias, 1 drivers
v000001be6779a020_0 .net "iy", 31 0, L_000001be67804210;  alias, 1 drivers
v000001be67799c60_0 .var "ovld", 0 0;
v000001be6779a0c0_0 .var "ox", 31 0;
v000001be6779a200_0 .var "oy", 31 0;
v000001be6779a8e0_0 .net "rst", 0 0, o000001be6772a468;  alias, 0 drivers
S_000001be6779e570 .scope module, "inst" "isqrt_slice_comb" 5 20, 6 1 0, S_000001be67794b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_000001be6771a2e0 .param/l "m" 0 6 3, C4<00000000000000000000000000000001>;
L_000001be677a25e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_000001be676e5070 .functor OR 32, L_000001be67804210, L_000001be677a25e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be676e44a0 .functor OR 32, L_000001be678031e0, L_000001be67802e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be677996c0_0 .net/2u *"_ivl_0", 31 0, L_000001be677a25e8;  1 drivers
v000001be67799620_0 .net *"_ivl_10", 31 0, L_000001be678031e0;  1 drivers
v000001be6779b740_0 .net *"_ivl_12", 30 0, L_000001be67802ec0;  1 drivers
L_000001be677a2630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be677991c0_0 .net *"_ivl_14", 0 0, L_000001be677a2630;  1 drivers
L_000001be677a2678 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001be6779b060_0 .net/2u *"_ivl_16", 31 0, L_000001be677a2678;  1 drivers
L_000001be677a26c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be6779a7a0_0 .net/2u *"_ivl_18", 31 0, L_000001be677a26c0;  1 drivers
v000001be6779b6a0_0 .net *"_ivl_20", 31 0, L_000001be67802e20;  1 drivers
v000001be67799760_0 .net *"_ivl_6", 31 0, L_000001be67803000;  1 drivers
v000001be67799f80_0 .net "b", 31 0, L_000001be676e5070;  1 drivers
v000001be6779b1a0_0 .net "ix", 31 0, L_000001be678043d0;  alias, 1 drivers
v000001be6779a700_0 .net "iy", 31 0, L_000001be67804210;  alias, 1 drivers
v000001be6779ab60_0 .net "ox", 31 0, L_000001be678027e0;  alias, 1 drivers
v000001be6779a840_0 .net "oy", 31 0, L_000001be676e44a0;  alias, 1 drivers
v000001be6779b240_0 .net "x_ge_b", 0 0, L_000001be67801ac0;  1 drivers
L_000001be67801ac0 .cmp/ge 32, L_000001be678043d0, L_000001be676e5070;
L_000001be67803000 .arith/sub 32, L_000001be678043d0, L_000001be676e5070;
L_000001be678027e0 .functor MUXZ 32, L_000001be678043d0, L_000001be67803000, L_000001be67801ac0, C4<>;
L_000001be67802ec0 .part L_000001be67804210, 1, 31;
L_000001be678031e0 .concat [ 31 1 0 0], L_000001be67802ec0, L_000001be677a2630;
L_000001be67802e20 .functor MUXZ 32, L_000001be677a26c0, L_000001be677a2678, L_000001be67801ac0, C4<>;
S_000001be6779d8f0 .scope generate, "v[1]" "v[1]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be67719f20 .param/l "i" 0 4 73, +C4<01>;
L_000001be676e45f0 .functor BUFZ 32, v000001be676bfed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be6766c9f0 .functor BUFZ 32, v000001be676bff70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6779a520_0 .net *"_ivl_0", 0 0, L_000001be67801de0;  1 drivers
S_000001be6779e700 .scope generate, "v[2]" "v[2]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a3a0 .param/l "i" 0 4 73, +C4<010>;
L_000001be6766ca60 .functor BUFZ 32, v000001be676ebef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be6766cd00 .functor BUFZ 32, v000001be676ebf90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6779a980_0 .net *"_ivl_0", 0 0, L_000001be67802880;  1 drivers
S_000001be6779ed40 .scope generate, "v[3]" "v[3]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be67719f60 .param/l "i" 0 4 73, +C4<011>;
L_000001be6766d080 .functor BUFZ 32, v000001be6777f640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be6766d240 .functor BUFZ 32, v000001be6777f8c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6779a3e0_0 .net *"_ivl_0", 0 0, L_000001be67802380;  1 drivers
S_000001be6779d120 .scope generate, "v[4]" "v[4]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be67719fe0 .param/l "i" 0 4 73, +C4<0100>;
L_000001be6766d2b0 .functor BUFZ 32, v000001be6777f140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be6766c590 .functor BUFZ 32, v000001be6777f320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be67799b20_0 .net *"_ivl_0", 0 0, L_000001be67802060;  1 drivers
S_000001be6779dc10 .scope generate, "v[5]" "v[5]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a0e0 .param/l "i" 0 4 73, +C4<0101>;
L_000001be67804440 .functor BUFZ 32, v000001be67782520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67803aa0 .functor BUFZ 32, v000001be67781120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be677998a0_0 .net *"_ivl_0", 0 0, L_000001be67802560;  1 drivers
S_000001be6779d760 .scope generate, "v[6]" "v[6]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a060 .param/l "i" 0 4 73, +C4<0110>;
L_000001be67803f70 .functor BUFZ 32, v000001be67782a20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67804600 .functor BUFZ 32, v000001be67782de0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be67799940_0 .net *"_ivl_0", 0 0, L_000001be67802920;  1 drivers
S_000001be6779ebb0 .scope generate, "v[7]" "v[7]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a320 .param/l "i" 0 4 73, +C4<0111>;
L_000001be678040c0 .functor BUFZ 32, v000001be6778d520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67803b10 .functor BUFZ 32, v000001be6778dca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6779b600_0 .net *"_ivl_0", 0 0, L_000001be678026a0;  1 drivers
S_000001be6779d440 .scope generate, "v[8]" "v[8]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a360 .param/l "i" 0 4 73, +C4<01000>;
L_000001be67804670 .functor BUFZ 32, v000001be6778d980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67804130 .functor BUFZ 32, v000001be6778e6a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be67799440_0 .net *"_ivl_0", 0 0, L_000001be67802c40;  1 drivers
S_000001be6779eed0 .scope generate, "v[9]" "v[9]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771a5e0 .param/l "i" 0 4 73, +C4<01001>;
L_000001be67804280 .functor BUFZ 32, v000001be67790d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67804750 .functor BUFZ 32, v000001be67790bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6779a480_0 .net *"_ivl_0", 0 0, L_000001be67802ce0;  1 drivers
S_000001be6779e3e0 .scope generate, "v[10]" "v[10]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771b1e0 .param/l "i" 0 4 73, +C4<01010>;
L_000001be67803b80 .functor BUFZ 32, v000001be6778f3f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67803e90 .functor BUFZ 32, v000001be67790610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6779b880_0 .net *"_ivl_0", 0 0, L_000001be678024c0;  1 drivers
S_000001be6779d5d0 .scope generate, "v[11]" "v[11]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771aee0 .param/l "i" 0 4 73, +C4<01011>;
L_000001be678047c0 .functor BUFZ 32, v000001be67798810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67803e20 .functor BUFZ 32, v000001be67798590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be677994e0_0 .net *"_ivl_0", 0 0, L_000001be67803280;  1 drivers
S_000001be6779da80 .scope generate, "v[12]" "v[12]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771b3e0 .param/l "i" 0 4 73, +C4<01100>;
L_000001be67803d40 .functor BUFZ 32, v000001be67798b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67803fe0 .functor BUFZ 32, v000001be677979b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be67799d00_0 .net *"_ivl_0", 0 0, L_000001be67802b00;  1 drivers
S_000001be6779e890 .scope generate, "v[13]" "v[13]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771bd60 .param/l "i" 0 4 73, +C4<01101>;
L_000001be67803bf0 .functor BUFZ 32, v000001be67795390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67804360 .functor BUFZ 32, v000001be67796510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be6779ad40_0 .net *"_ivl_0", 0 0, L_000001be67802d80;  1 drivers
S_000001be6779dda0 .scope generate, "v[14]" "v[14]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771bda0 .param/l "i" 0 4 73, +C4<01110>;
L_000001be678048a0 .functor BUFZ 32, v000001be67795e30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67803a30 .functor BUFZ 32, v000001be67796010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be677999e0_0 .net *"_ivl_0", 0 0, L_000001be67803320;  1 drivers
S_000001be6779d2b0 .scope generate, "v[15]" "v[15]" 4 73, 4 73 0, S_000001be67729d60;
 .timescale 0 0;
P_000001be6771b7a0 .param/l "i" 0 4 73, +C4<01111>;
L_000001be678043d0 .functor BUFZ 32, v000001be67799bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be67804210 .functor BUFZ 32, v000001be6779a660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be67799ee0_0 .net *"_ivl_0", 0 0, L_000001be678021a0;  1 drivers
S_000001be6749d630 .scope module, "tb" "tb" 7 6;
 .timescale 0 0;
S_000001be6779df30 .scope module, "i_formula_2_pipe_tb" "formula_tb" 7 17, 8 5 0, S_000001be6749d630;
 .timescale 0 0;
P_000001be6779f2f0 .param/l "arg_width" 1 8 20, +C4<00000000000000000000000000100000>;
P_000001be6779f328 .param/l "distributor" 0 8 10, +C4<00000000000000000000000000000000>;
P_000001be6779f360 .param/l "formula" 0 8 8, +C4<00000000000000000000000000000010>;
P_000001be6779f398 .param/l "gap_between_tests" 1 8 124, +C4<00000000000000000000000001100100>;
P_000001be6779f3d0 .param/l "homework" 0 8 7, +C4<00000000000000000000000000000100>;
P_000001be6779f408 .param/l "impl" 0 8 11, +C4<00000000000000000000000000000001>;
P_000001be6779f440 .param/l "max_latency" 1 8 123, +C4<00000000000000000000000000010000>;
P_000001be6779f478 .param/l "pipe" 0 8 9, +C4<00000000000000000000000000000001>;
P_000001be6779f4b0 .param/l "res_width" 1 8 20, +C4<00000000000000000000000000100000>;
v000001be6779b9c0_0 .var "a", 31 0;
v000001be6779bd80_0 .var "arg_cnt", 32 0;
v000001be6779c280_0 .var "arg_vld", 0 0;
v000001be6779cb40_0 .var "b", 31 0;
v000001be6779c820_0 .var "c", 31 0;
v000001be6779cbe0_0 .var "clk", 0 0;
v000001be6779c460_0 .var "clk_enable", 0 0;
v000001be6779c960_0 .var/2u "cycle", 31 0;
v000001be6779cfa0_0 .var "n_cycles", 32 0;
v000001be6779bb00_0 .var/queue "queue", 32;
o000001be677302b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001be6779c500_0 .net "res", 31 0, o000001be677302b8;  0 drivers
v000001be6779be20_0 .var "res_cnt", 32 0;
v000001be6779c3c0_0 .var "res_expected", 31 0;
o000001be677302e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001be6779c5a0_0 .net "res_vld", 0 0, o000001be677302e8;  0 drivers
v000001be6779bec0_0 .var "rst", 0 0;
v000001be6779c000_0 .var/2u "run_completed", 0 0;
v000001be6779c1e0_0 .var/str "test_id";
v000001be6779c320_0 .var "was_reset", 0 0;
S_000001be6779ea20 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 8 389, 8 389 0, S_000001be6779df30;
 .timescale 0 0;
v000001be67799120_0 .var/2s "i", 31 0;
S_000001be6779e0c0 .scope task, "drive_arg_vld_and_wait_res_vld_if_necessary" "drive_arg_vld_and_wait_res_vld_if_necessary" 8 143, 8 143 0, S_000001be6779df30;
 .timescale 0 0;
v000001be6779af20_0 .var/2s "gap", 31 0;
v000001be6779b420_0 .var/2u "random_gap", 0 0;
E_000001be6771a6a0 .event posedge, v000001be6779c640_0;
TD_tb.i_formula_2_pipe_tb.drive_arg_vld_and_wait_res_vld_if_necessary ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be6779c280_0, 0;
    %wait E_000001be6771a6a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be6779c280_0, 0;
    %load/vec4 v000001be6779b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %callf/vec4 TD_tb.i_formula_2_pipe_tb.randomize_gap, S_000001be677a12f0;
    %store/vec4 v000001be6779af20_0, 0, 32;
T_1.4 ;
    %load/vec4 v000001be6779af20_0;
T_1.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.7, 5;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001be6771a6a0;
    %jmp T_1.6;
T_1.7 ;
    %pop/vec4 1;
    %end;
S_000001be6779e250 .scope function.vec4.s32, "formula_1_fn" "formula_1_fn" 9 10, 9 10 0, S_000001be6779df30;
 .timescale 0 0;
v000001be6779b4c0_0 .var "a", 31 0;
v000001be6779b560_0 .var "b", 31 0;
v000001be67799300_0 .var "c", 31 0;
; Variable formula_1_fn is vec4 return value of scope S_000001be6779e250
TD_tb.i_formula_2_pipe_tb.formula_1_fn ;
    %load/vec4 v000001be6779b4c0_0;
    %store/vec4 v000001be676f4550_0, 0, 32;
    %callf/vec4 TD_$unit.isqrt_fn, S_000001be6749d7c0;
    %pad/u 32;
    %load/vec4 v000001be6779b560_0;
    %store/vec4 v000001be676f4550_0, 0, 32;
    %callf/vec4 TD_$unit.isqrt_fn, S_000001be6749d7c0;
    %pad/u 32;
    %add;
    %load/vec4 v000001be67799300_0;
    %store/vec4 v000001be676f4550_0, 0, 32;
    %callf/vec4 TD_$unit.isqrt_fn, S_000001be6749d7c0;
    %pad/u 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to formula_1_fn (store_vec4_to_lval)
    %disable/flow S_000001be6779e250;
    %end;
S_000001be677a1160 .scope function.vec4.s32, "formula_2_fn" "formula_2_fn" 10 10, 10 10 0, S_000001be6779df30;
 .timescale 0 0;
v000001be6779ca00_0 .var "a", 31 0;
v000001be6779cc80_0 .var "b", 31 0;
v000001be6779bc40_0 .var "c", 31 0;
; Variable formula_2_fn is vec4 return value of scope S_000001be677a1160
TD_tb.i_formula_2_pipe_tb.formula_2_fn ;
    %load/vec4 v000001be6779ca00_0;
    %load/vec4 v000001be6779cc80_0;
    %load/vec4 v000001be6779bc40_0;
    %store/vec4 v000001be676f4550_0, 0, 32;
    %callf/vec4 TD_$unit.isqrt_fn, S_000001be6749d7c0;
    %pad/u 32;
    %add;
    %store/vec4 v000001be676f4550_0, 0, 32;
    %callf/vec4 TD_$unit.isqrt_fn, S_000001be6749d7c0;
    %pad/u 32;
    %add;
    %store/vec4 v000001be676f4550_0, 0, 32;
    %callf/vec4 TD_$unit.isqrt_fn, S_000001be6749d7c0;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to formula_2_fn (store_vec4_to_lval)
    %disable/flow S_000001be677a1160;
    %end;
S_000001be677a04e0 .scope generate, "if_homework_4_not_distributor" "if_homework_4_not_distributor" 8 56, 8 56 0, S_000001be6779df30;
 .timescale 0 0;
S_000001be677a0cb0 .scope generate, "if_formula_2_pipe" "if_formula_2_pipe" 8 63, 8 63 0, S_000001be677a04e0;
 .timescale 0 0;
S_000001be677a0e40 .scope module, "i_formula_2_pipe" "formula_2_pipe" 8 69, 11 5 0, S_000001be677a0cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "arg_vld";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 32 "c";
    .port_info 6 /OUTPUT 1 "res_vld";
    .port_info 7 /OUTPUT 32 "res";
v000001be6779cdc0_0 .net "a", 31 0, v000001be6779b9c0_0;  1 drivers
v000001be6779cd20_0 .net "arg_vld", 0 0, v000001be6779c280_0;  1 drivers
v000001be6779ce60_0 .net "b", 31 0, v000001be6779cb40_0;  1 drivers
v000001be6779bce0_0 .net "c", 31 0, v000001be6779c820_0;  1 drivers
v000001be6779c640_0 .net "clk", 0 0, v000001be6779cbe0_0;  1 drivers
v000001be6779c0a0_0 .net "res", 31 0, o000001be677302b8;  alias, 0 drivers
v000001be6779cf00_0 .net "res_vld", 0 0, o000001be677302e8;  alias, 0 drivers
v000001be6779c140_0 .net "rst", 0 0, v000001be6779bec0_0;  1 drivers
S_000001be677a0fd0 .scope task, "make_gap_between_tests" "make_gap_between_tests" 8 168, 8 168 0, S_000001be6779df30;
 .timescale 0 0;
TD_tb.i_formula_2_pipe_tb.make_gap_between_tests ;
    %pushi/vec4 116, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001be6771a6a0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %end;
S_000001be677a12f0 .scope function.vec2.u32, "randomize_gap" "randomize_gap" 8 126, 8 126 0, S_000001be6779df30;
 .timescale 0 0;
v000001be6779caa0_0 .var/2s "gap_class", 31 0;
; Variable randomize_gap is bool return value of scope S_000001be677a12f0
TD_tb.i_formula_2_pipe_tb.randomize_gap ;
    %vpi_func 8 130 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000001100100 {0 0 0};
    %cast2;
    %store/vec4 v000001be6779caa0_0, 0, 32;
    %load/vec4 v000001be6779caa0_0;
    %cmpi/s 60, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.10, 5;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable/flow S_000001be677a12f0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v000001be6779caa0_0;
    %cmpi/s 95, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.12, 5;
    %vpi_func 8 135 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000011 {0 0 0};
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable/flow S_000001be677a12f0;
    %jmp T_5.13;
T_5.12 ;
    %vpi_func 8 137 "$urandom_range" 32, 32'sb00000000000000000000000000000100, 32'sb00000000000000000000000000010010 {0 0 0};
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable/flow S_000001be677a12f0;
T_5.13 ;
T_5.11 ;
    %end;
S_000001be6779f6d0 .scope task, "reset" "reset" 8 102, 8 102 0, S_000001be6779df30;
 .timescale 0 0;
TD_tb.i_formula_2_pipe_tb.reset ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001be6779bec0_0, 0;
    %pushi/vec4 3, 0, 32;
T_6.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.15, 5;
    %jmp/1 T_6.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001be6771a6a0;
    %jmp T_6.14;
T_6.15 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be6779bec0_0, 0;
    %pushi/vec4 3, 0, 32;
T_6.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.17, 5;
    %jmp/1 T_6.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001be6771a6a0;
    %jmp T_6.16;
T_6.17 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be6779bec0_0, 0;
    %end;
S_000001be677a0990 .scope task, "run" "run" 8 180, 8 180 0, S_000001be6779df30;
 .timescale 0 0;
TD_tb.i_formula_2_pipe_tb.run ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be6779c000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001be6779c460_0, 0, 1;
    %delay 1, 0;
    %vpi_call/w 8 201 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 8 202 "$display", "Running %m" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be6779c280_0, 0;
    %fork TD_tb.i_formula_2_pipe_tb.reset, S_000001be6779f6d0;
    %join;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001be6779b9c0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001be6779cb40_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001be6779c820_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v000001be6779b420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be6779af20_0, 0, 32;
    %fork TD_tb.i_formula_2_pipe_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_000001be6779e0c0;
    %join;
    %fork TD_tb.i_formula_2_pipe_tb.make_gap_between_tests, S_000001be677a0fd0;
    %join;
    %fork t_1, S_000001be6779f9f0;
    %jmp t_0;
    .scope S_000001be6779f9f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be6779b920_0, 0, 32;
T_7.18 ;
    %load/vec4 v000001be6779b920_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_7.19, 5;
    %load/vec4 v000001be6779b920_0;
    %assign/vec4 v000001be6779b9c0_0, 0;
    %load/vec4 v000001be6779b920_0;
    %assign/vec4 v000001be6779cb40_0, 0;
    %load/vec4 v000001be6779b920_0;
    %assign/vec4 v000001be6779c820_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v000001be6779b420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be6779af20_0, 0, 32;
    %fork TD_tb.i_formula_2_pipe_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_000001be6779e0c0;
    %join;
    %load/vec4 v000001be6779b920_0;
    %muli 3, 0, 32;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001be6779b920_0, 0, 32;
    %jmp T_7.18;
T_7.19 ;
    %end;
    .scope S_000001be677a0990;
t_0 %join;
    %fork TD_tb.i_formula_2_pipe_tb.make_gap_between_tests, S_000001be677a0fd0;
    %join;
    %fork t_3, S_000001be6779f540;
    %jmp t_2;
    .scope S_000001be6779f540;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be6779bf60_0, 0, 32;
T_7.20 ;
    %load/vec4 v000001be6779bf60_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_7.21, 5;
    %load/vec4 v000001be6779bf60_0;
    %assign/vec4 v000001be6779b9c0_0, 0;
    %load/vec4 v000001be6779bf60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001be6779cb40_0, 0;
    %load/vec4 v000001be6779bf60_0;
    %muli 2, 0, 32;
    %assign/vec4 v000001be6779c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be6779b420_0, 0, 1;
    %load/vec4 v000001be6779bf60_0;
    %pushi/vec4 10, 0, 32;
    %div/s;
    %cast2;
    %store/vec4 v000001be6779af20_0, 0, 32;
    %fork TD_tb.i_formula_2_pipe_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_000001be6779e0c0;
    %join;
    %load/vec4 v000001be6779bf60_0;
    %muli 3, 0, 32;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001be6779bf60_0, 0, 32;
    %jmp T_7.20;
T_7.21 ;
    %end;
    .scope S_000001be677a0990;
t_2 %join;
    %fork TD_tb.i_formula_2_pipe_tb.make_gap_between_tests, S_000001be677a0fd0;
    %join;
    %pushi/vec4 100, 0, 32;
T_7.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.23, 5;
    %jmp/1 T_7.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 8 256 "$urandom" 32 {0 0 0};
    %assign/vec4 v000001be6779b9c0_0, 0;
    %vpi_func 8 257 "$urandom" 32 {0 0 0};
    %assign/vec4 v000001be6779cb40_0, 0;
    %vpi_func 8 258 "$urandom" 32 {0 0 0};
    %assign/vec4 v000001be6779c820_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001be6779b420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be6779af20_0, 0, 32;
    %fork TD_tb.i_formula_2_pipe_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_000001be6779e0c0;
    %join;
    %jmp T_7.22;
T_7.23 ;
    %pop/vec4 1;
    %fork TD_tb.i_formula_2_pipe_tb.make_gap_between_tests, S_000001be677a0fd0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be6779c460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001be6779c000_0, 0, 1;
    %end;
S_000001be6779f9f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 221, 8 221 0, S_000001be677a0990;
 .timescale 0 0;
v000001be6779b920_0 .var/2s "i", 31 0;
S_000001be6779f540 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 236, 8 236 0, S_000001be677a0990;
 .timescale 0 0;
v000001be6779bf60_0 .var/2s "i", 31 0;
    .scope S_000001be6766af10;
T_8 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be676c0150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be676bf430_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001be676c0650_0;
    %assign/vec4 v000001be676bf430_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001be6766af10;
T_9 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be676c0650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001be676c03d0_0;
    %assign/vec4 v000001be676bfed0_0, 0;
    %load/vec4 v000001be676c0a10_0;
    %assign/vec4 v000001be676bff70_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001be6749e7c0;
T_10 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be676b4850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be676ec8f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001be676ec3f0_0;
    %assign/vec4 v000001be676ec8f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001be6749e7c0;
T_11 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be676ec3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001be676ec490_0;
    %assign/vec4 v000001be676ebef0_0, 0;
    %load/vec4 v000001be676ebbd0_0;
    %assign/vec4 v000001be676ebf90_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001be67727620;
T_12 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6777e600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be6777f5a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001be6777e4c0_0;
    %assign/vec4 v000001be6777f5a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001be67727620;
T_13 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6777e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001be6777ef60_0;
    %assign/vec4 v000001be6777f640_0, 0;
    %load/vec4 v000001be6777e060_0;
    %assign/vec4 v000001be6777f8c0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001be67780070;
T_14 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6777f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be6777e560_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001be6777e880_0;
    %assign/vec4 v000001be6777e560_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001be67780070;
T_15 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6777e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001be6777e7e0_0;
    %assign/vec4 v000001be6777f140_0, 0;
    %load/vec4 v000001be6777e100_0;
    %assign/vec4 v000001be6777f320_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001be67780390;
T_16 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be67781bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be677820c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001be67781800_0;
    %assign/vec4 v000001be677820c0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001be67780390;
T_17 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be67781800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001be67782e80_0;
    %assign/vec4 v000001be67782520_0, 0;
    %load/vec4 v000001be67781b20_0;
    %assign/vec4 v000001be67781120_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001be67780520;
T_18 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be67781d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be677813a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001be67781da0_0;
    %assign/vec4 v000001be677813a0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001be67780520;
T_19 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be67781da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001be677811c0_0;
    %assign/vec4 v000001be67782a20_0, 0;
    %load/vec4 v000001be67781440_0;
    %assign/vec4 v000001be67782de0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001be677833b0;
T_20 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6778d8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be6778eba0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001be6778d480_0;
    %assign/vec4 v000001be6778eba0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001be677833b0;
T_21 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6778d480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001be6778e380_0;
    %assign/vec4 v000001be6778d520_0, 0;
    %load/vec4 v000001be6778df20_0;
    %assign/vec4 v000001be6778dca0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001be67783220;
T_22 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6778db60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be6778e420_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001be6778ea60_0;
    %assign/vec4 v000001be6778e420_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001be67783220;
T_23 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6778ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001be6778e600_0;
    %assign/vec4 v000001be6778d980_0, 0;
    %load/vec4 v000001be6778d840_0;
    %assign/vec4 v000001be6778e6a0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001be67784350;
T_24 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be677904d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be67790070_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001be6778f670_0;
    %assign/vec4 v000001be67790070_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001be67784350;
T_25 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6778f670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000001be67790390_0;
    %assign/vec4 v000001be67790d90_0, 0;
    %load/vec4 v000001be6778f5d0_0;
    %assign/vec4 v000001be67790bb0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001be67783d10;
T_26 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6778f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be67790c50_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001be6778f850_0;
    %assign/vec4 v000001be67790c50_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001be67783d10;
T_27 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6778f850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v000001be6778f0d0_0;
    %assign/vec4 v000001be6778f3f0_0, 0;
    %load/vec4 v000001be6778fa30_0;
    %assign/vec4 v000001be67790610_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001be67783ea0;
T_28 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be67798310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be67798770_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001be677984f0_0;
    %assign/vec4 v000001be67798770_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001be67783ea0;
T_29 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be677984f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v000001be67797f50_0;
    %assign/vec4 v000001be67798810_0, 0;
    %load/vec4 v000001be67798270_0;
    %assign/vec4 v000001be67798590_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001be677938c0;
T_30 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be67797eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be67797e10_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001be67797cd0_0;
    %assign/vec4 v000001be67797e10_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001be677938c0;
T_31 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be67797cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v000001be67798db0_0;
    %assign/vec4 v000001be67798b30_0, 0;
    %load/vec4 v000001be67798a90_0;
    %assign/vec4 v000001be677979b0_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001be677935a0;
T_32 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be67796290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be677952f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001be67796a10_0;
    %assign/vec4 v000001be677952f0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001be677935a0;
T_33 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be67796a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v000001be67796dd0_0;
    %assign/vec4 v000001be67795390_0, 0;
    %load/vec4 v000001be67795110_0;
    %assign/vec4 v000001be67796510_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001be67794d10;
T_34 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be677960b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be677972d0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001be67796330_0;
    %assign/vec4 v000001be677972d0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001be67794d10;
T_35 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be67796330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000001be677951b0_0;
    %assign/vec4 v000001be67795e30_0, 0;
    %load/vec4 v000001be67796c90_0;
    %assign/vec4 v000001be67796010_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001be67794090;
T_36 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6779afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be6779aac0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001be677957f0_0;
    %assign/vec4 v000001be6779aac0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001be67794090;
T_37 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be677957f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v000001be67796970_0;
    %assign/vec4 v000001be67799bc0_0, 0;
    %load/vec4 v000001be67795750_0;
    %assign/vec4 v000001be6779a660_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001be67794b80;
T_38 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6779a8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be67799c60_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001be6779b100_0;
    %assign/vec4 v000001be67799c60_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001be67794b80;
T_39 ;
    %wait E_000001be6771a620;
    %load/vec4 v000001be6779b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v000001be6779a160_0;
    %assign/vec4 v000001be6779a0c0_0, 0;
    %load/vec4 v000001be6779a5c0_0;
    %assign/vec4 v000001be6779a200_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001be6779df30;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be6779c000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be6779c960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be6779c320_0, 0, 1;
    %end;
    .thread T_40, $init;
    .scope S_000001be6779df30;
T_41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001be6779cbe0_0, 0, 1;
T_41.0 ;
    %delay 5, 0;
    %load/vec4 v000001be6779c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.1, 8;
    %load/vec4 v000001be6779cbe0_0;
    %inv;
    %store/vec4 v000001be6779cbe0_0, 0, 1;
T_41.1 ;
    %jmp T_41.0;
    %end;
    .thread T_41;
    .scope S_000001be6779df30;
T_42 ;
    %vpi_call/w 8 117 "$sformat", v000001be6779c1e0_0, "%s homework %0d formula %0d pipe %0d distributor %0d impl %0d", "formula_tb.sv", P_000001be6779f3d0, P_000001be6779f360, P_000001be6779f478, P_000001be6779f328, P_000001be6779f408 {0 0 0};
    %end;
    .thread T_42;
    .scope S_000001be6779df30;
T_43 ;
    %wait E_000001be6771a6a0;
    %vpi_call/w 8 286 "$write", "%s time %7d cycle %5d", v000001be6779c1e0_0, $time, v000001be6779c960_0 {0 0 0};
    %load/vec4 v000001be6779c960_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v000001be6779c960_0, 0;
    %load/vec4 v000001be6779bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %vpi_call/w 8 290 "$write", " rst" {0 0 0};
    %jmp T_43.1;
T_43.0 ;
    %vpi_call/w 8 292 "$write", "    " {0 0 0};
T_43.1 ;
    %load/vec4 v000001be6779c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %vpi_call/w 8 295 "$write", " arg %d %d %d", v000001be6779b9c0_0, v000001be6779cb40_0, v000001be6779c820_0 {0 0 0};
    %jmp T_43.3;
T_43.2 ;
    %vpi_call/w 8 297 "$write", "                                     " {0 0 0};
T_43.3 ;
    %load/vec4 v000001be6779c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %vpi_call/w 8 300 "$write", " res %d", v000001be6779c500_0 {0 0 0};
T_43.4 ;
    %vpi_call/w 8 302 "$display" {0 0 0};
    %jmp T_43;
    .thread T_43;
    .scope S_000001be6779df30;
T_44 ;
    %wait E_000001be6771a6a0;
    %load/vec4 v000001be6779bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %ix/load 4, 0, 0;
    %null;
    %store/obj v000001be6779bb00_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001be6779c320_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001be6779c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v000001be6779c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %pushi/vec4 2, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %vpi_call/w 8 333 "$error" {0 0 0};
    %jmp T_44.9;
T_44.6 ;
    %load/vec4 v000001be6779b9c0_0;
    %load/vec4 v000001be6779cb40_0;
    %load/vec4 v000001be6779c820_0;
    %store/vec4 v000001be67799300_0, 0, 32;
    %store/vec4 v000001be6779b560_0, 0, 32;
    %store/vec4 v000001be6779b4c0_0, 0, 32;
    %callf/vec4 TD_tb.i_formula_2_pipe_tb.formula_1_fn, S_000001be6779e250;
    %store/vec4 v000001be6779c3c0_0, 0, 32;
    %jmp T_44.9;
T_44.7 ;
    %load/vec4 v000001be6779b9c0_0;
    %load/vec4 v000001be6779cb40_0;
    %load/vec4 v000001be6779c820_0;
    %store/vec4 v000001be6779bc40_0, 0, 32;
    %store/vec4 v000001be6779cc80_0, 0, 32;
    %store/vec4 v000001be6779ca00_0, 0, 32;
    %callf/vec4 TD_tb.i_formula_2_pipe_tb.formula_2_fn, S_000001be677a1160;
    %store/vec4 v000001be6779c3c0_0, 0, 32;
    %jmp T_44.9;
T_44.9 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %load/vec4 v000001be6779c3c0_0;
    %store/qb/v v000001be6779bb00_0, 4, 32;
T_44.4 ;
    %load/vec4 v000001be6779c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.10, 8;
    %vpi_func 8 341 "$size" 32, v000001be6779bb00_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.12, 4;
    %vpi_call/w 8 343 "$display", "FAIL %s: unexpected result %0d", v000001be6779c1e0_0, v000001be6779c500_0 {0 0 0};
    %vpi_call/w 8 346 "$finish" {0 0 0};
    %jmp T_44.13;
T_44.12 ;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %load/dar/vec4 v000001be6779bb00_0;
    %store/vec4 v000001be6779c3c0_0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %delete/elem v000001be6779bb00_0;
    %load/vec4 v000001be6779c500_0;
    %load/vec4 v000001be6779c3c0_0;
    %cmp/ne;
    %jmp/0xz  T_44.14, 6;
    %vpi_call/w 8 360 "$display", "FAIL %s: res mismatch. Expected %0d, actual %0d", v000001be6779c1e0_0, v000001be6779c3c0_0, v000001be6779c500_0 {0 0 0};
    %vpi_call/w 8 363 "$finish" {0 0 0};
T_44.14 ;
T_44.13 ;
T_44.10 ;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001be6779df30;
T_45 ;
    %vpi_func 8 376 "$size" 32, v000001be6779bb00_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %load/vec4 v000001be6779c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %vpi_call/w 8 379 "$display", "PASS %s", v000001be6779c1e0_0 {0 0 0};
    %jmp T_45.3;
T_45.2 ;
    %vpi_call/w 8 381 "$display", "FAIL %s: did not run or run was not completed", v000001be6779c1e0_0 {0 0 0};
T_45.3 ;
    %jmp T_45.1;
T_45.0 ;
    %vpi_func 8 387 "$size" 32, v000001be6779bb00_0 {0 0 0};
    %vpi_call/w 8 386 "$write", "FAIL %s: data is left sitting in the model queue (%d left):", v000001be6779c1e0_0, S<0,vec4,s32> {1 0 0};
    %fork t_5, S_000001be6779ea20;
    %jmp t_4;
    .scope S_000001be6779ea20;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be67799120_0, 0, 32;
T_45.4 ;
    %load/vec4 v000001be67799120_0;
    %vpi_func 8 389 "$size" 32, v000001be6779bb00_0 {0 0 0};
    %cmp/s;
    %jmp/0xz T_45.5, 5;
    %vpi_func 8 390 "$size" 32, v000001be6779bb00_0 {0 0 0};
    %load/vec4 v000001be67799120_0;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %load/dar/vec4 v000001be6779bb00_0;
    %vpi_call/w 8 390 "$write", " %h", S<0,vec4,u32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001be67799120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001be67799120_0, 0, 32;
    %jmp T_45.4;
T_45.5 ;
    %end;
    .scope S_000001be6779df30;
t_4 %join;
    %vpi_call/w 8 392 "$display" {0 0 0};
T_45.1 ;
    %end;
    .thread T_45, $final;
    .scope S_000001be6779df30;
T_46 ;
    %wait E_000001be6771a6a0;
    %load/vec4 v000001be6779bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v000001be6779cfa0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v000001be6779bd80_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v000001be6779be20_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001be6779cfa0_0;
    %addi 1, 0, 33;
    %assign/vec4 v000001be6779cfa0_0, 0;
    %load/vec4 v000001be6779c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000001be6779bd80_0;
    %addi 1, 0, 33;
    %assign/vec4 v000001be6779bd80_0, 0;
T_46.2 ;
    %load/vec4 v000001be6779c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v000001be6779be20_0;
    %addi 1, 0, 33;
    %assign/vec4 v000001be6779be20_0, 0;
T_46.4 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001be6779df30;
T_47 ;
    %vpi_call/w 8 422 "$display", "\012\012number of transfers : arg %0d res %0d per %0d cycles", v000001be6779bd80_0, v000001be6779be20_0, v000001be6779cfa0_0 {0 0 0};
    %end;
    .thread T_47, $final;
    .scope S_000001be6779df30;
T_48 ;
    %pushi/vec4 100000, 0, 32;
T_48.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_48.1, 5;
    %jmp/1 T_48.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001be6771a6a0;
    %jmp T_48.0;
T_48.1 ;
    %pop/vec4 1;
    %vpi_call/w 8 431 "$display", "FAIL %s: timeout!", v000001be6779c1e0_0 {0 0 0};
    %vpi_call/w 8 432 "$finish" {0 0 0};
    %end;
    .thread T_48;
    .scope S_000001be6749d630;
T_49 ;
    %fork TD_tb.i_formula_2_pipe_tb.run, S_000001be677a0990;
    %join;
    %vpi_call/w 7 34 "$finish" {0 0 0};
    %end;
    .thread T_49;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "isqrt_fn.svh";
    "isqrt.sv";
    "isqrt_slice_reg.sv";
    "isqrt_slice_comb.sv";
    "tb.sv";
    "formula_tb.sv";
    "./formula_1_fn.svh";
    "./formula_2_fn.svh";
    "04_10_formula_2_pipe.sv";
