0.6
2019.2
Nov  6 2019
21:57:16
C:/Vivado_project/LR2_IVS/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v,1669624494,verilog,,,,SPI_tb,,,,,,,,
C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v,1669623684,verilog,,C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v,,FPGA_Master,,,,,,,,
