<!doctype html>
<html>
<head>
<title>Channel_sts_reg0 (UART) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___uart.html")>UART Module</a> &gt; Channel_sts_reg0 (UART) Register</p><h1>Channel_sts_reg0 (UART) Register</h1>
<h2>Channel_sts_reg0 (UART) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>Channel_sts_reg0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000002C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF00002C (UART0)<br/>0x00FF01002C (UART1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Channel Status Register</td></tr>
</table>
<p>The read only Channel Status register is provided to enable the continuous monitoring of the raw unmasked status information of the UART design. Bits [4:0] and [14:10] are not latched and provide raw status of the FIFO flags, such that if the FIFO level changes these bits are updated immediately.</p>
<h2>Channel_sts_reg0 (UART) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:15</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved, read as zero, ignored on write.</td></tr>
<tr valign=top><td>TNFUL</td><td class="center">14</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Transmitter FIFO Nearly Full continuous status:<br/>This indicates that there is not enough space for the number of bytes currently specified in the WSIZE bits in the Mode register. If a write were currently attempted it would cause an overflow.<br/>Note that when WSIZE is 00, this assumes that a two byte write would be attempted and hence a single byte write is still possible without overflow by driving byte_sel low for the write.<br/>0: More than one byte is unused in the Tx FIFO<br/>1: Only one byte is free in the Tx FIFO</td></tr>
<tr valign=top><td>TTRIG</td><td class="center">13</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Transmitter FIFO Trigger continuous status:<br/>0: Tx FIFO fill level is less <br/>than TTRIG<br/>1: Tx FIFO fill level is greater than or equal to TTRIG.</td></tr>
<tr valign=top><td>FDELT</td><td class="center">12</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Receiver flow delay trigger continuous status:<br/>0: Rx FIFO fill level is less than FDEL<br/>1: Rx FIFO fill level is greater than or equal to FDEL</td></tr>
<tr valign=top><td>TACTIVE</td><td class="center">11</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Transmitter state machine active status:<br/>0: inactive state<br/>1: active state</td></tr>
<tr valign=top><td>RACTIVE</td><td class="center">10</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Receiver state machine active status:<br/>0: inactive state<br/>1: active state</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 9:5</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved, read as zero, ignored on write.</td></tr>
<tr valign=top><td>TFUL</td><td class="center"> 4</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Transmitter FIFO Full continuous status:<br/>0: Tx FIFO is not full<br/>1: Tx FIFO is full</td></tr>
<tr valign=top><td>TEMPTY</td><td class="center"> 3</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Transmitter FIFO Empty continuous status:<br/>0: Tx FIFO is not empty<br/>1: Tx FIFO is empty</td></tr>
<tr valign=top><td>RFUL</td><td class="center"> 2</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Receiver FIFO Full continuous status:<br/>1: Rx FIFO is full<br/>0: Rx FIFO is not full</td></tr>
<tr valign=top><td>REMPTY</td><td class="center"> 1</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Receiver FIFO Full continuous status:<br/>0: Rx FIFO is not empty<br/>1: Rx FIFO is empty</td></tr>
<tr valign=top><td>RTRIG</td><td class="center"> 0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Receiver FIFO Trigger continuous status:<br/>0: Rx FIFO fill level is less than RTRIG<br/>1: Rx FIFO fill level is greater than or equal to RTRIG</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>