INFO-FLOW: Workspace C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls opened at Mon Jun 17 10:49:24 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.cpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.cpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.hpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.hpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.hpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/tb_mat_mult.cpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/tb_mat_mult.cpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(7)
Execute     add_files -tb C:/Users/kwokt/HLS-Models/Matrix-Multiplication/tb_mat_mult.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/kwokt/HLS-Models/Matrix-Multiplication/tb_mat_mult.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=matrix_multiply' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.top=matrix_multiply' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(10)
Execute     set_top matrix_multiply 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvu9p-flga2104-2-i' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-i' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(1)
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
Command       create_platform done; 2.044 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.204 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(11)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.245 sec.
Execute   apply_ini C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.795 seconds; current allocated memory: 230.125 MB.
Execute       set_directive_top matrix_multiply -name=matrix_multiply 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../mat_mult.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../mat_mult.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../mat_mult.cpp -foptimization-record-file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.cpp.clang.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/clang.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.574 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.774 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.911 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp.clang.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.279 seconds; current allocated memory: 232.953 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.g.bc -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.167 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.112 sec.
Execute       run_link_or_opt -opt -out C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matrix_multiply -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matrix_multiply -reflow-float-conversion -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.934 sec.
Execute       run_link_or_opt -out C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matrix_multiply 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matrix_multiply -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=matrix_multiply -mllvm -hls-db-dir -mllvm C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 49 Compile/Link C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,558 Unroll/Inline (step 1) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,558 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,553 Unroll/Inline (step 2) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,553 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,551 Unroll/Inline (step 3) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,551 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,551 Unroll/Inline (step 4) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,551 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,554 Array/Struct (step 1) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,554 Array/Struct (step 2) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,554 Array/Struct (step 3) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,554 Array/Struct (step 4) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,554 Array/Struct (step 5) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,554 Performance (step 1) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,554 Performance (step 2) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,554 Performance (step 3) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,554 Performance (step 4) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,554 HW Transforms (step 1) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 1.543 sec.
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,562 HW Transforms (step 2) C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,562 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_3' is marked as complete unroll implied by the pipeline pragma (../mat_mult.cpp:14:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_3' (../mat_mult.cpp:14:19) in function 'matrix_multiply' completely with a factor of 256 (../mat_mult.cpp:3:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.248 seconds; current allocated memory: 234.637 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 234.645 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrix_multiply -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.0.bc -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.347 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 242.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.105 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 245.527 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc to C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.734 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_multiply' (../mat_mult.cpp:3:26)...255 expression(s) balanced.
Command         transform done; 0.176 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.915 seconds; current allocated memory: 272.191 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_10_1'(../mat_mult.cpp:10:22) and 'VITIS_LOOP_11_2'(../mat_mult.cpp:11:26) in function 'matrix_multiply' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (../mat_mult.cpp:10:22) in function 'matrix_multiply'.
Execute           auto_get_db
Command         transform done; 1.157 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.147 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.305 seconds; current allocated memory: 274.977 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.73 sec.
Command     elaborate done; 18.293 sec.
Execute     ap_eval exec zip -j C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.199 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrix_multiply' ...
Execute       ap_set_top_model matrix_multiply 
Execute       get_model_list matrix_multiply -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrix_multiply 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list matrix_multiply -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrix_multiply
INFO-FLOW: Configuring Module : matrix_multiply ...
Execute       set_default_model matrix_multiply 
Execute       apply_spec_resource_limit matrix_multiply 
INFO-FLOW: Model list for preprocess: matrix_multiply
INFO-FLOW: Preprocessing Module: matrix_multiply ...
Execute       set_default_model matrix_multiply 
Execute       cdfg_preprocess -model matrix_multiply 
Execute       rtl_gen_preprocess matrix_multiply 
INFO-FLOW: Model list for synthesis: matrix_multiply
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_multiply 
Execute       schedule -model matrix_multiply 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_multiply' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_multiply' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_multiply' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_multiply' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_multiply' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_multiply' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_multiply' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_multiply' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' due to limited memory ports (II = 122). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_multiply' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' due to limited memory ports (II = 126). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_multiply' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' due to limited memory ports (II = 127). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 130, loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 18.769 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 19.082 seconds; current allocated memory: 297.117 MB.
Execute       syn_report -verbosereport -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Command       syn_report done; 0.101 sec.
Execute       db_write -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.sched.adb -f 
Command       db_write done; 0.291 sec.
INFO-FLOW: Finish scheduling matrix_multiply.
Execute       set_default_model matrix_multiply 
Execute       bind -model matrix_multiply 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.96 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 298.332 MB.
Execute       syn_report -verbosereport -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Command       syn_report done; 0.149 sec.
Execute       db_write -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.bind.adb -f 
Command       db_write done; 0.407 sec.
INFO-FLOW: Finish binding matrix_multiply.
Execute       get_model_list matrix_multiply -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrix_multiply 
INFO-FLOW: Model list for RTL generation: matrix_multiply
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matrix_multiply -top_prefix  -sub_prefix matrix_multiply_ -mg_file C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply/A' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply/B' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply/C' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_multiply' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_multiply' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_11_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply/A_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply/A_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply/A_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply/A_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply/B_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply/B_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply/B_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply/B_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply'.
Command       create_rtl_model done; 0.967 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.554 seconds; current allocated memory: 312.461 MB.
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_multiply -istop -style xilinx -f -lang vhdl -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/vhdl/matrix_multiply 
Command       gen_rtl done; 0.119 sec.
Execute       gen_rtl matrix_multiply -istop -style xilinx -f -lang vlog -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/verilog/matrix_multiply 
Execute       syn_report -csynth -model matrix_multiply -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/matrix_multiply_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model matrix_multiply -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/matrix_multiply_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model matrix_multiply -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Command       syn_report done; 0.206 sec.
Execute       db_write -model matrix_multiply -f -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.adb 
Command       db_write done; 0.425 sec.
Execute       db_write -model matrix_multiply -bindview -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrix_multiply -p C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply 
Execute       export_constraint_db -f -tool general -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.constraint.tcl 
Execute       syn_report -designview -model matrix_multiply -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.design.xml 
Execute       syn_report -csynthDesign -model matrix_multiply -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth.rpt -MHOut C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -wcfg -model matrix_multiply -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrix_multiply -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.protoinst 
Execute       sc_get_clocks matrix_multiply 
Execute       sc_get_portdomain matrix_multiply 
INFO-FLOW: Model list for RTL component generation: matrix_multiply
INFO-FLOW: Handling components in module [matrix_multiply] ... 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.compgen.tcl 
INFO-FLOW: Found component matrix_multiply_mul_32s_32s_32_1_1.
INFO-FLOW: Append model matrix_multiply_mul_32s_32s_32_1_1
INFO-FLOW: Found component matrix_multiply_flow_control_loop_pipe.
INFO-FLOW: Append model matrix_multiply_flow_control_loop_pipe
INFO-FLOW: Append model matrix_multiply
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrix_multiply_mul_32s_32s_32_1_1 matrix_multiply_flow_control_loop_pipe matrix_multiply
INFO-FLOW: Generating C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model matrix_multiply_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model matrix_multiply_flow_control_loop_pipe
INFO-FLOW: To file: write model matrix_multiply
INFO-FLOW: Generating C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/vlog' tclDir='C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db' modelList='matrix_multiply_mul_32s_32s_32_1_1
matrix_multiply_flow_control_loop_pipe
matrix_multiply
' expOnly='0'
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 4 seconds. Elapsed time: 6.47 seconds; current allocated memory: 353.578 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='matrix_multiply_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='matrix_multiply_mul_32s_32s_32_1_1
matrix_multiply_flow_control_loop_pipe
matrix_multiply
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.rtl_wrap.cfg.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.compgen.dataonly.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Command       ap_part_info done; 0.102 sec.
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.constraint.tcl 
Execute       sc_get_clocks matrix_multiply 
Execute       source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST matrix_multiply MODULE2INSTS {matrix_multiply matrix_multiply} INST2MODULE {matrix_multiply matrix_multiply} INSTDATA {matrix_multiply {DEPTH 1 CHILDREN {}}} MODULEDATA {matrix_multiply {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_5198_p2 SOURCE ../mat_mult.cpp:10 VARIABLE add_ln10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_fu_5204_p3 SOURCE ../mat_mult.cpp:10 VARIABLE select_ln10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_fu_5212_p3 SOURCE ../mat_mult.cpp:10 VARIABLE i LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_5259_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_1_fu_5326_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_2_fu_5373_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_3_fu_5418_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_3 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_4_fu_5465_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_4 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_5_fu_5511_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_5 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_6_fu_5596_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_6 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_7_fu_5643_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_7 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_8_fu_5689_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_8 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_9_fu_5741_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_9 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_10_fu_5787_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_11_fu_5952_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_11 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_12_fu_5999_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_12 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_13_fu_6045_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_13 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_14_fu_6097_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_14 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_15_fu_6143_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_15 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_16_fu_6189_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_16 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_17_fu_6235_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_17 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_18_fu_6281_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_18 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_19_fu_6327_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_19 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_20_fu_6652_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_20 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_21_fu_6699_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_21 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_22_fu_6745_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_22 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_23_fu_6824_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_23 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_24_fu_6870_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_24 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_25_fu_6916_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_25 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_26_fu_6962_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_26 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_27_fu_7008_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_27 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_28_fu_7054_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_28 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_29_fu_7100_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_29 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_30_fu_7152_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_30 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_31_fu_7203_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_31 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_32_fu_7249_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_32 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_33_fu_7295_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_33 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_34_fu_7341_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_34 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_35_fu_7387_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_35 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_36_fu_7433_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_36 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_37_fu_8090_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_37 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_38_fu_8137_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_38 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_39_fu_8183_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_39 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_40_fu_8261_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_40 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_41_fu_8307_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_41 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_42_fu_8353_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_42 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_43_fu_8399_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_43 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_44_fu_8445_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_44 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_45_fu_8491_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_45 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_46_fu_8537_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_46 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_47_fu_8583_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_47 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_48_fu_8629_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_48 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_49_fu_8675_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_49 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_50_fu_8721_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_50 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_51_fu_8767_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_51 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_52_fu_8813_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_52 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_53_fu_8859_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_53 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_54_fu_8905_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_54 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_55_fu_8957_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_55 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_56_fu_9019_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_56 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_57_fu_9065_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_57 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_58_fu_9111_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_58 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_59_fu_9157_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_59 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_60_fu_9203_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_60 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_61_fu_9249_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_61 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_62_fu_9295_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_62 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_63_fu_9341_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_63 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_64_fu_9387_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_64 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_65_fu_9433_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_65 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_66_fu_9479_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_66 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_67_fu_9525_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_67 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_68_fu_9571_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_68 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_69_fu_9617_p2 SOURCE ../mat_mult.cpp:16 VARIABLE add_ln16_69 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_fu_10968_p2 SOURCE ../mat_mult.cpp:16 VARIABLE xor_ln16 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_9627_p2 SOURCE ../mat_mult.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_3 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_4 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_5 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_6 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_7 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_8 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_9 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_11 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_12 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_13 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_14 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_15 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_16 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_17 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_18 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_19 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_20 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_21 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_22 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_23 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_24 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_25 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_26 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_27 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_28 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_29 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_30 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_31 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_32 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_33 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_34 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_35 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_36 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_37 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_38 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_39 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_40 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_41 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_42 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_43 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_44 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_45 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_46 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_47 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_48 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_49 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_50 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_51 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_52 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_53 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_54 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_55 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_56 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_57 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_58 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_59 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_60 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_61 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_62 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_63 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_64 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_65 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_66 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_67 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_68 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_69 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_70 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_71 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_72 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_73 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_74 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_75 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_76 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_77 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_78 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_79 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_80 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_81 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_82 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_83 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_84 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_85 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_86 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_87 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_88 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_89 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_90 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_91 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_92 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_93 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_94 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_95 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_96 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_97 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_98 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_99 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_100 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_101 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_102 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_103 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_104 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_105 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_106 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_107 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_108 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_109 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_110 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_111 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_112 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_113 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_114 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_115 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_116 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_117 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_118 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_119 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_120 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_121 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_122 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_123 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_124 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_125 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_126 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_127 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_128 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_129 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_130 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_131 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_132 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_133 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_134 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_135 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_136 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_137 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_138 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_139 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_140 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_141 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_142 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_143 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_144 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_145 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_146 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_147 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_148 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_149 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_150 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_151 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_152 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_153 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_154 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_155 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_156 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_157 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_158 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_159 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_160 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_161 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_162 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_163 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_164 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_165 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_166 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_167 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_168 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_169 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_170 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_171 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_172 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_173 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_174 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_175 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_176 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_177 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_178 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_179 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_180 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_181 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_182 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_183 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_184 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_185 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_186 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_187 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_188 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_189 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_190 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_191 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_192 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_193 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_194 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_195 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_196 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_197 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_198 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_199 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_200 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_201 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_202 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_203 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_204 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_205 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_206 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_207 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_208 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_209 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_210 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_211 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_212 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_213 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_214 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_215 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_216 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_217 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_218 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_219 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_220 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_221 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_222 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_223 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_224 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_225 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_226 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_227 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_228 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_229 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_230 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_231 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_232 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_233 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_234 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_235 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_236 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_237 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_238 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_239 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_240 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_241 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_242 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_243 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_244 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_245 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_246 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_247 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_248 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_249 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_250 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_251 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_252 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_253 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_254 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2 SOURCE ../mat_mult.cpp:17 VARIABLE mul_ln17_255 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_4 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_7 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_8 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_11 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_16 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_19 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_22 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_23 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_26 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_31 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_32 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_35 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_38 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_39 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_42 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_47 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_50 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_53 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_54 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_57 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_64 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_67 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_70 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_71 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_74 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_79 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_82 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_85 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_86 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_89 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_94 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_95 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_98 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_101 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_102 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_105 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_110 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_113 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_116 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_117 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_120 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_127 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_128 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_131 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_134 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_135 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_138 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_143 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_146 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_149 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_150 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_153 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_158 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_159 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_162 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_165 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_166 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_169 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_174 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_177 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_180 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_181 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_184 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_191 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_194 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_197 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_198 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_201 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_206 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_209 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_212 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4989_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_213 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_216 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_221 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_222 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_225 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_228 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_229 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_232 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_237 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_240 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_243 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_244 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4983_p2 SOURCE ../mat_mult.cpp:17 VARIABLE add_ln17_247 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_9631_p2 SOURCE ../mat_mult.cpp:11 VARIABLE j LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_1_fu_10989_p2 SOURCE ../mat_mult.cpp:10 VARIABLE add_ln10_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln11_fu_9636_p2 SOURCE ../mat_mult.cpp:11 VARIABLE icmp_ln11 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln10_fu_10995_p2 SOURCE ../mat_mult.cpp:10 VARIABLE icmp_ln10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.152 seconds; current allocated memory: 358.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_multiply.
Execute       syn_report -model matrix_multiply -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.93 MHz
Command     autosyn done; 29.459 sec.
Command   csynth_design done; 48.081 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls opened at Mon Jun 17 10:50:25 -0400 2024
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
Command       create_platform done; 2.022 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.195 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.219 sec.
Execute   apply_ini C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.cpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.cpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.hpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.hpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.hpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/tb_mat_mult.cpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/kwokt/HLS-Models/Matrix-Multiplication/tb_mat_mult.cpp' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(7)
Execute     add_files -tb C:/Users/kwokt/HLS-Models/Matrix-Multiplication/tb_mat_mult.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/kwokt/HLS-Models/Matrix-Multiplication/tb_mat_mult.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=matrix_multiply' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.top=matrix_multiply' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(10)
Execute     set_top matrix_multiply 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvu9p-flga2104-2-i' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-i' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(1)
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
Command       create_platform done; 0.248 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.408 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(11)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.451 sec.
Execute   apply_ini C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/config.cmdline 
Execute   cosim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/Users/kwokt/HLS-Models/Matrix-Multiplication/tb_mat_mult.cpp -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/./sim/autowrap/testbench/tb_mat_mult.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/tb_mat_mult.cpp.clang.autosim-tb.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/tb_mat_mult.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/tb_mat_mult.cpp C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/./sim/autowrap/testbench/tb_mat_mult.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/./sim/autowrap/testbench/tb_mat_mult.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/./sim/autowrap/testbench/tb_mat_mult.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.547 sec.
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.cpp -o C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/./sim/autowrap/testbench/mat_mult.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.cpp.clang.autosim-tb.out.log 2> C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/mat_mult.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/kwokt/HLS-Models/Matrix-Multiplication/mat_mult.cpp C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/./sim/autowrap/testbench/mat_mult.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/./sim/autowrap/testbench/mat_mult.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/./sim/autowrap/testbench/mat_mult.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.594 sec.
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.388 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.DependenceCheck.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/.autopilot/db/matrix_multiply.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 206.336 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 222.397 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
