<profile>

<section name = "Vivado HLS Report for 'dut_mlp_xcel'" level="0">
<item name = "Date">Fri Dec  9 16:58:25 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">mlp_base.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.79, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">7200348, 7264176, 7200348, 7264176, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dut_conv1_fu_404">dut_conv1, 2797153, 2797153, 2797153, 2797153, none</column>
<column name="grp_dut_conv1_1_fu_412">dut_conv1_1, 3763549, 3763549, 3763549, 3763549, none</column>
<column name="grp_dut_max_pool_fu_421">dut_max_pool, 7796, 39710, 7796, 39710, none</column>
<column name="grp_dut_reshape_fu_430">dut_reshape, 34801, 34801, 34801, 34801, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">4704, 4704, 1, -, -, 4704, no</column>
<column name="- LOOP_DENSE_MLP_0">481200, 481200, 4010, -, -, 120, no</column>
<column name=" + LOOP_DENSE_MLP_1">4000, 4000, 10, -, -, 400, no</column>
<column name="- LOOP_DENSE_MLP_0">101640, 101640, 1210, -, -, 84, no</column>
<column name=" + LOOP_DENSE_MLP_1">1200, 1200, 10, -, -, 120, no</column>
<column name="- LOOP_DENSE_MLP_0">1694, 1694, 847, -, -, 2, no</column>
<column name=" + LOOP_DENSE_MLP_1">840, 840, 10, -, -, 84, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 330</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">9, 21, 2093, 3668</column>
<column name="Memory">195, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 662</column>
<column name="Register">-, -, 588, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">72, 9, 2, 8</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dut_conv1_fu_404">dut_conv1, 8, 6, 648, 1063</column>
<column name="grp_dut_conv1_1_fu_412">dut_conv1_1, 1, 6, 620, 1048</column>
<column name="dut_fadd_32ns_32ns_32_5_full_dsp_U17">dut_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="dut_fcmp_32ns_32ns_1_1_U19">dut_fcmp_32ns_32ns_1_1, 0, 0, 66, 239</column>
<column name="dut_fmul_32ns_32ns_32_4_max_dsp_U18">dut_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
<column name="grp_dut_max_pool_fu_421">dut_max_pool, 0, 3, 322, 532</column>
<column name="grp_dut_reshape_fu_430">dut_reshape, 0, 1, 89, 75</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fc1_bias_U">dut_mlp_xcel_fc1_bias, 1, 0, 0, 120, 32, 1, 3840</column>
<column name="fc1_weight_U">dut_mlp_xcel_fc1_weight, 128, 0, 0, 48000, 32, 1, 1536000</column>
<column name="fc2_bias_U">dut_mlp_xcel_fc2_bias, 1, 0, 0, 84, 32, 1, 2688</column>
<column name="fc2_weight_U">dut_mlp_xcel_fc2_weight, 32, 0, 0, 10080, 32, 1, 322560</column>
<column name="fc3_weight_U">dut_mlp_xcel_fc3_weight, 1, 0, 0, 168, 32, 1, 5376</column>
<column name="mem_conv1_U">dut_mlp_xcel_mem_conv1, 16, 0, 0, 4704, 32, 1, 150528</column>
<column name="mem_conv2_U">dut_mlp_xcel_mem_conv2, 16, 0, 0, 4704, 32, 1, 150528</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_493_p2">+, 0, 0, 13, 13, 1</column>
<column name="m_1_fu_662_p2">+, 0, 0, 7, 7, 1</column>
<column name="m_2_fu_770_p2">+, 0, 0, 7, 7, 1</column>
<column name="m_fu_533_p2">+, 0, 0, 9, 9, 1</column>
<column name="n_1_fu_616_p2">+, 0, 0, 7, 7, 1</column>
<column name="n_2_fu_754_p2">+, 0, 0, 2, 2, 1</column>
<column name="n_fu_517_p2">+, 0, 0, 7, 7, 1</column>
<column name="next_mul2_fu_742_p2">+, 0, 0, 8, 8, 7</column>
<column name="next_mul_fu_505_p2">+, 0, 0, 16, 16, 9</column>
<column name="w_index_1_fu_668_p2">+, 0, 0, 15, 15, 15</column>
<column name="w_index_2_fu_776_p2">+, 0, 0, 8, 8, 8</column>
<column name="w_index_fu_539_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_i3_fu_646_p2">-, 0, 0, 15, 15, 15</column>
<column name="tmp_10_fu_881_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_12_fu_887_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_18_fu_728_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_4_fu_596_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_511_p2">icmp, 0, 0, 3, 7, 5</column>
<column name="exitcond2_fu_610_p2">icmp, 0, 0, 3, 7, 7</column>
<column name="exitcond3_fu_527_p2">icmp, 0, 0, 3, 9, 8</column>
<column name="exitcond4_fu_748_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="exitcond5_fu_656_p2">icmp, 0, 0, 3, 7, 5</column>
<column name="exitcond6_fu_764_p2">icmp, 0, 0, 3, 7, 7</column>
<column name="exitcond_fu_487_p2">icmp, 0, 0, 5, 13, 13</column>
<column name="notlhs1_fu_845_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs2_fu_863_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs3_fu_710_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs_fu_578_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs1_fu_851_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs2_fu_869_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs3_fu_716_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs_fu_584_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_16_fu_722_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_2_fu_590_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_8_fu_875_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_9_fu_857_p2">or, 0, 0, 1, 1, 1</column>
<column name="ap_return">select, 0, 0, 30, 1, 30</column>
<column name="bias_load_phi_i_fu_796_p3">select, 0, 0, 32, 1, 30</column>
<column name="biased_1_fu_602_p3">select, 0, 0, 32, 1, 32</column>
<column name="biased_3_fu_734_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">154, 68, 1, 68</column>
<column name="grp_dut_max_pool_fu_421_I">6, 3, 6, 18</column>
<column name="grp_fu_436_p0">32, 5, 32, 160</column>
<column name="grp_fu_436_p1">32, 5, 32, 160</column>
<column name="grp_fu_444_p0">32, 3, 32, 96</column>
<column name="grp_fu_444_p1">32, 4, 32, 128</column>
<column name="grp_fu_453_opcode">5, 3, 5, 15</column>
<column name="grp_fu_453_p0">32, 3, 32, 96</column>
<column name="grp_fu_453_p1">32, 3, 32, 96</column>
<column name="i_reg_264">13, 2, 13, 26</column>
<column name="m_i1_reg_393">7, 2, 7, 14</column>
<column name="m_i5_reg_346">7, 2, 7, 14</column>
<column name="m_i_reg_311">9, 2, 9, 18</column>
<column name="mem_conv1_address0">26, 9, 13, 117</column>
<column name="mem_conv1_ce0">1, 6, 1, 6</column>
<column name="mem_conv1_d0">32, 6, 32, 192</column>
<column name="mem_conv1_we0">1, 5, 1, 5</column>
<column name="mem_conv2_address0">26, 8, 13, 104</column>
<column name="mem_conv2_address1">13, 3, 13, 39</column>
<column name="mem_conv2_ce0">1, 5, 1, 5</column>
<column name="mem_conv2_d0">32, 4, 32, 128</column>
<column name="mem_conv2_we0">1, 3, 1, 3</column>
<column name="n_i1_reg_322">7, 2, 7, 14</column>
<column name="n_i2_reg_357">2, 2, 2, 4</column>
<column name="n_i_reg_275">7, 2, 7, 14</column>
<column name="phi_mul1_reg_369">8, 2, 8, 16</column>
<column name="phi_mul_reg_287">16, 2, 16, 32</column>
<column name="sum_i1_reg_381">32, 2, 32, 64</column>
<column name="sum_i4_reg_334">32, 2, 32, 64</column>
<column name="sum_i_reg_299">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">67, 0, 67, 0</column>
<column name="ap_reg_grp_dut_conv1_1_fu_412_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_conv1_fu_404_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_max_pool_fu_421_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_reshape_fu_430_ap_start">1, 0, 1, 0</column>
<column name="biased_1_reg_965">32, 0, 32, 0</column>
<column name="biased_3_reg_1021">32, 0, 32, 0</column>
<column name="fc1_bias_load_reg_960">32, 0, 32, 0</column>
<column name="fc2_bias_load_reg_1016">32, 0, 32, 0</column>
<column name="i_reg_264">13, 0, 13, 0</column>
<column name="m_1_reg_986">7, 0, 7, 0</column>
<column name="m_2_reg_1047">7, 0, 7, 0</column>
<column name="m_i1_reg_393">7, 0, 7, 0</column>
<column name="m_i5_reg_346">7, 0, 7, 0</column>
<column name="m_i_reg_311">9, 0, 9, 0</column>
<column name="m_reg_930">9, 0, 9, 0</column>
<column name="mem_conv2_load_1_reg_1072">32, 0, 32, 0</column>
<column name="n_1_reg_973">7, 0, 7, 0</column>
<column name="n_2_reg_1034">2, 0, 2, 0</column>
<column name="n_i1_reg_322">7, 0, 7, 0</column>
<column name="n_i2_reg_357">2, 0, 2, 0</column>
<column name="n_i_reg_275">7, 0, 7, 0</column>
<column name="n_reg_922">7, 0, 7, 0</column>
<column name="next_mul2_reg_1026">8, 0, 8, 0</column>
<column name="next_mul_reg_914">16, 0, 16, 0</column>
<column name="phi_mul1_reg_369">8, 0, 8, 0</column>
<column name="phi_mul_reg_287">16, 0, 16, 0</column>
<column name="reg_463">32, 0, 32, 0</column>
<column name="reg_475">32, 0, 32, 0</column>
<column name="reg_481">32, 0, 32, 0</column>
<column name="sum_i1_reg_381">32, 0, 32, 0</column>
<column name="sum_i4_reg_334">32, 0, 32, 0</column>
<column name="sum_i_reg_299">32, 0, 32, 0</column>
<column name="tmp_15_i_reg_945">7, 0, 64, 57</column>
<column name="tmp_16_i1_reg_1001">7, 0, 64, 57</column>
<column name="tmp_i3_reg_978">12, 0, 15, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="input_r_address0">out, 12, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
</table>
</item>
</section>
</profile>
