# SETTINGS ../simusched tareas.tsk 3 1 2 SchedRR 3 3 3 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
BLOCK 2 1
CPU 2 0 0
# CONTEXT CPU 1 2
CPU 2 2 2
UNBLOCK 3 1
CPU 3 0 0
CPU 3 3 1
CPU 3 2 2
BLOCK 4 3
CPU 4 0 0
# CONTEXT CPU 1 4
CPU 4 2 2
UNBLOCK 5 3
# CONTEXT CPU 0 5
CPU 5 4 1
# CONTEXT CPU 2 5
CPU 6 5 0
CPU 6 4 1
CPU 6 6 2
CPU 7 5 0
CPU 7 4 1
CPU 7 6 2
CPU 8 5 0
CPU 8 4 1
CPU 8 6 2
CPU 9 5 0
# CONTEXT CPU 1 9
CPU 9 6 2
# CONTEXT CPU 0 10
CPU 10 7 1
# CONTEXT CPU 2 10
CPU 11 8 0
CPU 11 7 1
CPU 11 9 2
CPU 12 8 0
CPU 12 7 1
CPU 12 9 2
BLOCK 13 9
CPU 13 8 0
CPU 13 7 1
# CONTEXT CPU 2 13
UNBLOCK 14 9
CPU 14 8 0
# CONTEXT CPU 1 14
CPU 14 10 2
# CONTEXT CPU 0 15
CPU 15 11 1
CPU 15 10 2
BLOCK 16 10
CPU 16 12 0
CPU 16 11 1
# CONTEXT CPU 2 16
BLOCK 17 12
UNBLOCK 17 10
# CONTEXT CPU 0 17
CPU 17 11 1
CPU 17 13 2
BLOCK 18 11
UNBLOCK 18 12
CPU 18 14 0
# CONTEXT CPU 1 18
CPU 18 13 2
BLOCK 19 14
BLOCK 19 13
UNBLOCK 19 11
# CONTEXT CPU 0 19
CPU 19 1 1
# CONTEXT CPU 2 19
UNBLOCK 20 13
UNBLOCK 20 14
# CONTEXT CPU 0 20
CPU 20 1 1
# CONTEXT CPU 2 20
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
CPU 22 3 0
# CONTEXT CPU 1 22
CPU 22 0 2
BLOCK 23 0
CPU 23 3 0
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
UNBLOCK 24 0
CPU 24 3 0
CPU 24 2 1
# CONTEXT CPU 2 24
CPU 25 3 0
CPU 25 2 1
# CONTEXT CPU 2 25
# CONTEXT CPU 0 26
CPU 26 2 1
CPU 26 4 2
BLOCK 27 2
CPU 27 5 0
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
UNBLOCK 28 2
CPU 28 5 0
# CONTEXT CPU 1 28
CPU 28 9 2
BLOCK 29 5
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
CPU 29 9 2
BLOCK 30 9
UNBLOCK 30 5
# CONTEXT CPU 0 30
CPU 30 6 1
# CONTEXT CPU 2 30
UNBLOCK 31 9
# CONTEXT CPU 0 31
CPU 31 6 1
# CONTEXT CPU 2 31
BLOCK 32 6
CPU 32 7 0
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
UNBLOCK 33 6
CPU 33 7 0
# CONTEXT CPU 1 33
CPU 33 8 2
CPU 34 7 0
# CONTEXT CPU 1 34
CPU 34 8 2
BLOCK 35 7
# CONTEXT CPU 0 35
CPU 35 10 1
CPU 35 8 2
BLOCK 36 10
BLOCK 36 8
UNBLOCK 36 7
CPU 36 12 0
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
BLOCK 37 12
UNBLOCK 37 8
UNBLOCK 37 10
# CONTEXT CPU 0 37
CPU 37 11 1
CPU 37 13 2
UNBLOCK 38 12
CPU 38 14 0
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
BLOCK 39 14
# CONTEXT CPU 0 39
CPU 39 1 1
CPU 39 0 2
UNBLOCK 40 14
CPU 40 3 0
CPU 40 1 1
CPU 40 0 2
# CONTEXT CPU 0 41
CPU 41 1 1
CPU 41 0 2
# CONTEXT CPU 0 42
CPU 42 1 1
CPU 42 0 2
EXIT 43 0 2
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
CPU 44 4 0
CPU 44 2 1
# CONTEXT CPU 2 44
CPU 45 4 0
CPU 45 2 1
# CONTEXT CPU 2 45
EXIT 46 2 1
CPU 46 4 0
# CONTEXT CPU 1 46
CPU 46 5 2
BLOCK 47 4
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
CPU 47 5 2
UNBLOCK 48 4
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
CPU 48 5 2
EXIT 49 5 2
# CONTEXT CPU 0 49
CPU 49 9 1
# CONTEXT CPU 2 49
CPU 50 6 0
CPU 50 9 1
# CONTEXT CPU 2 50
CPU 51 6 0
CPU 51 9 1
# CONTEXT CPU 2 51
# CONTEXT CPU 0 52
CPU 52 9 1
CPU 52 7 2
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 53 7 2
EXIT 54 7 2
# CONTEXT CPU 0 54
CPU 54 10 1
# CONTEXT CPU 2 54
CPU 55 8 0
CPU 55 10 1
# CONTEXT CPU 2 55
BLOCK 56 8
# CONTEXT CPU 0 56
CPU 56 10 1
# CONTEXT CPU 2 56
UNBLOCK 57 8
# CONTEXT CPU 0 57
CPU 57 10 1
CPU 57 12 2
BLOCK 58 12
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
UNBLOCK 59 12
CPU 59 11 0
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
CPU 60 11 0
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
CPU 61 11 0
CPU 61 13 1
CPU 61 14 2
BLOCK 62 13
BLOCK 62 14
CPU 62 11 0
# CONTEXT CPU 1 62
# CONTEXT CPU 2 62
BLOCK 63 11
UNBLOCK 63 13
UNBLOCK 63 14
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
# CONTEXT CPU 2 63
UNBLOCK 64 11
CPU 64 4 0
# CONTEXT CPU 1 64
# CONTEXT CPU 2 64
EXIT 65 4 0
# CONTEXT CPU 0 65
CPU 65 3 1
CPU 65 1 2
CPU 66 6 0
CPU 66 3 1
CPU 66 1 2
EXIT 67 6 0
EXIT 67 1 2
# CONTEXT CPU 0 67
CPU 67 3 1
# CONTEXT CPU 2 67
EXIT 68 3 1
# CONTEXT CPU 0 68
# CONTEXT CPU 1 68
# CONTEXT CPU 2 68
# CONTEXT CPU 0 69
CPU 69 10 1
# CONTEXT CPU 2 69
CPU 70 9 0
CPU 70 10 1
CPU 70 8 2
EXIT 71 9 0
EXIT 71 10 1
EXIT 71 8 2
# CONTEXT CPU 0 71
# CONTEXT CPU 1 71
# CONTEXT CPU 2 71
# CONTEXT CPU 0 72
CPU 72 13 1
CPU 72 14 2
BLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 13 1
# CONTEXT CPU 2 73
BLOCK 74 13
UNBLOCK 74 14
CPU 74 12 0
# CONTEXT CPU 1 74
# CONTEXT CPU 2 74
UNBLOCK 75 13
CPU 75 12 0
# CONTEXT CPU 1 75
# CONTEXT CPU 2 75
CPU 76 12 0
# CONTEXT CPU 1 76
CPU 76 11 2
EXIT 77 11 2
CPU 77 12 0
CPU 77 14 1
# CONTEXT CPU 2 77
BLOCK 78 12
BLOCK 78 14
CPU 78 -1 0
CPU 78 -1 1
# CONTEXT CPU 2 78
UNBLOCK 79 12
UNBLOCK 79 14
# CONTEXT CPU 0 79
# CONTEXT CPU 1 79
# CONTEXT CPU 2 79
CPU 80 12 0
CPU 80 14 1
CPU 80 13 2
BLOCK 81 14
BLOCK 81 13
CPU 81 12 0
CPU 81 -1 1
CPU 81 -1 2
EXIT 82 12 0
UNBLOCK 82 13
UNBLOCK 82 14
# CONTEXT CPU 0 82
# CONTEXT CPU 1 82
CPU 82 -1 2
# CONTEXT CPU 0 83
CPU 83 14 1
CPU 83 -1 2
BLOCK 84 14
# CONTEXT CPU 0 84
CPU 84 -1 1
CPU 84 -1 2
UNBLOCK 85 14
CPU 85 13 0
# CONTEXT CPU 1 85
CPU 85 -1 2
CPU 86 13 0
CPU 86 14 1
CPU 86 -1 2
EXIT 87 13 0
BLOCK 87 14
CPU 87 -1 0
CPU 87 -1 1
CPU 87 -1 2
UNBLOCK 88 14
# CONTEXT CPU 0 88
CPU 88 -1 1
CPU 88 -1 2
# CONTEXT CPU 0 89
CPU 89 -1 1
CPU 89 -1 2
# CONTEXT CPU 0 90
CPU 90 -1 1
CPU 90 -1 2
CPU 91 14 0
CPU 91 -1 1
CPU 91 -1 2
EXIT 92 14 0
CPU 92 -1 0
CPU 92 -1 1
CPU 92 -1 2
