GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-1.traceg
-kernel name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 14
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-1.traceg
launching kernel name: _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 1670
gpu_sim_insn = 24576
gpu_ipc =      14.7162
gpu_tot_sim_cycle = 1670
gpu_tot_sim_insn = 24576
gpu_tot_ipc =      14.7162
gpu_tot_issued_cta = 1
gpu_occupancy = 41.8072% 
gpu_tot_occupancy = 41.8072% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1162
partiton_level_parallism_total  =       0.1162
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      11.0108 GB/Sec
L2_BW_total  =      11.0108 GB/Sec
gpu_total_sim_rate=24576

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 384
	L1I_total_cache_misses = 64
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 62
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 384

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 24576
gpgpu_n_tot_w_icount = 768
gpgpu_n_stall_shd_mem = 522
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:890	W0_Idle:1738	W0_Scoreboard:19	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:768
single_issue_nums: WS0:308	WS1:306	
dual_issue_nums: WS0:38	WS1:39	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26112 {136:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 16 {8:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 272 {136:2,}
maxmflatency = 293 
max_icnt2mem_latency = 12 
maxmrqlatency = 48 
max_icnt2sh_latency = 6 
averagemflatency = 255 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 5 
mrq_lat_table:119 	6 	68 	82 	80 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3 	191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1004      1000         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1010      1007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1017      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1023      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1030      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1069      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1037      1034         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 386/18 = 21.444445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 776
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         30        31    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         32        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         31        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         32        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         31        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         32        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         32        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         31        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        281       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        282       281         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        283       293         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        276       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        282       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        277       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        281       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2857 n_nop=2651 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.14
n_activity=712 dram_eff=0.5618
bk0: 52a 2400i bk1: 52a 2298i bk2: 0a 2854i bk3: 0a 2857i bk4: 0a 2857i bk5: 0a 2857i bk6: 0a 2857i bk7: 0a 2857i bk8: 0a 2857i bk9: 0a 2857i bk10: 0a 2857i bk11: 0a 2857i bk12: 0a 2857i bk13: 0a 2857i bk14: 0a 2857i bk15: 0a 2858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.764901
Bank_Level_Parallism_Col = 1.762309
Bank_Level_Parallism_Ready = 1.442786
write_to_read_ratio_blp_rw_average = 0.392190
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.140007 
total_CMD = 2857 
util_bw = 400 
Wasted_Col = 200 
Wasted_Row = 12 
Idle = 2245 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 2857 
n_nop = 2651 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.002100 
CoL_Bus_Util = 0.070004 
Either_Row_CoL_Bus_Util = 0.072104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.277914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.277914
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2857 n_nop=2663 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1344
n_activity=620 dram_eff=0.6194
bk0: 48a 2417i bk1: 48a 2329i bk2: 0a 2855i bk3: 0a 2857i bk4: 0a 2857i bk5: 0a 2857i bk6: 0a 2857i bk7: 0a 2857i bk8: 0a 2857i bk9: 0a 2857i bk10: 0a 2857i bk11: 0a 2857i bk12: 0a 2857i bk13: 0a 2857i bk14: 0a 2857i bk15: 0a 2858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.833935
Bank_Level_Parallism_Col = 1.833635
Bank_Level_Parallism_Ready = 1.440415
write_to_read_ratio_blp_rw_average = 0.426763
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.134407 
total_CMD = 2857 
util_bw = 384 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 2297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 2857 
n_nop = 2663 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000700 
CoL_Bus_Util = 0.067203 
Either_Row_CoL_Bus_Util = 0.067903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.347217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.347217
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2857 n_nop=2663 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1344
n_activity=619 dram_eff=0.6204
bk0: 48a 2434i bk1: 48a 2332i bk2: 0a 2855i bk3: 0a 2857i bk4: 0a 2857i bk5: 0a 2857i bk6: 0a 2857i bk7: 0a 2857i bk8: 0a 2857i bk9: 0a 2857i bk10: 0a 2857i bk11: 0a 2857i bk12: 0a 2857i bk13: 0a 2857i bk14: 0a 2857i bk15: 0a 2858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.801085
Bank_Level_Parallism_Col = 1.798913
Bank_Level_Parallism_Ready = 1.447917
write_to_read_ratio_blp_rw_average = 0.408514
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.134407 
total_CMD = 2857 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 2298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 2857 
n_nop = 2663 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000700 
CoL_Bus_Util = 0.067203 
Either_Row_CoL_Bus_Util = 0.067903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.258663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.258663
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2857 n_nop=2663 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1344
n_activity=620 dram_eff=0.6194
bk0: 48a 2435i bk1: 48a 2333i bk2: 0a 2855i bk3: 0a 2857i bk4: 0a 2857i bk5: 0a 2857i bk6: 0a 2857i bk7: 0a 2857i bk8: 0a 2857i bk9: 0a 2857i bk10: 0a 2857i bk11: 0a 2857i bk12: 0a 2857i bk13: 0a 2857i bk14: 0a 2857i bk15: 0a 2858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.810565
Bank_Level_Parallism_Col = 1.810219
Bank_Level_Parallism_Ready = 1.461140
write_to_read_ratio_blp_rw_average = 0.417883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.134407 
total_CMD = 2857 
util_bw = 384 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 2301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 107 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 2857 
n_nop = 2663 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000700 
CoL_Bus_Util = 0.067203 
Either_Row_CoL_Bus_Util = 0.067903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.309065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.309065
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2857 n_nop=2663 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1344
n_activity=619 dram_eff=0.6204
bk0: 48a 2461i bk1: 48a 2341i bk2: 0a 2855i bk3: 0a 2857i bk4: 0a 2857i bk5: 0a 2857i bk6: 0a 2857i bk7: 0a 2857i bk8: 0a 2857i bk9: 0a 2857i bk10: 0a 2857i bk11: 0a 2857i bk12: 0a 2857i bk13: 0a 2857i bk14: 0a 2857i bk15: 0a 2858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.771218
Bank_Level_Parallism_Col = 1.768946
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.399261
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.134407 
total_CMD = 2857 
util_bw = 384 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 2308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 2857 
n_nop = 2663 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000700 
CoL_Bus_Util = 0.067203 
Either_Row_CoL_Bus_Util = 0.067903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.198810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.19881
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2857 n_nop=2663 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1344
n_activity=619 dram_eff=0.6204
bk0: 48a 2419i bk1: 48a 2330i bk2: 0a 2855i bk3: 0a 2857i bk4: 0a 2857i bk5: 0a 2857i bk6: 0a 2857i bk7: 0a 2857i bk8: 0a 2857i bk9: 0a 2857i bk10: 0a 2857i bk11: 0a 2857i bk12: 0a 2857i bk13: 0a 2857i bk14: 0a 2857i bk15: 0a 2858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.831826
Bank_Level_Parallism_Col = 1.831522
Bank_Level_Parallism_Ready = 1.442708
write_to_read_ratio_blp_rw_average = 0.424819
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.134407 
total_CMD = 2857 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 2298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 2857 
n_nop = 2663 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000700 
CoL_Bus_Util = 0.067203 
Either_Row_CoL_Bus_Util = 0.067903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.342317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.342317
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xbb505e80, atomic=0 1 entries : 0x555b9253f820 :  mf: uid=   763, sid00:w30, part=6, addr=0x7f5ebb505e80, load , size=128, unknown  status = IN_PARTITION_DRAM (1663), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2857 n_nop=2663 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1344
n_activity=619 dram_eff=0.6204
bk0: 48a 2409i bk1: 48a 2318i bk2: 0a 2855i bk3: 0a 2857i bk4: 0a 2857i bk5: 0a 2857i bk6: 0a 2857i bk7: 0a 2857i bk8: 0a 2857i bk9: 0a 2857i bk10: 0a 2857i bk11: 0a 2857i bk12: 0a 2857i bk13: 0a 2857i bk14: 0a 2857i bk15: 0a 2858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.835106
Bank_Level_Parallism_Col = 1.833037
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.427176
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.134407 
total_CMD = 2857 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 2288 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 2857 
n_nop = 2663 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000700 
CoL_Bus_Util = 0.067203 
Either_Row_CoL_Bus_Util = 0.067903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.316066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.316066
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xbb505f00, atomic=0 1 entries : 0x555b925403d0 :  mf: uid=   768, sid00:w31, part=7, addr=0x7f5ebb505f00, load , size=128, unknown  status = IN_PARTITION_DRAM (1669), 

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xbb505f80, atomic=0 1 entries : 0x555b92572d70 :  mf: uid=   767, sid00:w31, part=7, addr=0x7f5ebb505f80, load , size=128, unknown  status = IN_PARTITION_DRAM (1669), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2857 n_nop=2669 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=90 n_write=96 n_wr_bk=0 bw_util=0.1302
n_activity=597 dram_eff=0.6231
bk0: 46a 2434i bk1: 44a 2341i bk2: 0a 2855i bk3: 0a 2857i bk4: 0a 2857i bk5: 0a 2857i bk6: 0a 2857i bk7: 0a 2857i bk8: 0a 2857i bk9: 0a 2857i bk10: 0a 2857i bk11: 0a 2857i bk12: 0a 2857i bk13: 0a 2857i bk14: 0a 2857i bk15: 0a 2858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.817343
Bank_Level_Parallism_Col = 1.815157
Bank_Level_Parallism_Ready = 1.467742
write_to_read_ratio_blp_rw_average = 0.423290
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.130207 
total_CMD = 2857 
util_bw = 372 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 2310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 2857 
n_nop = 2669 
Read = 0 
Write = 96 
L2_Alloc = 90 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 186 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 186 
Row_Bus_Util =  0.000700 
CoL_Bus_Util = 0.065103 
Either_Row_CoL_Bus_Util = 0.065803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.292265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.292265

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 194
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=202
icnt_total_pkts_simt_to_mem=962
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8144
	minimum = 6
	maximum = 20
Network latency average = 10.5928
	minimum = 6
	maximum = 15
Slowest packet = 5
Flit latency average = 9.79038
	minimum = 6
	maximum = 11
Slowest flit = 37
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00252194
	minimum = 0 (at node 1)
	maximum = 0.0630484 (at node 0)
Accepted packet rate average = 0.00252194
	minimum = 0 (at node 1)
	maximum = 0.0630484 (at node 0)
Injected flit rate average = 0.00756581
	minimum = 0 (at node 1)
	maximum = 0.312642 (at node 0)
Accepted flit rate average= 0.00756581
	minimum = 0 (at node 1)
	maximum = 0.0656484 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8144 (1 samples)
	minimum = 6 (1 samples)
	maximum = 20 (1 samples)
Network latency average = 10.5928 (1 samples)
	minimum = 6 (1 samples)
	maximum = 15 (1 samples)
Flit latency average = 9.79038 (1 samples)
	minimum = 6 (1 samples)
	maximum = 11 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00252194 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0630484 (1 samples)
Accepted packet rate average = 0.00252194 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0630484 (1 samples)
Injected flit rate average = 0.00756581 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.312642 (1 samples)
Accepted flit rate average = 0.00756581 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0656484 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 24576 (inst/sec)
gpgpu_simulation_rate = 1670 (cycle/sec)
gpgpu_silicon_slowdown = 962275x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-2.traceg
-kernel name = _Z11copy_kernelIdEvPKT_PS0_
-kernel id = 2
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-2.traceg
launching kernel name: _Z11copy_kernelIdEvPKT_PS0_ uid: 2
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 0,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 858
gpu_sim_insn = 15360
gpu_ipc =      17.9021
gpu_tot_sim_cycle = 2528
gpu_tot_sim_insn = 39936
gpu_tot_ipc =      15.7975
gpu_tot_issued_cta = 2
gpu_occupancy = 44.1205% 
gpu_tot_occupancy = 42.5917% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 75
partiton_level_parallism =       0.1515
partiton_level_parallism_total  =       0.1282
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      14.3612 GB/Sec
L2_BW_total  =      12.1479 GB/Sec
gpu_total_sim_rate=39936

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 640
	L1I_total_cache_misses = 128
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 124
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640

Total_core_cache_fail_stats:
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 39936
gpgpu_n_tot_w_icount = 1248
gpgpu_n_stall_shd_mem = 723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1064	W0_Idle:2827	W0_Scoreboard:35	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1248
single_issue_nums: WS0:504	WS1:500	
dual_issue_nums: WS0:60	WS1:62	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34816 {136:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 32 {8:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8704 {136:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 544 {136:4,}
maxmflatency = 293 
max_icnt2mem_latency = 12 
maxmrqlatency = 48 
max_icnt2sh_latency = 158 
averagemflatency = 246 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 25 
mrq_lat_table:119 	6 	68 	82 	80 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	236 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	258 	4 	8 	12 	35 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1004      1000         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1010      1007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1017      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1023      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1030      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1069      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1037      1034         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 386/18 = 21.444445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 776
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         44        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         47        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         45        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         45        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         45        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         46        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         46        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         46        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       292         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        281       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        282       281         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        283       293         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        276       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        282       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        277       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        281       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4325 n_nop=4119 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.09249
n_activity=712 dram_eff=0.5618
bk0: 52a 3868i bk1: 52a 3766i bk2: 0a 4322i bk3: 0a 4325i bk4: 0a 4325i bk5: 0a 4325i bk6: 0a 4325i bk7: 0a 4325i bk8: 0a 4325i bk9: 0a 4325i bk10: 0a 4325i bk11: 0a 4325i bk12: 0a 4325i bk13: 0a 4325i bk14: 0a 4325i bk15: 0a 4326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.764901
Bank_Level_Parallism_Col = 1.762309
Bank_Level_Parallism_Ready = 1.442786
write_to_read_ratio_blp_rw_average = 0.392190
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.092486 
total_CMD = 4325 
util_bw = 400 
Wasted_Col = 200 
Wasted_Row = 12 
Idle = 3713 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 4325 
n_nop = 4119 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001387 
CoL_Bus_Util = 0.046243 
Either_Row_CoL_Bus_Util = 0.047630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.183584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.183584
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4325 n_nop=4131 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08879
n_activity=620 dram_eff=0.6194
bk0: 48a 3885i bk1: 48a 3797i bk2: 0a 4323i bk3: 0a 4325i bk4: 0a 4325i bk5: 0a 4325i bk6: 0a 4325i bk7: 0a 4325i bk8: 0a 4325i bk9: 0a 4325i bk10: 0a 4325i bk11: 0a 4325i bk12: 0a 4325i bk13: 0a 4325i bk14: 0a 4325i bk15: 0a 4326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.833935
Bank_Level_Parallism_Col = 1.833635
Bank_Level_Parallism_Ready = 1.440415
write_to_read_ratio_blp_rw_average = 0.426763
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088786 
total_CMD = 4325 
util_bw = 384 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 3765 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 4325 
n_nop = 4131 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044393 
Either_Row_CoL_Bus_Util = 0.044855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.229364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.229364
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4325 n_nop=4131 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08879
n_activity=619 dram_eff=0.6204
bk0: 48a 3902i bk1: 48a 3800i bk2: 0a 4323i bk3: 0a 4325i bk4: 0a 4325i bk5: 0a 4325i bk6: 0a 4325i bk7: 0a 4325i bk8: 0a 4325i bk9: 0a 4325i bk10: 0a 4325i bk11: 0a 4325i bk12: 0a 4325i bk13: 0a 4325i bk14: 0a 4325i bk15: 0a 4326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.801085
Bank_Level_Parallism_Col = 1.798913
Bank_Level_Parallism_Ready = 1.447917
write_to_read_ratio_blp_rw_average = 0.408514
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088786 
total_CMD = 4325 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 3766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 4325 
n_nop = 4131 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044393 
Either_Row_CoL_Bus_Util = 0.044855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.170867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.170867
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4325 n_nop=4131 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08879
n_activity=620 dram_eff=0.6194
bk0: 48a 3903i bk1: 48a 3801i bk2: 0a 4323i bk3: 0a 4325i bk4: 0a 4325i bk5: 0a 4325i bk6: 0a 4325i bk7: 0a 4325i bk8: 0a 4325i bk9: 0a 4325i bk10: 0a 4325i bk11: 0a 4325i bk12: 0a 4325i bk13: 0a 4325i bk14: 0a 4325i bk15: 0a 4326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.810565
Bank_Level_Parallism_Col = 1.810219
Bank_Level_Parallism_Ready = 1.461140
write_to_read_ratio_blp_rw_average = 0.417883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088786 
total_CMD = 4325 
util_bw = 384 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 3769 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 107 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 4325 
n_nop = 4131 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044393 
Either_Row_CoL_Bus_Util = 0.044855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.204162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.204162
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4325 n_nop=4131 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08879
n_activity=619 dram_eff=0.6204
bk0: 48a 3929i bk1: 48a 3809i bk2: 0a 4323i bk3: 0a 4325i bk4: 0a 4325i bk5: 0a 4325i bk6: 0a 4325i bk7: 0a 4325i bk8: 0a 4325i bk9: 0a 4325i bk10: 0a 4325i bk11: 0a 4325i bk12: 0a 4325i bk13: 0a 4325i bk14: 0a 4325i bk15: 0a 4326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.771218
Bank_Level_Parallism_Col = 1.768946
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.399261
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088786 
total_CMD = 4325 
util_bw = 384 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 3776 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 4325 
n_nop = 4131 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044393 
Either_Row_CoL_Bus_Util = 0.044855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.131329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.131329
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4325 n_nop=4131 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08879
n_activity=619 dram_eff=0.6204
bk0: 48a 3887i bk1: 48a 3798i bk2: 0a 4323i bk3: 0a 4325i bk4: 0a 4325i bk5: 0a 4325i bk6: 0a 4325i bk7: 0a 4325i bk8: 0a 4325i bk9: 0a 4325i bk10: 0a 4325i bk11: 0a 4325i bk12: 0a 4325i bk13: 0a 4325i bk14: 0a 4325i bk15: 0a 4326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.831826
Bank_Level_Parallism_Col = 1.831522
Bank_Level_Parallism_Ready = 1.442708
write_to_read_ratio_blp_rw_average = 0.424819
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088786 
total_CMD = 4325 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 3766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 4325 
n_nop = 4131 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044393 
Either_Row_CoL_Bus_Util = 0.044855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.226127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.226127
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4325 n_nop=4131 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08879
n_activity=619 dram_eff=0.6204
bk0: 48a 3877i bk1: 48a 3786i bk2: 0a 4323i bk3: 0a 4325i bk4: 0a 4325i bk5: 0a 4325i bk6: 0a 4325i bk7: 0a 4325i bk8: 0a 4325i bk9: 0a 4325i bk10: 0a 4325i bk11: 0a 4325i bk12: 0a 4325i bk13: 0a 4325i bk14: 0a 4325i bk15: 0a 4326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.835106
Bank_Level_Parallism_Col = 1.833037
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.427176
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088786 
total_CMD = 4325 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 3756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 4325 
n_nop = 4131 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044393 
Either_Row_CoL_Bus_Util = 0.044855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.208786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.208786
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4325 n_nop=4131 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08879
n_activity=619 dram_eff=0.6204
bk0: 48a 3900i bk1: 48a 3799i bk2: 0a 4323i bk3: 0a 4325i bk4: 0a 4325i bk5: 0a 4325i bk6: 0a 4325i bk7: 0a 4325i bk8: 0a 4325i bk9: 0a 4325i bk10: 0a 4325i bk11: 0a 4325i bk12: 0a 4325i bk13: 0a 4325i bk14: 0a 4325i bk15: 0a 4326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.806510
Bank_Level_Parallism_Col = 1.804348
Bank_Level_Parallism_Ready = 1.463542
write_to_read_ratio_blp_rw_average = 0.414855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.088786 
total_CMD = 4325 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 3766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 4325 
n_nop = 4131 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.044393 
Either_Row_CoL_Bus_Util = 0.044855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.193064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.193064

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 324
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 0.5988
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=596
icnt_total_pkts_simt_to_mem=1348
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.2932
	minimum = 6
	maximum = 290
Network latency average = 21.8009
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 25.4995
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00278231
	minimum = 0 (at node 2)
	maximum = 0.0416488 (at node 0)
Accepted packet rate average = 0.00278231
	minimum = 0 (at node 2)
	maximum = 0.0416488 (at node 0)
Injected flit rate average = 0.00834693
	minimum = 0 (at node 2)
	maximum = 0.206526 (at node 0)
Accepted flit rate average= 0.00834693
	minimum = 0 (at node 2)
	maximum = 0.0845857 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5538 (2 samples)
	minimum = 6 (2 samples)
	maximum = 155 (2 samples)
Network latency average = 16.1969 (2 samples)
	minimum = 6 (2 samples)
	maximum = 105 (2 samples)
Flit latency average = 17.6449 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00265212 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0523486 (2 samples)
Accepted packet rate average = 0.00265212 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0523486 (2 samples)
Injected flit rate average = 0.00795637 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.259584 (2 samples)
Accepted flit rate average = 0.00795637 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.075117 (2 samples)
Injected packet size average = 3 (2 samples)
Accepted packet size average = 3 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 39936 (inst/sec)
gpgpu_simulation_rate = 2528 (cycle/sec)
gpgpu_silicon_slowdown = 635680x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-3.traceg
-kernel name = _Z10mul_kernelIdEvPT_PKS0_
-kernel id = 3
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-3.traceg
launching kernel name: _Z10mul_kernelIdEvPT_PKS0_ uid: 3
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 0,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 891
gpu_sim_insn = 16384
gpu_ipc =      18.3883
gpu_tot_sim_cycle = 3419
gpu_tot_sim_insn = 56320
gpu_tot_ipc =      16.4727
gpu_tot_issued_cta = 3
gpu_occupancy = 44.2949% 
gpu_tot_occupancy = 43.0354% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 148
partiton_level_parallism =       0.1459
partiton_level_parallism_total  =       0.1328
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      13.8293 GB/Sec
L2_BW_total  =      12.5861 GB/Sec
gpu_total_sim_rate=56320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 896
	L1I_total_cache_misses = 192
	L1I_total_cache_miss_rate = 0.2143
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 186
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 896

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 56320
gpgpu_n_tot_w_icount = 1760
gpgpu_n_stall_shd_mem = 924
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 224
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1277	W0_Idle:3927	W0_Scoreboard:70	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1760
single_issue_nums: WS0:680	WS1:676	
dual_issue_nums: WS0:100	WS1:102	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43520 {136:320,}
traffic_breakdown_coretomem[INST_ACC_R] = 48 {8:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17408 {136:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2560 {8:320,}
traffic_breakdown_memtocore[INST_ACC_R] = 816 {136:6,}
maxmflatency = 293 
max_icnt2mem_latency = 12 
maxmrqlatency = 48 
max_icnt2sh_latency = 158 
averagemflatency = 217 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 30 
mrq_lat_table:119 	6 	68 	82 	80 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	360 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	106 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	324 	9 	15 	24 	70 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1004      1000         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1010      1007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1017      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1023      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1030      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1069      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1037      1034         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 386/18 = 21.444445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 776
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         58        61    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         62        59    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         58        59    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         59        60    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         58        59    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         60        61    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         59        60    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         60        61    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       292         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        281       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        282       281         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        283       293         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        276       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        282       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        277       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        281       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5850 n_nop=5644 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.06838
n_activity=712 dram_eff=0.5618
bk0: 52a 5393i bk1: 52a 5291i bk2: 0a 5847i bk3: 0a 5850i bk4: 0a 5850i bk5: 0a 5850i bk6: 0a 5850i bk7: 0a 5850i bk8: 0a 5850i bk9: 0a 5850i bk10: 0a 5850i bk11: 0a 5850i bk12: 0a 5850i bk13: 0a 5850i bk14: 0a 5850i bk15: 0a 5851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.764901
Bank_Level_Parallism_Col = 1.762309
Bank_Level_Parallism_Ready = 1.442786
write_to_read_ratio_blp_rw_average = 0.392190
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.068376 
total_CMD = 5850 
util_bw = 400 
Wasted_Col = 200 
Wasted_Row = 12 
Idle = 5238 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 5850 
n_nop = 5644 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001026 
CoL_Bus_Util = 0.034188 
Either_Row_CoL_Bus_Util = 0.035214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.135726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.135726
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5850 n_nop=5656 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.06564
n_activity=620 dram_eff=0.6194
bk0: 48a 5410i bk1: 48a 5322i bk2: 0a 5848i bk3: 0a 5850i bk4: 0a 5850i bk5: 0a 5850i bk6: 0a 5850i bk7: 0a 5850i bk8: 0a 5850i bk9: 0a 5850i bk10: 0a 5850i bk11: 0a 5850i bk12: 0a 5850i bk13: 0a 5850i bk14: 0a 5850i bk15: 0a 5851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.833935
Bank_Level_Parallism_Col = 1.833635
Bank_Level_Parallism_Ready = 1.440415
write_to_read_ratio_blp_rw_average = 0.426763
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065641 
total_CMD = 5850 
util_bw = 384 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 5290 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 5850 
n_nop = 5656 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032821 
Either_Row_CoL_Bus_Util = 0.033162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.169573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.169573
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5850 n_nop=5656 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.06564
n_activity=619 dram_eff=0.6204
bk0: 48a 5427i bk1: 48a 5325i bk2: 0a 5848i bk3: 0a 5850i bk4: 0a 5850i bk5: 0a 5850i bk6: 0a 5850i bk7: 0a 5850i bk8: 0a 5850i bk9: 0a 5850i bk10: 0a 5850i bk11: 0a 5850i bk12: 0a 5850i bk13: 0a 5850i bk14: 0a 5850i bk15: 0a 5851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.801085
Bank_Level_Parallism_Col = 1.798913
Bank_Level_Parallism_Ready = 1.447917
write_to_read_ratio_blp_rw_average = 0.408514
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065641 
total_CMD = 5850 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 5291 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 5850 
n_nop = 5656 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032821 
Either_Row_CoL_Bus_Util = 0.033162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.126325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.126325
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5850 n_nop=5656 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.06564
n_activity=620 dram_eff=0.6194
bk0: 48a 5428i bk1: 48a 5326i bk2: 0a 5848i bk3: 0a 5850i bk4: 0a 5850i bk5: 0a 5850i bk6: 0a 5850i bk7: 0a 5850i bk8: 0a 5850i bk9: 0a 5850i bk10: 0a 5850i bk11: 0a 5850i bk12: 0a 5850i bk13: 0a 5850i bk14: 0a 5850i bk15: 0a 5851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.810565
Bank_Level_Parallism_Col = 1.810219
Bank_Level_Parallism_Ready = 1.461140
write_to_read_ratio_blp_rw_average = 0.417883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065641 
total_CMD = 5850 
util_bw = 384 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 5294 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 107 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 5850 
n_nop = 5656 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032821 
Either_Row_CoL_Bus_Util = 0.033162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.150940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.15094
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5850 n_nop=5656 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.06564
n_activity=619 dram_eff=0.6204
bk0: 48a 5454i bk1: 48a 5334i bk2: 0a 5848i bk3: 0a 5850i bk4: 0a 5850i bk5: 0a 5850i bk6: 0a 5850i bk7: 0a 5850i bk8: 0a 5850i bk9: 0a 5850i bk10: 0a 5850i bk11: 0a 5850i bk12: 0a 5850i bk13: 0a 5850i bk14: 0a 5850i bk15: 0a 5851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.771218
Bank_Level_Parallism_Col = 1.768946
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.399261
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065641 
total_CMD = 5850 
util_bw = 384 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 5301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 5850 
n_nop = 5656 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032821 
Either_Row_CoL_Bus_Util = 0.033162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.097094
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5850 n_nop=5656 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.06564
n_activity=619 dram_eff=0.6204
bk0: 48a 5412i bk1: 48a 5323i bk2: 0a 5848i bk3: 0a 5850i bk4: 0a 5850i bk5: 0a 5850i bk6: 0a 5850i bk7: 0a 5850i bk8: 0a 5850i bk9: 0a 5850i bk10: 0a 5850i bk11: 0a 5850i bk12: 0a 5850i bk13: 0a 5850i bk14: 0a 5850i bk15: 0a 5851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.831826
Bank_Level_Parallism_Col = 1.831522
Bank_Level_Parallism_Ready = 1.442708
write_to_read_ratio_blp_rw_average = 0.424819
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065641 
total_CMD = 5850 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 5291 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 5850 
n_nop = 5656 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032821 
Either_Row_CoL_Bus_Util = 0.033162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.167179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.167179
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5850 n_nop=5656 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.06564
n_activity=619 dram_eff=0.6204
bk0: 48a 5402i bk1: 48a 5311i bk2: 0a 5848i bk3: 0a 5850i bk4: 0a 5850i bk5: 0a 5850i bk6: 0a 5850i bk7: 0a 5850i bk8: 0a 5850i bk9: 0a 5850i bk10: 0a 5850i bk11: 0a 5850i bk12: 0a 5850i bk13: 0a 5850i bk14: 0a 5850i bk15: 0a 5851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.835106
Bank_Level_Parallism_Col = 1.833037
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.427176
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065641 
total_CMD = 5850 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 5281 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 5850 
n_nop = 5656 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032821 
Either_Row_CoL_Bus_Util = 0.033162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.154359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.154359
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5850 n_nop=5656 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.06564
n_activity=619 dram_eff=0.6204
bk0: 48a 5425i bk1: 48a 5324i bk2: 0a 5848i bk3: 0a 5850i bk4: 0a 5850i bk5: 0a 5850i bk6: 0a 5850i bk7: 0a 5850i bk8: 0a 5850i bk9: 0a 5850i bk10: 0a 5850i bk11: 0a 5850i bk12: 0a 5850i bk13: 0a 5850i bk14: 0a 5850i bk15: 0a 5851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.806510
Bank_Level_Parallism_Col = 1.804348
Bank_Level_Parallism_Ready = 1.463542
write_to_read_ratio_blp_rw_average = 0.414855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065641 
total_CMD = 5850 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 5291 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 5850 
n_nop = 5656 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.032821 
Either_Row_CoL_Bus_Util = 0.033162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.142735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.142735

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 13, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 31, Miss = 13, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 454
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 0.4273
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=990
icnt_total_pkts_simt_to_mem=1734
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.1663
	minimum = 6
	maximum = 290
Network latency average = 26.565
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 32.145
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00288208
	minimum = 0 (at node 3)
	maximum = 0.0307888 (at node 0)
Accepted packet rate average = 0.00288208
	minimum = 0 (at node 3)
	maximum = 0.0307888 (at node 0)
Injected flit rate average = 0.00864625
	minimum = 0 (at node 3)
	maximum = 0.152674 (at node 0)
Accepted flit rate average= 0.00864625
	minimum = 0 (at node 3)
	maximum = 0.0625298 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0913 (3 samples)
	minimum = 6 (3 samples)
	maximum = 200 (3 samples)
Network latency average = 19.6529 (3 samples)
	minimum = 6 (3 samples)
	maximum = 135 (3 samples)
Flit latency average = 22.4783 (3 samples)
	minimum = 6 (3 samples)
	maximum = 131 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00272878 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.045162 (3 samples)
Accepted packet rate average = 0.00272878 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.045162 (3 samples)
Injected flit rate average = 0.00818633 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.223948 (3 samples)
Accepted flit rate average = 0.00818633 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0709213 (3 samples)
Injected packet size average = 3 (3 samples)
Accepted packet size average = 3 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 56320 (inst/sec)
gpgpu_simulation_rate = 3419 (cycle/sec)
gpgpu_silicon_slowdown = 470020x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-4.traceg
-kernel name = _Z10add_kernelIdEvPKT_S2_PS0_
-kernel id = 4
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-4.traceg
launching kernel name: _Z10add_kernelIdEvPKT_S2_PS0_ uid: 4
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 0,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 999
gpu_sim_insn = 19456
gpu_ipc =      19.4755
gpu_tot_sim_cycle = 4418
gpu_tot_sim_insn = 75776
gpu_tot_ipc =      17.1517
gpu_tot_issued_cta = 4
gpu_occupancy = 44.9708% 
gpu_tot_occupancy = 43.4729% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 483
partiton_level_parallism =       0.1942
partiton_level_parallism_total  =       0.1467
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      18.4065 GB/Sec
L2_BW_total  =      13.9022 GB/Sec
gpu_total_sim_rate=75776

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1216
	L1I_total_cache_misses = 256
	L1I_total_cache_miss_rate = 0.2105
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 248
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1216

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 75776
gpgpu_n_tot_w_icount = 2368
gpgpu_n_stall_shd_mem = 1025
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1285	W0_Idle:4776	W0_Scoreboard:625	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2368
single_issue_nums: WS0:958	WS1:958	
dual_issue_nums: WS0:113	WS1:113	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52224 {136:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 64 {8:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34816 {136:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 1088 {136:8,}
maxmflatency = 336 
max_icnt2mem_latency = 12 
maxmrqlatency = 48 
max_icnt2sh_latency = 159 
averagemflatency = 204 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 47 
mrq_lat_table:119 	6 	68 	82 	80 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	529 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	229 	419 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	369 	19 	28 	61 	135 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1004      1000         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1010      1007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1017      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1023      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1030      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1069      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1037      1034         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 386/18 = 21.444445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 776
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         82        89    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         88        81    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         80        81    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         81        83    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         81        83    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         83        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         83        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         84        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        311       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        302       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        282       281         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        283       293         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        281       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        282       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        285       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7559 n_nop=7353 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05292
n_activity=712 dram_eff=0.5618
bk0: 52a 7102i bk1: 52a 7000i bk2: 0a 7556i bk3: 0a 7559i bk4: 0a 7559i bk5: 0a 7559i bk6: 0a 7559i bk7: 0a 7559i bk8: 0a 7559i bk9: 0a 7559i bk10: 0a 7559i bk11: 0a 7559i bk12: 0a 7559i bk13: 0a 7559i bk14: 0a 7559i bk15: 0a 7560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.764901
Bank_Level_Parallism_Col = 1.762309
Bank_Level_Parallism_Ready = 1.442786
write_to_read_ratio_blp_rw_average = 0.392190
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.052917 
total_CMD = 7559 
util_bw = 400 
Wasted_Col = 200 
Wasted_Row = 12 
Idle = 6947 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 7559 
n_nop = 7353 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000794 
CoL_Bus_Util = 0.026459 
Either_Row_CoL_Bus_Util = 0.027252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.105040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.10504
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7559 n_nop=7365 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0508
n_activity=620 dram_eff=0.6194
bk0: 48a 7119i bk1: 48a 7031i bk2: 0a 7557i bk3: 0a 7559i bk4: 0a 7559i bk5: 0a 7559i bk6: 0a 7559i bk7: 0a 7559i bk8: 0a 7559i bk9: 0a 7559i bk10: 0a 7559i bk11: 0a 7559i bk12: 0a 7559i bk13: 0a 7559i bk14: 0a 7559i bk15: 0a 7560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.833935
Bank_Level_Parallism_Col = 1.833635
Bank_Level_Parallism_Ready = 1.440415
write_to_read_ratio_blp_rw_average = 0.426763
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050800 
total_CMD = 7559 
util_bw = 384 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 6999 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 7559 
n_nop = 7365 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.025400 
Either_Row_CoL_Bus_Util = 0.025665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.131234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.131234
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7559 n_nop=7365 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0508
n_activity=619 dram_eff=0.6204
bk0: 48a 7136i bk1: 48a 7034i bk2: 0a 7557i bk3: 0a 7559i bk4: 0a 7559i bk5: 0a 7559i bk6: 0a 7559i bk7: 0a 7559i bk8: 0a 7559i bk9: 0a 7559i bk10: 0a 7559i bk11: 0a 7559i bk12: 0a 7559i bk13: 0a 7559i bk14: 0a 7559i bk15: 0a 7560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.801085
Bank_Level_Parallism_Col = 1.798913
Bank_Level_Parallism_Ready = 1.447917
write_to_read_ratio_blp_rw_average = 0.408514
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050800 
total_CMD = 7559 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 7000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 7559 
n_nop = 7365 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.025400 
Either_Row_CoL_Bus_Util = 0.025665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0977643
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7559 n_nop=7365 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0508
n_activity=620 dram_eff=0.6194
bk0: 48a 7137i bk1: 48a 7035i bk2: 0a 7557i bk3: 0a 7559i bk4: 0a 7559i bk5: 0a 7559i bk6: 0a 7559i bk7: 0a 7559i bk8: 0a 7559i bk9: 0a 7559i bk10: 0a 7559i bk11: 0a 7559i bk12: 0a 7559i bk13: 0a 7559i bk14: 0a 7559i bk15: 0a 7560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.810565
Bank_Level_Parallism_Col = 1.810219
Bank_Level_Parallism_Ready = 1.461140
write_to_read_ratio_blp_rw_average = 0.417883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050800 
total_CMD = 7559 
util_bw = 384 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 7003 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 107 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 7559 
n_nop = 7365 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.025400 
Either_Row_CoL_Bus_Util = 0.025665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.116814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.116814
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7559 n_nop=7365 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0508
n_activity=619 dram_eff=0.6204
bk0: 48a 7163i bk1: 48a 7043i bk2: 0a 7557i bk3: 0a 7559i bk4: 0a 7559i bk5: 0a 7559i bk6: 0a 7559i bk7: 0a 7559i bk8: 0a 7559i bk9: 0a 7559i bk10: 0a 7559i bk11: 0a 7559i bk12: 0a 7559i bk13: 0a 7559i bk14: 0a 7559i bk15: 0a 7560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.771218
Bank_Level_Parallism_Col = 1.768946
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.399261
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050800 
total_CMD = 7559 
util_bw = 384 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 7010 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 7559 
n_nop = 7365 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.025400 
Either_Row_CoL_Bus_Util = 0.025665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0751422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7559 n_nop=7365 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0508
n_activity=619 dram_eff=0.6204
bk0: 48a 7121i bk1: 48a 7032i bk2: 0a 7557i bk3: 0a 7559i bk4: 0a 7559i bk5: 0a 7559i bk6: 0a 7559i bk7: 0a 7559i bk8: 0a 7559i bk9: 0a 7559i bk10: 0a 7559i bk11: 0a 7559i bk12: 0a 7559i bk13: 0a 7559i bk14: 0a 7559i bk15: 0a 7560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.831826
Bank_Level_Parallism_Col = 1.831522
Bank_Level_Parallism_Ready = 1.442708
write_to_read_ratio_blp_rw_average = 0.424819
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050800 
total_CMD = 7559 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 7000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 7559 
n_nop = 7365 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.025400 
Either_Row_CoL_Bus_Util = 0.025665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.129382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.129382
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7559 n_nop=7365 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0508
n_activity=619 dram_eff=0.6204
bk0: 48a 7111i bk1: 48a 7020i bk2: 0a 7557i bk3: 0a 7559i bk4: 0a 7559i bk5: 0a 7559i bk6: 0a 7559i bk7: 0a 7559i bk8: 0a 7559i bk9: 0a 7559i bk10: 0a 7559i bk11: 0a 7559i bk12: 0a 7559i bk13: 0a 7559i bk14: 0a 7559i bk15: 0a 7560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.835106
Bank_Level_Parallism_Col = 1.833037
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.427176
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050800 
total_CMD = 7559 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 6990 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 7559 
n_nop = 7365 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.025400 
Either_Row_CoL_Bus_Util = 0.025665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.119460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.11946
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7559 n_nop=7365 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0508
n_activity=619 dram_eff=0.6204
bk0: 48a 7134i bk1: 48a 7033i bk2: 0a 7557i bk3: 0a 7559i bk4: 0a 7559i bk5: 0a 7559i bk6: 0a 7559i bk7: 0a 7559i bk8: 0a 7559i bk9: 0a 7559i bk10: 0a 7559i bk11: 0a 7559i bk12: 0a 7559i bk13: 0a 7559i bk14: 0a 7559i bk15: 0a 7560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.806510
Bank_Level_Parallism_Col = 1.804348
Bank_Level_Parallism_Ready = 1.463542
write_to_read_ratio_blp_rw_average = 0.414855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050800 
total_CMD = 7559 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 7000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 7559 
n_nop = 7365 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.025400 
Either_Row_CoL_Bus_Util = 0.025665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.110464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.110464

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 13, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 44, Miss = 13, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 648
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 0.2994
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1704
icnt_total_pkts_simt_to_mem=2184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.6898
	minimum = 6
	maximum = 290
Network latency average = 35.1713
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 43.0417
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00318349
	minimum = 0 (at node 4)
	maximum = 0.0238271 (at node 0)
Accepted packet rate average = 0.00318349
	minimum = 0 (at node 4)
	maximum = 0.0238271 (at node 0)
Injected flit rate average = 0.00955048
	minimum = 0 (at node 4)
	maximum = 0.118153 (at node 0)
Accepted flit rate average= 0.00955048
	minimum = 0 (at node 4)
	maximum = 0.0876934 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2409 (4 samples)
	minimum = 6 (4 samples)
	maximum = 222.5 (4 samples)
Network latency average = 23.5325 (4 samples)
	minimum = 6 (4 samples)
	maximum = 150 (4 samples)
Flit latency average = 27.6191 (4 samples)
	minimum = 6 (4 samples)
	maximum = 146 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00284246 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0398283 (4 samples)
Accepted packet rate average = 0.00284246 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0398283 (4 samples)
Injected flit rate average = 0.00852737 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.197499 (4 samples)
Accepted flit rate average = 0.00852737 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0751143 (4 samples)
Injected packet size average = 3 (4 samples)
Accepted packet size average = 3 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 75776 (inst/sec)
gpgpu_simulation_rate = 4418 (cycle/sec)
gpgpu_silicon_slowdown = 363739x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-5.traceg
-kernel name = _Z12triad_kernelIdEvPT_PKS0_S3_
-kernel id = 5
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-5.traceg
launching kernel name: _Z12triad_kernelIdEvPT_PKS0_S3_ uid: 5
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 0,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 999
gpu_sim_insn = 19456
gpu_ipc =      19.4755
gpu_tot_sim_cycle = 5417
gpu_tot_sim_insn = 95232
gpu_tot_ipc =      17.5802
gpu_tot_issued_cta = 5
gpu_occupancy = 44.9944% 
gpu_tot_occupancy = 43.7535% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 825
partiton_level_parallism =       0.1942
partiton_level_parallism_total  =       0.1554
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      18.4065 GB/Sec
L2_BW_total  =      14.7329 GB/Sec
gpu_total_sim_rate=95232

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1536
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.2083
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1216
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 310
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1536

Total_core_cache_fail_stats:
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 
gpgpu_n_tot_thrd_icount = 95232
gpgpu_n_tot_w_icount = 2976
gpgpu_n_stall_shd_mem = 1122
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 416
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1293	W0_Idle:5623	W0_Scoreboard:1182	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2976
single_issue_nums: WS0:1236	WS1:1240	
dual_issue_nums: WS0:126	WS1:124	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 60928 {136:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 80 {8:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52224 {136:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3584 {8:448,}
traffic_breakdown_memtocore[INST_ACC_R] = 1360 {136:10,}
maxmflatency = 336 
max_icnt2mem_latency = 12 
maxmrqlatency = 48 
max_icnt2sh_latency = 159 
averagemflatency = 200 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 51 
mrq_lat_table:119 	6 	68 	82 	80 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	698 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	359 	483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	414 	28 	42 	98 	200 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1004      1000         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1010      1007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1017      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1023      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1030      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1069      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1037      1034         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 386/18 = 21.444445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 776
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:        105       117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        115       103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        103       104    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        104       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        105       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        107       108    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        107       108    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        108       110    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        311       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        303       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        282       281         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        283       293         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        281       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        282       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        292       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9269 n_nop=9063 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04315
n_activity=712 dram_eff=0.5618
bk0: 52a 8812i bk1: 52a 8710i bk2: 0a 9266i bk3: 0a 9269i bk4: 0a 9269i bk5: 0a 9269i bk6: 0a 9269i bk7: 0a 9269i bk8: 0a 9269i bk9: 0a 9269i bk10: 0a 9269i bk11: 0a 9269i bk12: 0a 9269i bk13: 0a 9269i bk14: 0a 9269i bk15: 0a 9270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.764901
Bank_Level_Parallism_Col = 1.762309
Bank_Level_Parallism_Ready = 1.442786
write_to_read_ratio_blp_rw_average = 0.392190
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043155 
total_CMD = 9269 
util_bw = 400 
Wasted_Col = 200 
Wasted_Row = 12 
Idle = 8657 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 9269 
n_nop = 9063 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000647 
CoL_Bus_Util = 0.021577 
Either_Row_CoL_Bus_Util = 0.022225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0856619
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9269 n_nop=9075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04143
n_activity=620 dram_eff=0.6194
bk0: 48a 8829i bk1: 48a 8741i bk2: 0a 9267i bk3: 0a 9269i bk4: 0a 9269i bk5: 0a 9269i bk6: 0a 9269i bk7: 0a 9269i bk8: 0a 9269i bk9: 0a 9269i bk10: 0a 9269i bk11: 0a 9269i bk12: 0a 9269i bk13: 0a 9269i bk14: 0a 9269i bk15: 0a 9270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.833935
Bank_Level_Parallism_Col = 1.833635
Bank_Level_Parallism_Ready = 1.440415
write_to_read_ratio_blp_rw_average = 0.426763
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041428 
total_CMD = 9269 
util_bw = 384 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 8709 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 9269 
n_nop = 9075 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020714 
Either_Row_CoL_Bus_Util = 0.020930 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.107023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.107023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9269 n_nop=9075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04143
n_activity=619 dram_eff=0.6204
bk0: 48a 8846i bk1: 48a 8744i bk2: 0a 9267i bk3: 0a 9269i bk4: 0a 9269i bk5: 0a 9269i bk6: 0a 9269i bk7: 0a 9269i bk8: 0a 9269i bk9: 0a 9269i bk10: 0a 9269i bk11: 0a 9269i bk12: 0a 9269i bk13: 0a 9269i bk14: 0a 9269i bk15: 0a 9270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.801085
Bank_Level_Parallism_Col = 1.798913
Bank_Level_Parallism_Ready = 1.447917
write_to_read_ratio_blp_rw_average = 0.408514
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041428 
total_CMD = 9269 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 8710 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 9269 
n_nop = 9075 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020714 
Either_Row_CoL_Bus_Util = 0.020930 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0797281
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9269 n_nop=9075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04143
n_activity=620 dram_eff=0.6194
bk0: 48a 8847i bk1: 48a 8745i bk2: 0a 9267i bk3: 0a 9269i bk4: 0a 9269i bk5: 0a 9269i bk6: 0a 9269i bk7: 0a 9269i bk8: 0a 9269i bk9: 0a 9269i bk10: 0a 9269i bk11: 0a 9269i bk12: 0a 9269i bk13: 0a 9269i bk14: 0a 9269i bk15: 0a 9270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.810565
Bank_Level_Parallism_Col = 1.810219
Bank_Level_Parallism_Ready = 1.461140
write_to_read_ratio_blp_rw_average = 0.417883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041428 
total_CMD = 9269 
util_bw = 384 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 8713 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 107 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 9269 
n_nop = 9075 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020714 
Either_Row_CoL_Bus_Util = 0.020930 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.095264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0952638
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9269 n_nop=9075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04143
n_activity=619 dram_eff=0.6204
bk0: 48a 8873i bk1: 48a 8753i bk2: 0a 9267i bk3: 0a 9269i bk4: 0a 9269i bk5: 0a 9269i bk6: 0a 9269i bk7: 0a 9269i bk8: 0a 9269i bk9: 0a 9269i bk10: 0a 9269i bk11: 0a 9269i bk12: 0a 9269i bk13: 0a 9269i bk14: 0a 9269i bk15: 0a 9270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.771218
Bank_Level_Parallism_Col = 1.768946
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.399261
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041428 
total_CMD = 9269 
util_bw = 384 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 8720 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 9269 
n_nop = 9075 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020714 
Either_Row_CoL_Bus_Util = 0.020930 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0612795
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9269 n_nop=9075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04143
n_activity=619 dram_eff=0.6204
bk0: 48a 8831i bk1: 48a 8742i bk2: 0a 9267i bk3: 0a 9269i bk4: 0a 9269i bk5: 0a 9269i bk6: 0a 9269i bk7: 0a 9269i bk8: 0a 9269i bk9: 0a 9269i bk10: 0a 9269i bk11: 0a 9269i bk12: 0a 9269i bk13: 0a 9269i bk14: 0a 9269i bk15: 0a 9270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.831826
Bank_Level_Parallism_Col = 1.831522
Bank_Level_Parallism_Ready = 1.442708
write_to_read_ratio_blp_rw_average = 0.424819
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041428 
total_CMD = 9269 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 8710 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 9269 
n_nop = 9075 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020714 
Either_Row_CoL_Bus_Util = 0.020930 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.105513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.105513
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9269 n_nop=9075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04143
n_activity=619 dram_eff=0.6204
bk0: 48a 8821i bk1: 48a 8730i bk2: 0a 9267i bk3: 0a 9269i bk4: 0a 9269i bk5: 0a 9269i bk6: 0a 9269i bk7: 0a 9269i bk8: 0a 9269i bk9: 0a 9269i bk10: 0a 9269i bk11: 0a 9269i bk12: 0a 9269i bk13: 0a 9269i bk14: 0a 9269i bk15: 0a 9270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.835106
Bank_Level_Parallism_Col = 1.833037
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.427176
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041428 
total_CMD = 9269 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 8700 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 9269 
n_nop = 9075 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020714 
Either_Row_CoL_Bus_Util = 0.020930 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0974215
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9269 n_nop=9075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04143
n_activity=619 dram_eff=0.6204
bk0: 48a 8844i bk1: 48a 8743i bk2: 0a 9267i bk3: 0a 9269i bk4: 0a 9269i bk5: 0a 9269i bk6: 0a 9269i bk7: 0a 9269i bk8: 0a 9269i bk9: 0a 9269i bk10: 0a 9269i bk11: 0a 9269i bk12: 0a 9269i bk13: 0a 9269i bk14: 0a 9269i bk15: 0a 9270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.806510
Bank_Level_Parallism_Col = 1.804348
Bank_Level_Parallism_Ready = 1.463542
write_to_read_ratio_blp_rw_average = 0.414855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041428 
total_CMD = 9269 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 8710 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 9269 
n_nop = 9075 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.020714 
Either_Row_CoL_Bus_Util = 0.020930 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.090085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0900852

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57, Miss = 13, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 57, Miss = 13, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 842
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 0.2304
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2418
icnt_total_pkts_simt_to_mem=2634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 43.867
	minimum = 6
	maximum = 290
Network latency average = 39.8373
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 48.9731
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00337374
	minimum = 0 (at node 5)
	maximum = 0.019433 (at node 0)
Accepted packet rate average = 0.00337374
	minimum = 0 (at node 5)
	maximum = 0.019433 (at node 0)
Injected flit rate average = 0.0101212
	minimum = 0 (at node 5)
	maximum = 0.0963638 (at node 0)
Accepted flit rate average= 0.0101212
	minimum = 0 (at node 5)
	maximum = 0.0715216 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.7661 (5 samples)
	minimum = 6 (5 samples)
	maximum = 236 (5 samples)
Network latency average = 26.7935 (5 samples)
	minimum = 6 (5 samples)
	maximum = 159 (5 samples)
Flit latency average = 31.8899 (5 samples)
	minimum = 6 (5 samples)
	maximum = 155 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00294871 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0357492 (5 samples)
Accepted packet rate average = 0.00294871 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0357492 (5 samples)
Injected flit rate average = 0.00884613 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.177272 (5 samples)
Accepted flit rate average = 0.00884613 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0743958 (5 samples)
Injected packet size average = 3 (5 samples)
Accepted packet size average = 3 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 95232 (inst/sec)
gpgpu_simulation_rate = 5417 (cycle/sec)
gpgpu_silicon_slowdown = 296658x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-6.traceg
-kernel name = _Z10dot_kernelIdEvPKT_S2_PS0_i
-kernel id = 6
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 8192
-nregs = 13
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-6.traceg
launching kernel name: _Z10dot_kernelIdEvPKT_S2_PS0_i uid: 6
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 36303
gpu_sim_insn = 29643008
gpu_ipc =     816.5443
gpu_tot_sim_cycle = 41720
gpu_tot_sim_insn = 29738240
gpu_tot_ipc =     712.8054
gpu_tot_issued_cta = 261
gpu_occupancy = 94.1478% 
gpu_tot_occupancy = 93.7691% 
max_total_param_size = 0
gpu_stall_dramfull = 34
gpu_stall_icnt2sh    = 5649
partiton_level_parallism =       0.0132
partiton_level_parallism_total  =       0.0317
partiton_level_parallism_util =       1.0084
partiton_level_parallism_util_total  =       1.0030
L2_BW  =       1.2532 GB/Sec
L2_BW_total  =       3.0035 GB/Sec
gpu_total_sim_rate=1239093

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 699232
	L1I_total_cache_misses = 3924
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8338
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 695308
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3924
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8338
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3818
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 699232

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8338
ctas_completed 261, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1468, 1390, 1395, 1388, 1394, 1393, 1394, 1387, 1392, 1387, 1389, 1387, 1397, 1389, 1389, 1394, 1390, 1392, 1397, 1393, 1392, 1390, 1395, 1392, 1399, 1390, 1399, 1390, 1397, 1394, 1397, 1424, 1243, 1175, 1172, 1167, 1169, 1168, 1167, 1167, 1169, 1169, 1169, 1168, 1176, 1172, 1173, 1171, 1172, 1167, 1169, 1167, 1169, 1169, 1170, 1166, 1171, 1171, 1171, 1174, 1173, 1175, 1178, 1195, 
gpgpu_n_tot_thrd_icount = 44485632
gpgpu_n_tot_w_icount = 1390176
gpgpu_n_stall_shd_mem = 33218
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 7424
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 480
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:542732	W0_Idle:131352	W0_Scoreboard:44510	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:927520
single_issue_nums: WS0:477906	WS1:478042	
dual_issue_nums: WS0:109103	WS1:108011	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71168 {40:256,136:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 848 {8:106,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69632 {136:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5632 {8:704,}
traffic_breakdown_memtocore[INST_ACC_R] = 14416 {136:106,}
maxmflatency = 441 
max_icnt2mem_latency = 19 
maxmrqlatency = 48 
max_icnt2sh_latency = 159 
averagemflatency = 198 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 41 
mrq_lat_table:188 	6 	73 	90 	83 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1008 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	744 	574 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	672 	33 	51 	112 	229 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5988      9290         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11055     10332         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1017      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1023      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1030      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1069      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1037      1034         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.333333 10.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 27.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 28.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 471/26 = 18.115385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        52        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        50        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        49        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        50        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        54        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        55        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        51        63         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 833
min_bank_accesses = 0!
chip skew: 114/100 = 1.14
average mf latency per bank:
dram[0]:        144       152    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        144       139    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        136       137    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        140       141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        142       144    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        143       145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        144       148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        145       143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        441       394         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        378       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        400       405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        411       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        398       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        422       427         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        409       413         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71393 n_nop=71174 n_act=4 n_pre=2 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005967
n_activity=794 dram_eff=0.5365
bk0: 56a 70909i bk1: 56a 70818i bk2: 0a 71390i bk3: 0a 71393i bk4: 0a 71393i bk5: 0a 71393i bk6: 0a 71393i bk7: 0a 71393i bk8: 0a 71393i bk9: 0a 71393i bk10: 0a 71393i bk11: 0a 71393i bk12: 0a 71393i bk13: 0a 71393i bk14: 0a 71393i bk15: 0a 71394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.931035
Bank_Level_Parallism = 1.706422
Bank_Level_Parallism_Col = 1.702660
Bank_Level_Parallism_Ready = 1.415888
write_to_read_ratio_blp_rw_average = 0.388106
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005967 
total_CMD = 71393 
util_bw = 426 
Wasted_Col = 228 
Wasted_Row = 12 
Idle = 70727 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 71393 
n_nop = 71174 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 213 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.002983 
Either_Row_CoL_Bus_Util = 0.003068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0115277
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71393 n_nop=71167 n_act=6 n_pre=4 n_ref_event=0 n_req=60 n_rd=8 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.006051
n_activity=872 dram_eff=0.4954
bk0: 56a 70889i bk1: 56a 70785i bk2: 0a 71389i bk3: 0a 71392i bk4: 0a 71393i bk5: 0a 71393i bk6: 0a 71393i bk7: 0a 71393i bk8: 0a 71393i bk9: 0a 71393i bk10: 0a 71393i bk11: 0a 71393i bk12: 0a 71393i bk13: 0a 71393i bk14: 0a 71393i bk15: 0a 71395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.651622
Bank_Level_Parallism_Col = 1.702744
Bank_Level_Parallism_Ready = 1.391705
write_to_read_ratio_blp_rw_average = 0.410061
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006051 
total_CMD = 71393 
util_bw = 432 
Wasted_Col = 242 
Wasted_Row = 48 
Idle = 70671 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 71393 
n_nop = 71167 
Read = 8 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 60 
total_req = 216 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 216 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.003026 
Either_Row_CoL_Bus_Util = 0.003166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0152116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71393 n_nop=71170 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005967
n_activity=847 dram_eff=0.503
bk0: 56a 70905i bk1: 56a 70789i bk2: 0a 71389i bk3: 0a 71393i bk4: 0a 71393i bk5: 0a 71393i bk6: 0a 71393i bk7: 0a 71393i bk8: 0a 71393i bk9: 0a 71393i bk10: 0a 71393i bk11: 0a 71393i bk12: 0a 71393i bk13: 0a 71393i bk14: 0a 71393i bk15: 0a 71395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.629261
Bank_Level_Parallism_Col = 1.677419
Bank_Level_Parallism_Ready = 1.403756
write_to_read_ratio_blp_rw_average = 0.390937
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005967 
total_CMD = 71393 
util_bw = 426 
Wasted_Col = 241 
Wasted_Row = 48 
Idle = 70678 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 71393 
n_nop = 71170 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.002983 
Either_Row_CoL_Bus_Util = 0.003124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0116398
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71393 n_nop=71185 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.005771
n_activity=710 dram_eff=0.5803
bk0: 52a 70956i bk1: 52a 70854i bk2: 0a 71391i bk3: 0a 71393i bk4: 0a 71393i bk5: 0a 71393i bk6: 0a 71393i bk7: 0a 71393i bk8: 0a 71393i bk9: 0a 71393i bk10: 0a 71393i bk11: 0a 71393i bk12: 0a 71393i bk13: 0a 71393i bk14: 0a 71393i bk15: 0a 71394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.758092
Bank_Level_Parallism_Col = 1.757679
Bank_Level_Parallism_Ready = 1.429952
write_to_read_ratio_blp_rw_average = 0.401024
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005771 
total_CMD = 71393 
util_bw = 412 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 70791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 107 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 71393 
n_nop = 71185 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002885 
Either_Row_CoL_Bus_Util = 0.002913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0123682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71393 n_nop=71181 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.005883
n_activity=753 dram_eff=0.5578
bk0: 52a 70982i bk1: 52a 70862i bk2: 0a 71391i bk3: 0a 71393i bk4: 0a 71393i bk5: 0a 71393i bk6: 0a 71393i bk7: 0a 71393i bk8: 0a 71393i bk9: 0a 71393i bk10: 0a 71393i bk11: 0a 71393i bk12: 0a 71393i bk13: 0a 71393i bk14: 0a 71393i bk15: 0a 71394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.715753
Bank_Level_Parallism_Col = 1.713551
Bank_Level_Parallism_Ready = 1.442857
write_to_read_ratio_blp_rw_average = 0.387650
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005883 
total_CMD = 71393 
util_bw = 420 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 70790 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 71393 
n_nop = 71181 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002941 
Either_Row_CoL_Bus_Util = 0.002969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00795596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71393 n_nop=71187 n_act=2 n_pre=0 n_ref_event=0 n_req=54 n_rd=0 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.005715
n_activity=681 dram_eff=0.5991
bk0: 52a 70937i bk1: 52a 70843i bk2: 0a 71391i bk3: 0a 71393i bk4: 0a 71393i bk5: 0a 71393i bk6: 0a 71393i bk7: 0a 71393i bk8: 0a 71393i bk9: 0a 71393i bk10: 0a 71393i bk11: 0a 71393i bk12: 0a 71393i bk13: 0a 71393i bk14: 0a 71393i bk15: 0a 71394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.928571
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.817869
Bank_Level_Parallism_Ready = 1.436275
write_to_read_ratio_blp_rw_average = 0.408935
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005715 
total_CMD = 71393 
util_bw = 408 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 70800 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 235 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 235 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 71393 
n_nop = 71187 
Read = 0 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 204 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002857 
Either_Row_CoL_Bus_Util = 0.002885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0136988
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71393 n_nop=71182 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.005855
n_activity=745 dram_eff=0.5611
bk0: 52a 70919i bk1: 52a 70839i bk2: 0a 71391i bk3: 0a 71393i bk4: 0a 71393i bk5: 0a 71393i bk6: 0a 71393i bk7: 0a 71393i bk8: 0a 71393i bk9: 0a 71393i bk10: 0a 71393i bk11: 0a 71393i bk12: 0a 71393i bk13: 0a 71393i bk14: 0a 71393i bk15: 0a 71394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.764610
Bank_Level_Parallism_Col = 1.762602
Bank_Level_Parallism_Ready = 1.430622
write_to_read_ratio_blp_rw_average = 0.423577
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005855 
total_CMD = 71393 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 70762 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 148 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 148 

Commands details: 
total_CMD = 71393 
n_nop = 71182 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002927 
Either_Row_CoL_Bus_Util = 0.002955 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0126623
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71393 n_nop=71173 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=0 n_rd_L2_A=104 n_write=114 n_wr_bk=0 bw_util=0.006107
n_activity=781 dram_eff=0.5583
bk0: 52a 70942i bk1: 52a 70838i bk2: 0a 71391i bk3: 0a 71393i bk4: 0a 71393i bk5: 0a 71393i bk6: 0a 71393i bk7: 0a 71393i bk8: 0a 71393i bk9: 0a 71393i bk10: 0a 71393i bk11: 0a 71393i bk12: 0a 71393i bk13: 0a 71393i bk14: 0a 71393i bk15: 0a 71394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.952381
Bank_Level_Parallism = 1.710191
Bank_Level_Parallism_Col = 1.708134
Bank_Level_Parallism_Ready = 1.408257
write_to_read_ratio_blp_rw_average = 0.433812
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006107 
total_CMD = 71393 
util_bw = 436 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 70744 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 71393 
n_nop = 71173 
Read = 0 
Write = 114 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 218 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.003054 
Either_Row_CoL_Bus_Util = 0.003082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0126483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 82, Miss = 14, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 1322
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.1619
L2_total_cache_pending_hits = 89
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 447
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 40
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 106
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3794
icnt_total_pkts_simt_to_mem=3370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 40.8264
	minimum = 6
	maximum = 290
Network latency average = 35.6074
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 47.4104
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000687682
	minimum = 0 (at node 36)
	maximum = 0.00274397 (at node 0)
Accepted packet rate average = 0.000687682
	minimum = 0 (at node 36)
	maximum = 0.00274397 (at node 0)
Injected flit rate average = 0.0018633
	minimum = 0 (at node 36)
	maximum = 0.0129005 (at node 0)
Accepted flit rate average= 0.0018633
	minimum = 0 (at node 36)
	maximum = 0.00971442 (at node 3)
Injected packet length average = 2.70953
Accepted packet length average = 2.70953
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.6095 (6 samples)
	minimum = 6 (6 samples)
	maximum = 245 (6 samples)
Network latency average = 28.2624 (6 samples)
	minimum = 6 (6 samples)
	maximum = 165 (6 samples)
Flit latency average = 34.4767 (6 samples)
	minimum = 6 (6 samples)
	maximum = 161 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00257187 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0302483 (6 samples)
Accepted packet rate average = 0.00257187 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0302483 (6 samples)
Injected flit rate average = 0.00768233 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.149877 (6 samples)
Accepted flit rate average = 0.00768233 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0636155 (6 samples)
Injected packet size average = 2.98706 (6 samples)
Accepted packet size average = 2.98706 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 1239093 (inst/sec)
gpgpu_simulation_rate = 1738 (cycle/sec)
gpgpu_silicon_slowdown = 924626x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-7.traceg
-kernel name = _Z11copy_kernelIdEvPKT_PS0_
-kernel id = 7
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-7.traceg
launching kernel name: _Z11copy_kernelIdEvPKT_PS0_ uid: 7
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 0,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 733
gpu_sim_insn = 15360
gpu_ipc =      20.9550
gpu_tot_sim_cycle = 42453
gpu_tot_sim_insn = 29753600
gpu_tot_ipc =     700.8598
gpu_tot_issued_cta = 262
gpu_occupancy = 43.1045% 
gpu_tot_occupancy = 93.7177% 
max_total_param_size = 0
gpu_stall_dramfull = 34
gpu_stall_icnt2sh    = 5649
partiton_level_parallism =       0.1760
partiton_level_parallism_total  =       0.0342
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0028
L2_BW  =      16.6809 GB/Sec
L2_BW_total  =       3.2396 GB/Sec
gpu_total_sim_rate=1239733

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 699488
	L1I_total_cache_misses = 3956
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8338
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 695532
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3956
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8338
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3849
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 699488

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8338
ctas_completed 262, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1468, 1390, 1395, 1388, 1394, 1393, 1394, 1387, 1392, 1387, 1389, 1387, 1397, 1389, 1389, 1394, 1390, 1392, 1397, 1393, 1392, 1390, 1395, 1392, 1399, 1390, 1399, 1390, 1397, 1394, 1397, 1424, 1243, 1175, 1172, 1167, 1169, 1168, 1167, 1167, 1169, 1169, 1169, 1168, 1176, 1172, 1173, 1171, 1172, 1167, 1169, 1167, 1169, 1169, 1170, 1166, 1171, 1171, 1171, 1174, 1173, 1175, 1178, 1195, 
gpgpu_n_tot_thrd_icount = 44500992
gpgpu_n_tot_w_icount = 1390656
gpgpu_n_stall_shd_mem = 33419
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9216
gpgpu_n_store_insn = 8448
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 544
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:542914	W0_Idle:132189	W0_Scoreboard:44520	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:928000
single_issue_nums: WS0:478100	WS1:478238	
dual_issue_nums: WS0:109126	WS1:108033	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4608 {8:576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79872 {40:256,136:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 856 {8:107,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78336 {136:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 14552 {136:107,}
maxmflatency = 441 
max_icnt2mem_latency = 19 
maxmrqlatency = 48 
max_icnt2sh_latency = 159 
averagemflatency = 199 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 42 
mrq_lat_table:188 	6 	73 	90 	83 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1131 	213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	795 	652 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	738 	37 	57 	126 	263 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5988      9290         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11055     10332         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1017      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1023      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1030      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1069      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1037      1034         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.333333 10.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 27.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 28.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 471/26 = 18.115385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        52        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        50        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        49        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        50        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        54        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        55        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        51        63         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 833
min_bank_accesses = 0!
chip skew: 114/100 = 1.14
average mf latency per bank:
dram[0]:        158       165    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        156       151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        148       149    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        153       154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        154       157    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        156       158    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        157       161    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        159       155    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        441       394         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        378       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        400       405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        411       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        398       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        422       427         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        409       413         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72647 n_nop=72428 n_act=4 n_pre=2 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005864
n_activity=794 dram_eff=0.5365
bk0: 56a 72163i bk1: 56a 72072i bk2: 0a 72644i bk3: 0a 72647i bk4: 0a 72647i bk5: 0a 72647i bk6: 0a 72647i bk7: 0a 72647i bk8: 0a 72647i bk9: 0a 72647i bk10: 0a 72647i bk11: 0a 72647i bk12: 0a 72647i bk13: 0a 72647i bk14: 0a 72647i bk15: 0a 72648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.931035
Bank_Level_Parallism = 1.706422
Bank_Level_Parallism_Col = 1.702660
Bank_Level_Parallism_Ready = 1.415888
write_to_read_ratio_blp_rw_average = 0.388106
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005864 
total_CMD = 72647 
util_bw = 426 
Wasted_Col = 228 
Wasted_Row = 12 
Idle = 71981 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 72647 
n_nop = 72428 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 213 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0113288
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72647 n_nop=72421 n_act=6 n_pre=4 n_ref_event=0 n_req=60 n_rd=8 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.005947
n_activity=872 dram_eff=0.4954
bk0: 56a 72143i bk1: 56a 72039i bk2: 0a 72643i bk3: 0a 72646i bk4: 0a 72647i bk5: 0a 72647i bk6: 0a 72647i bk7: 0a 72647i bk8: 0a 72647i bk9: 0a 72647i bk10: 0a 72647i bk11: 0a 72647i bk12: 0a 72647i bk13: 0a 72647i bk14: 0a 72647i bk15: 0a 72649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.651622
Bank_Level_Parallism_Col = 1.702744
Bank_Level_Parallism_Ready = 1.391705
write_to_read_ratio_blp_rw_average = 0.410061
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005947 
total_CMD = 72647 
util_bw = 432 
Wasted_Col = 242 
Wasted_Row = 48 
Idle = 71925 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 72647 
n_nop = 72421 
Read = 8 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 60 
total_req = 216 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 216 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.002973 
Either_Row_CoL_Bus_Util = 0.003111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.014949
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72647 n_nop=72424 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005864
n_activity=847 dram_eff=0.503
bk0: 56a 72159i bk1: 56a 72043i bk2: 0a 72643i bk3: 0a 72647i bk4: 0a 72647i bk5: 0a 72647i bk6: 0a 72647i bk7: 0a 72647i bk8: 0a 72647i bk9: 0a 72647i bk10: 0a 72647i bk11: 0a 72647i bk12: 0a 72647i bk13: 0a 72647i bk14: 0a 72647i bk15: 0a 72649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.629261
Bank_Level_Parallism_Col = 1.677419
Bank_Level_Parallism_Ready = 1.403756
write_to_read_ratio_blp_rw_average = 0.390937
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005864 
total_CMD = 72647 
util_bw = 426 
Wasted_Col = 241 
Wasted_Row = 48 
Idle = 71932 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 72647 
n_nop = 72424 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0114389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72647 n_nop=72439 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.005671
n_activity=710 dram_eff=0.5803
bk0: 52a 72210i bk1: 52a 72108i bk2: 0a 72645i bk3: 0a 72647i bk4: 0a 72647i bk5: 0a 72647i bk6: 0a 72647i bk7: 0a 72647i bk8: 0a 72647i bk9: 0a 72647i bk10: 0a 72647i bk11: 0a 72647i bk12: 0a 72647i bk13: 0a 72647i bk14: 0a 72647i bk15: 0a 72648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.758092
Bank_Level_Parallism_Col = 1.757679
Bank_Level_Parallism_Ready = 1.429952
write_to_read_ratio_blp_rw_average = 0.401024
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005671 
total_CMD = 72647 
util_bw = 412 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 72045 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 107 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 72647 
n_nop = 72439 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002836 
Either_Row_CoL_Bus_Util = 0.002863 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0121547
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72647 n_nop=72435 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.005781
n_activity=753 dram_eff=0.5578
bk0: 52a 72236i bk1: 52a 72116i bk2: 0a 72645i bk3: 0a 72647i bk4: 0a 72647i bk5: 0a 72647i bk6: 0a 72647i bk7: 0a 72647i bk8: 0a 72647i bk9: 0a 72647i bk10: 0a 72647i bk11: 0a 72647i bk12: 0a 72647i bk13: 0a 72647i bk14: 0a 72647i bk15: 0a 72648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.715753
Bank_Level_Parallism_Col = 1.713551
Bank_Level_Parallism_Ready = 1.442857
write_to_read_ratio_blp_rw_average = 0.387650
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005781 
total_CMD = 72647 
util_bw = 420 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 72044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 72647 
n_nop = 72435 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002891 
Either_Row_CoL_Bus_Util = 0.002918 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00781863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72647 n_nop=72441 n_act=2 n_pre=0 n_ref_event=0 n_req=54 n_rd=0 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.005616
n_activity=681 dram_eff=0.5991
bk0: 52a 72191i bk1: 52a 72097i bk2: 0a 72645i bk3: 0a 72647i bk4: 0a 72647i bk5: 0a 72647i bk6: 0a 72647i bk7: 0a 72647i bk8: 0a 72647i bk9: 0a 72647i bk10: 0a 72647i bk11: 0a 72647i bk12: 0a 72647i bk13: 0a 72647i bk14: 0a 72647i bk15: 0a 72648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.928571
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.817869
Bank_Level_Parallism_Ready = 1.436275
write_to_read_ratio_blp_rw_average = 0.408935
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005616 
total_CMD = 72647 
util_bw = 408 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 72054 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 235 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 235 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 72647 
n_nop = 72441 
Read = 0 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 204 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002808 
Either_Row_CoL_Bus_Util = 0.002836 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0134624
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72647 n_nop=72436 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.005754
n_activity=745 dram_eff=0.5611
bk0: 52a 72173i bk1: 52a 72093i bk2: 0a 72645i bk3: 0a 72647i bk4: 0a 72647i bk5: 0a 72647i bk6: 0a 72647i bk7: 0a 72647i bk8: 0a 72647i bk9: 0a 72647i bk10: 0a 72647i bk11: 0a 72647i bk12: 0a 72647i bk13: 0a 72647i bk14: 0a 72647i bk15: 0a 72648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.764610
Bank_Level_Parallism_Col = 1.762602
Bank_Level_Parallism_Ready = 1.430622
write_to_read_ratio_blp_rw_average = 0.423577
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005754 
total_CMD = 72647 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 72016 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 148 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 148 

Commands details: 
total_CMD = 72647 
n_nop = 72436 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.002877 
Either_Row_CoL_Bus_Util = 0.002904 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0124437
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72647 n_nop=72427 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=0 n_rd_L2_A=104 n_write=114 n_wr_bk=0 bw_util=0.006002
n_activity=781 dram_eff=0.5583
bk0: 52a 72196i bk1: 52a 72092i bk2: 0a 72645i bk3: 0a 72647i bk4: 0a 72647i bk5: 0a 72647i bk6: 0a 72647i bk7: 0a 72647i bk8: 0a 72647i bk9: 0a 72647i bk10: 0a 72647i bk11: 0a 72647i bk12: 0a 72647i bk13: 0a 72647i bk14: 0a 72647i bk15: 0a 72648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.952381
Bank_Level_Parallism = 1.710191
Bank_Level_Parallism_Col = 1.708134
Bank_Level_Parallism_Ready = 1.408257
write_to_read_ratio_blp_rw_average = 0.433812
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006002 
total_CMD = 72647 
util_bw = 436 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 71998 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 72647 
n_nop = 72427 
Read = 0 
Write = 114 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 218 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.003001 
Either_Row_CoL_Bus_Util = 0.003028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.01243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 91, Miss = 14, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 104, Miss = 14, Miss_rate = 0.135, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 84, Miss = 13, Miss_rate = 0.155, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 1451
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.1475
L2_total_cache_pending_hits = 89
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 511
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 40
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 107
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4183
icnt_total_pkts_simt_to_mem=3755
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 40.9469
	minimum = 6
	maximum = 290
Network latency average = 35.9376
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 47.6716
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000741754
	minimum = 0 (at node 36)
	maximum = 0.00269659 (at node 0)
Accepted packet rate average = 0.000741754
	minimum = 0 (at node 36)
	maximum = 0.00269659 (at node 0)
Injected flit rate average = 0.00202896
	minimum = 0 (at node 36)
	maximum = 0.0126778 (at node 0)
Accepted flit rate average= 0.00202896
	minimum = 0 (at node 36)
	maximum = 0.00954669 (at node 3)
Injected packet length average = 2.73535
Accepted packet length average = 2.73535
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.9434 (7 samples)
	minimum = 6 (7 samples)
	maximum = 251.429 (7 samples)
Network latency average = 29.3589 (7 samples)
	minimum = 6 (7 samples)
	maximum = 169.286 (7 samples)
Flit latency average = 36.3617 (7 samples)
	minimum = 6 (7 samples)
	maximum = 165.286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00231043 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0263124 (7 samples)
Accepted packet rate average = 0.00231043 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0263124 (7 samples)
Injected flit rate average = 0.0068747 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.130277 (7 samples)
Accepted flit rate average = 0.0068747 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0558914 (7 samples)
Injected packet size average = 2.97551 (7 samples)
Accepted packet size average = 2.97551 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 1239733 (inst/sec)
gpgpu_simulation_rate = 1768 (cycle/sec)
gpgpu_silicon_slowdown = 908936x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-8.traceg
-kernel name = _Z10mul_kernelIdEvPT_PKS0_
-kernel id = 8
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-8.traceg
launching kernel name: _Z10mul_kernelIdEvPT_PKS0_ uid: 8
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 0,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 761
gpu_sim_insn = 16384
gpu_ipc =      21.5296
gpu_tot_sim_cycle = 43214
gpu_tot_sim_insn = 29769984
gpu_tot_ipc =     688.8967
gpu_tot_issued_cta = 263
gpu_occupancy = 43.3774% 
gpu_tot_occupancy = 93.6647% 
max_total_param_size = 0
gpu_stall_dramfull = 34
gpu_stall_icnt2sh    = 5649
partiton_level_parallism =       0.1695
partiton_level_parallism_total  =       0.0366
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0025
L2_BW  =      16.0672 GB/Sec
L2_BW_total  =       3.4655 GB/Sec
gpu_total_sim_rate=1240416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 699744
	L1I_total_cache_misses = 3988
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8338
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 695756
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3988
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8338
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 699744

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8338
ctas_completed 263, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1468, 1390, 1395, 1388, 1394, 1393, 1394, 1387, 1392, 1387, 1389, 1387, 1397, 1389, 1389, 1394, 1390, 1392, 1397, 1393, 1392, 1390, 1395, 1392, 1399, 1390, 1399, 1390, 1397, 1394, 1397, 1424, 1243, 1175, 1172, 1167, 1169, 1168, 1167, 1167, 1169, 1169, 1169, 1168, 1176, 1172, 1173, 1171, 1172, 1167, 1169, 1167, 1169, 1169, 1170, 1166, 1171, 1171, 1171, 1174, 1173, 1175, 1178, 1195, 
gpgpu_n_tot_thrd_icount = 44517376
gpgpu_n_tot_w_icount = 1391168
gpgpu_n_stall_shd_mem = 33620
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 832
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 9472
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 608
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:543127	W0_Idle:133032	W0_Scoreboard:44554	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:928512
single_issue_nums: WS0:478274	WS1:478412	
dual_issue_nums: WS0:109167	WS1:108074	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88576 {40:256,136:576,}
traffic_breakdown_coretomem[INST_ACC_R] = 864 {8:108,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87040 {136:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6656 {8:832,}
traffic_breakdown_memtocore[INST_ACC_R] = 14688 {136:108,}
maxmflatency = 441 
max_icnt2mem_latency = 19 
maxmrqlatency = 48 
max_icnt2sh_latency = 159 
averagemflatency = 196 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 42 
mrq_lat_table:188 	6 	73 	90 	83 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1256 	216 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	846 	730 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	804 	42 	64 	138 	299 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5988      9290         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11055     10332         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1017      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1023      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1030      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1069      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1037      1034         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.333333 10.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 27.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 28.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 471/26 = 18.115385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        52        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        50        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        49        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        50        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        54        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        55        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        51        63         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 833
min_bank_accesses = 0!
chip skew: 114/100 = 1.14
average mf latency per bank:
dram[0]:        171       179    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        167       163    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        161       161    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        166       167    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        167       170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        169       171    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        170       175    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        172       167    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        441       394         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        378       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        400       405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        411       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        398       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        422       427         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        409       413         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73949 n_nop=73730 n_act=4 n_pre=2 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005761
n_activity=794 dram_eff=0.5365
bk0: 56a 73465i bk1: 56a 73374i bk2: 0a 73946i bk3: 0a 73949i bk4: 0a 73949i bk5: 0a 73949i bk6: 0a 73949i bk7: 0a 73949i bk8: 0a 73949i bk9: 0a 73949i bk10: 0a 73949i bk11: 0a 73949i bk12: 0a 73949i bk13: 0a 73949i bk14: 0a 73949i bk15: 0a 73950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.931035
Bank_Level_Parallism = 1.706422
Bank_Level_Parallism_Col = 1.702660
Bank_Level_Parallism_Ready = 1.415888
write_to_read_ratio_blp_rw_average = 0.388106
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005761 
total_CMD = 73949 
util_bw = 426 
Wasted_Col = 228 
Wasted_Row = 12 
Idle = 73283 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 73949 
n_nop = 73730 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 213 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002880 
Either_Row_CoL_Bus_Util = 0.002962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0111293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73949 n_nop=73723 n_act=6 n_pre=4 n_ref_event=0 n_req=60 n_rd=8 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.005842
n_activity=872 dram_eff=0.4954
bk0: 56a 73445i bk1: 56a 73341i bk2: 0a 73945i bk3: 0a 73948i bk4: 0a 73949i bk5: 0a 73949i bk6: 0a 73949i bk7: 0a 73949i bk8: 0a 73949i bk9: 0a 73949i bk10: 0a 73949i bk11: 0a 73949i bk12: 0a 73949i bk13: 0a 73949i bk14: 0a 73949i bk15: 0a 73951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.651622
Bank_Level_Parallism_Col = 1.702744
Bank_Level_Parallism_Ready = 1.391705
write_to_read_ratio_blp_rw_average = 0.410061
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005842 
total_CMD = 73949 
util_bw = 432 
Wasted_Col = 242 
Wasted_Row = 48 
Idle = 73227 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 73949 
n_nop = 73723 
Read = 8 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 60 
total_req = 216 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 216 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.002921 
Either_Row_CoL_Bus_Util = 0.003056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0146858
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73949 n_nop=73726 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005761
n_activity=847 dram_eff=0.503
bk0: 56a 73461i bk1: 56a 73345i bk2: 0a 73945i bk3: 0a 73949i bk4: 0a 73949i bk5: 0a 73949i bk6: 0a 73949i bk7: 0a 73949i bk8: 0a 73949i bk9: 0a 73949i bk10: 0a 73949i bk11: 0a 73949i bk12: 0a 73949i bk13: 0a 73949i bk14: 0a 73949i bk15: 0a 73951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.629261
Bank_Level_Parallism_Col = 1.677419
Bank_Level_Parallism_Ready = 1.403756
write_to_read_ratio_blp_rw_average = 0.390937
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005761 
total_CMD = 73949 
util_bw = 426 
Wasted_Col = 241 
Wasted_Row = 48 
Idle = 73234 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 73949 
n_nop = 73726 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.002880 
Either_Row_CoL_Bus_Util = 0.003016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0112375
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73949 n_nop=73741 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.005571
n_activity=710 dram_eff=0.5803
bk0: 52a 73512i bk1: 52a 73410i bk2: 0a 73947i bk3: 0a 73949i bk4: 0a 73949i bk5: 0a 73949i bk6: 0a 73949i bk7: 0a 73949i bk8: 0a 73949i bk9: 0a 73949i bk10: 0a 73949i bk11: 0a 73949i bk12: 0a 73949i bk13: 0a 73949i bk14: 0a 73949i bk15: 0a 73950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.758092
Bank_Level_Parallism_Col = 1.757679
Bank_Level_Parallism_Ready = 1.429952
write_to_read_ratio_blp_rw_average = 0.401024
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005571 
total_CMD = 73949 
util_bw = 412 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 73347 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 107 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 73949 
n_nop = 73741 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002786 
Either_Row_CoL_Bus_Util = 0.002813 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0119407
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73949 n_nop=73737 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.00568
n_activity=753 dram_eff=0.5578
bk0: 52a 73538i bk1: 52a 73418i bk2: 0a 73947i bk3: 0a 73949i bk4: 0a 73949i bk5: 0a 73949i bk6: 0a 73949i bk7: 0a 73949i bk8: 0a 73949i bk9: 0a 73949i bk10: 0a 73949i bk11: 0a 73949i bk12: 0a 73949i bk13: 0a 73949i bk14: 0a 73949i bk15: 0a 73950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.715753
Bank_Level_Parallism_Col = 1.713551
Bank_Level_Parallism_Ready = 1.442857
write_to_read_ratio_blp_rw_average = 0.387650
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005680 
total_CMD = 73949 
util_bw = 420 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 73346 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 73949 
n_nop = 73737 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002840 
Either_Row_CoL_Bus_Util = 0.002867 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00768097
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73949 n_nop=73743 n_act=2 n_pre=0 n_ref_event=0 n_req=54 n_rd=0 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.005517
n_activity=681 dram_eff=0.5991
bk0: 52a 73493i bk1: 52a 73399i bk2: 0a 73947i bk3: 0a 73949i bk4: 0a 73949i bk5: 0a 73949i bk6: 0a 73949i bk7: 0a 73949i bk8: 0a 73949i bk9: 0a 73949i bk10: 0a 73949i bk11: 0a 73949i bk12: 0a 73949i bk13: 0a 73949i bk14: 0a 73949i bk15: 0a 73950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.928571
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.817869
Bank_Level_Parallism_Ready = 1.436275
write_to_read_ratio_blp_rw_average = 0.408935
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005517 
total_CMD = 73949 
util_bw = 408 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 73356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 235 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 235 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 73949 
n_nop = 73743 
Read = 0 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 204 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002759 
Either_Row_CoL_Bus_Util = 0.002786 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0132253
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73949 n_nop=73738 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.005653
n_activity=745 dram_eff=0.5611
bk0: 52a 73475i bk1: 52a 73395i bk2: 0a 73947i bk3: 0a 73949i bk4: 0a 73949i bk5: 0a 73949i bk6: 0a 73949i bk7: 0a 73949i bk8: 0a 73949i bk9: 0a 73949i bk10: 0a 73949i bk11: 0a 73949i bk12: 0a 73949i bk13: 0a 73949i bk14: 0a 73949i bk15: 0a 73950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.764610
Bank_Level_Parallism_Col = 1.762602
Bank_Level_Parallism_Ready = 1.430622
write_to_read_ratio_blp_rw_average = 0.423577
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005653 
total_CMD = 73949 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 73318 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 148 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 148 

Commands details: 
total_CMD = 73949 
n_nop = 73738 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002826 
Either_Row_CoL_Bus_Util = 0.002853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0122246
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73949 n_nop=73729 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=0 n_rd_L2_A=104 n_write=114 n_wr_bk=0 bw_util=0.005896
n_activity=781 dram_eff=0.5583
bk0: 52a 73498i bk1: 52a 73394i bk2: 0a 73947i bk3: 0a 73949i bk4: 0a 73949i bk5: 0a 73949i bk6: 0a 73949i bk7: 0a 73949i bk8: 0a 73949i bk9: 0a 73949i bk10: 0a 73949i bk11: 0a 73949i bk12: 0a 73949i bk13: 0a 73949i bk14: 0a 73949i bk15: 0a 73950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.952381
Bank_Level_Parallism = 1.710191
Bank_Level_Parallism_Col = 1.708134
Bank_Level_Parallism_Ready = 1.408257
write_to_read_ratio_blp_rw_average = 0.433812
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005896 
total_CMD = 73949 
util_bw = 436 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 73300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 73949 
n_nop = 73729 
Read = 0 
Write = 114 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 218 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.002948 
Either_Row_CoL_Bus_Util = 0.002975 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0122111

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 100, Miss = 14, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 112, Miss = 14, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 13, Miss_rate = 0.141, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 1580
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.1354
L2_total_cache_pending_hits = 89
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 40
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 832
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4572
icnt_total_pkts_simt_to_mem=4140
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 40.957
	minimum = 6
	maximum = 290
Network latency average = 36.1573
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 47.8128
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000793471
	minimum = 0 (at node 36)
	maximum = 0.00264909 (at node 0)
Accepted packet rate average = 0.000793471
	minimum = 0 (at node 36)
	maximum = 0.00264909 (at node 0)
Injected flit rate average = 0.00218757
	minimum = 0 (at node 36)
	maximum = 0.0124545 (at node 0)
Accepted flit rate average= 0.00218757
	minimum = 0 (at node 36)
	maximum = 0.00937853 (at node 3)
Injected packet length average = 2.75696
Accepted packet length average = 2.75696
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.9451 (8 samples)
	minimum = 6 (8 samples)
	maximum = 256.25 (8 samples)
Network latency average = 30.2087 (8 samples)
	minimum = 6 (8 samples)
	maximum = 172.5 (8 samples)
Flit latency average = 37.793 (8 samples)
	minimum = 6 (8 samples)
	maximum = 168.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00212081 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0233545 (8 samples)
Accepted packet rate average = 0.00212081 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0233545 (8 samples)
Injected flit rate average = 0.00628881 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.115549 (8 samples)
Accepted flit rate average = 0.00628881 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0500773 (8 samples)
Injected packet size average = 2.96529 (8 samples)
Accepted packet size average = 2.96529 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 1240416 (inst/sec)
gpgpu_simulation_rate = 1800 (cycle/sec)
gpgpu_silicon_slowdown = 892777x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-9.traceg
-kernel name = _Z10add_kernelIdEvPKT_S2_PS0_
-kernel id = 9
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-9.traceg
launching kernel name: _Z10add_kernelIdEvPKT_S2_PS0_ uid: 9
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 0,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 890
gpu_sim_insn = 19456
gpu_ipc =      21.8607
gpu_tot_sim_cycle = 44104
gpu_tot_sim_insn = 29789440
gpu_tot_ipc =     675.4362
gpu_tot_issued_cta = 264
gpu_occupancy = 44.8445% 
gpu_tot_occupancy = 93.6046% 
max_total_param_size = 0
gpu_stall_dramfull = 34
gpu_stall_icnt2sh    = 5659
partiton_level_parallism =       0.2169
partiton_level_parallism_total  =       0.0402
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0023
L2_BW  =      20.5543 GB/Sec
L2_BW_total  =       3.8104 GB/Sec
gpu_total_sim_rate=1241226

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 700064
	L1I_total_cache_misses = 4020
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8338
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 696044
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4020
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8338
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3911
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 700064

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8338
ctas_completed 264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1468, 1390, 1395, 1388, 1394, 1393, 1394, 1387, 1392, 1387, 1389, 1387, 1397, 1389, 1389, 1394, 1390, 1392, 1397, 1393, 1392, 1390, 1395, 1392, 1399, 1390, 1399, 1390, 1397, 1394, 1397, 1424, 1243, 1175, 1172, 1167, 1169, 1168, 1167, 1167, 1169, 1169, 1169, 1168, 1176, 1172, 1173, 1171, 1172, 1167, 1169, 1167, 1169, 1169, 1170, 1166, 1171, 1171, 1171, 1174, 1173, 1175, 1178, 1195, 
gpgpu_n_tot_thrd_icount = 44536832
gpgpu_n_tot_w_icount = 1391776
gpgpu_n_stall_shd_mem = 33720
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 10496
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 704
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:543132	W0_Idle:133738	W0_Scoreboard:45043	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:929120
single_issue_nums: WS0:478544	WS1:478690	
dual_issue_nums: WS0:109184	WS1:108087	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 97280 {40:256,136:640,}
traffic_breakdown_coretomem[INST_ACC_R] = 872 {8:109,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104448 {136:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7168 {8:896,}
traffic_breakdown_memtocore[INST_ACC_R] = 14824 {136:109,}
maxmflatency = 441 
max_icnt2mem_latency = 19 
maxmrqlatency = 48 
max_icnt2sh_latency = 159 
averagemflatency = 194 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 45 
mrq_lat_table:188 	6 	73 	90 	83 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1434 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	964 	805 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	850 	56 	85 	175 	360 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5988      9290         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11055     10332         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1017      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1023      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1030      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1069      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1037      1034         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.333333 10.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 27.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 28.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 471/26 = 18.115385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        52        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        50        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        49        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        50        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        54        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        55        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        51        63         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 833
min_bank_accesses = 0!
chip skew: 114/100 = 1.14
average mf latency per bank:
dram[0]:        194       199    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        187       182    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        181       181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        187       187    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        188       192    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        190       193    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        191       197    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        194       187    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        441       394         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        378       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        400       405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        411       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        398       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        422       427         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        409       413         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75472 n_nop=75253 n_act=4 n_pre=2 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005644
n_activity=794 dram_eff=0.5365
bk0: 56a 74988i bk1: 56a 74897i bk2: 0a 75469i bk3: 0a 75472i bk4: 0a 75472i bk5: 0a 75472i bk6: 0a 75472i bk7: 0a 75472i bk8: 0a 75472i bk9: 0a 75472i bk10: 0a 75472i bk11: 0a 75472i bk12: 0a 75472i bk13: 0a 75472i bk14: 0a 75472i bk15: 0a 75473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.931035
Bank_Level_Parallism = 1.706422
Bank_Level_Parallism_Col = 1.702660
Bank_Level_Parallism_Ready = 1.415888
write_to_read_ratio_blp_rw_average = 0.388106
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005644 
total_CMD = 75472 
util_bw = 426 
Wasted_Col = 228 
Wasted_Row = 12 
Idle = 74806 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 75472 
n_nop = 75253 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 213 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.002822 
Either_Row_CoL_Bus_Util = 0.002902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0109047
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75472 n_nop=75246 n_act=6 n_pre=4 n_ref_event=0 n_req=60 n_rd=8 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.005724
n_activity=872 dram_eff=0.4954
bk0: 56a 74968i bk1: 56a 74864i bk2: 0a 75468i bk3: 0a 75471i bk4: 0a 75472i bk5: 0a 75472i bk6: 0a 75472i bk7: 0a 75472i bk8: 0a 75472i bk9: 0a 75472i bk10: 0a 75472i bk11: 0a 75472i bk12: 0a 75472i bk13: 0a 75472i bk14: 0a 75472i bk15: 0a 75474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.651622
Bank_Level_Parallism_Col = 1.702744
Bank_Level_Parallism_Ready = 1.391705
write_to_read_ratio_blp_rw_average = 0.410061
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005724 
total_CMD = 75472 
util_bw = 432 
Wasted_Col = 242 
Wasted_Row = 48 
Idle = 74750 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 75472 
n_nop = 75246 
Read = 8 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 60 
total_req = 216 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 216 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.002862 
Either_Row_CoL_Bus_Util = 0.002994 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0143894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75472 n_nop=75249 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005644
n_activity=847 dram_eff=0.503
bk0: 56a 74984i bk1: 56a 74868i bk2: 0a 75468i bk3: 0a 75472i bk4: 0a 75472i bk5: 0a 75472i bk6: 0a 75472i bk7: 0a 75472i bk8: 0a 75472i bk9: 0a 75472i bk10: 0a 75472i bk11: 0a 75472i bk12: 0a 75472i bk13: 0a 75472i bk14: 0a 75472i bk15: 0a 75474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.629261
Bank_Level_Parallism_Col = 1.677419
Bank_Level_Parallism_Ready = 1.403756
write_to_read_ratio_blp_rw_average = 0.390937
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005644 
total_CMD = 75472 
util_bw = 426 
Wasted_Col = 241 
Wasted_Row = 48 
Idle = 74757 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 75472 
n_nop = 75249 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.002822 
Either_Row_CoL_Bus_Util = 0.002955 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0110107
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75472 n_nop=75264 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.005459
n_activity=710 dram_eff=0.5803
bk0: 52a 75035i bk1: 52a 74933i bk2: 0a 75470i bk3: 0a 75472i bk4: 0a 75472i bk5: 0a 75472i bk6: 0a 75472i bk7: 0a 75472i bk8: 0a 75472i bk9: 0a 75472i bk10: 0a 75472i bk11: 0a 75472i bk12: 0a 75472i bk13: 0a 75472i bk14: 0a 75472i bk15: 0a 75473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.758092
Bank_Level_Parallism_Col = 1.757679
Bank_Level_Parallism_Ready = 1.429952
write_to_read_ratio_blp_rw_average = 0.401024
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005459 
total_CMD = 75472 
util_bw = 412 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 74870 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 107 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 75472 
n_nop = 75264 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.002729 
Either_Row_CoL_Bus_Util = 0.002756 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0116997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75472 n_nop=75260 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.005565
n_activity=753 dram_eff=0.5578
bk0: 52a 75061i bk1: 52a 74941i bk2: 0a 75470i bk3: 0a 75472i bk4: 0a 75472i bk5: 0a 75472i bk6: 0a 75472i bk7: 0a 75472i bk8: 0a 75472i bk9: 0a 75472i bk10: 0a 75472i bk11: 0a 75472i bk12: 0a 75472i bk13: 0a 75472i bk14: 0a 75472i bk15: 0a 75473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.715753
Bank_Level_Parallism_Col = 1.713551
Bank_Level_Parallism_Ready = 1.442857
write_to_read_ratio_blp_rw_average = 0.387650
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005565 
total_CMD = 75472 
util_bw = 420 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 74869 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 75472 
n_nop = 75260 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.002782 
Either_Row_CoL_Bus_Util = 0.002809 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00752597
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75472 n_nop=75266 n_act=2 n_pre=0 n_ref_event=0 n_req=54 n_rd=0 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.005406
n_activity=681 dram_eff=0.5991
bk0: 52a 75016i bk1: 52a 74922i bk2: 0a 75470i bk3: 0a 75472i bk4: 0a 75472i bk5: 0a 75472i bk6: 0a 75472i bk7: 0a 75472i bk8: 0a 75472i bk9: 0a 75472i bk10: 0a 75472i bk11: 0a 75472i bk12: 0a 75472i bk13: 0a 75472i bk14: 0a 75472i bk15: 0a 75473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.928571
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.817869
Bank_Level_Parallism_Ready = 1.436275
write_to_read_ratio_blp_rw_average = 0.408935
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005406 
total_CMD = 75472 
util_bw = 408 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 74879 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 235 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 235 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 75472 
n_nop = 75266 
Read = 0 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 204 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.002703 
Either_Row_CoL_Bus_Util = 0.002729 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0129584
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75472 n_nop=75261 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.005538
n_activity=745 dram_eff=0.5611
bk0: 52a 74998i bk1: 52a 74918i bk2: 0a 75470i bk3: 0a 75472i bk4: 0a 75472i bk5: 0a 75472i bk6: 0a 75472i bk7: 0a 75472i bk8: 0a 75472i bk9: 0a 75472i bk10: 0a 75472i bk11: 0a 75472i bk12: 0a 75472i bk13: 0a 75472i bk14: 0a 75472i bk15: 0a 75473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.764610
Bank_Level_Parallism_Col = 1.762602
Bank_Level_Parallism_Ready = 1.430622
write_to_read_ratio_blp_rw_average = 0.423577
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005538 
total_CMD = 75472 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 74841 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 148 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 148 

Commands details: 
total_CMD = 75472 
n_nop = 75261 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.002769 
Either_Row_CoL_Bus_Util = 0.002796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.011978
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75472 n_nop=75252 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=0 n_rd_L2_A=104 n_write=114 n_wr_bk=0 bw_util=0.005777
n_activity=781 dram_eff=0.5583
bk0: 52a 75021i bk1: 52a 74917i bk2: 0a 75470i bk3: 0a 75472i bk4: 0a 75472i bk5: 0a 75472i bk6: 0a 75472i bk7: 0a 75472i bk8: 0a 75472i bk9: 0a 75472i bk10: 0a 75472i bk11: 0a 75472i bk12: 0a 75472i bk13: 0a 75472i bk14: 0a 75472i bk15: 0a 75473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.952381
Bank_Level_Parallism = 1.710191
Bank_Level_Parallism_Col = 1.708134
Bank_Level_Parallism_Ready = 1.408257
write_to_read_ratio_blp_rw_average = 0.433812
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005777 
total_CMD = 75472 
util_bw = 436 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 74823 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 75472 
n_nop = 75252 
Read = 0 
Write = 114 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 218 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.002888 
Either_Row_CoL_Bus_Util = 0.002915 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0119647

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 113, Miss = 14, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 124, Miss = 14, Miss_rate = 0.113, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 104, Miss = 13, Miss_rate = 0.125, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 1773
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.1207
L2_total_cache_pending_hits = 89
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 639
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 40
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 109
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5281
icnt_total_pkts_simt_to_mem=4589
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 42.4309
	minimum = 6
	maximum = 290
Network latency average = 37.7716
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 49.5856
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000872421
	minimum = 0 (at node 36)
	maximum = 0.00259561 (at node 0)
Accepted packet rate average = 0.000872421
	minimum = 0 (at node 36)
	maximum = 0.00259561 (at node 0)
Injected flit rate average = 0.00242831
	minimum = 0 (at node 36)
	maximum = 0.0122031 (at node 0)
Accepted flit rate average= 0.00242831
	minimum = 0 (at node 36)
	maximum = 0.00918921 (at node 3)
Injected packet length average = 2.78342
Accepted packet length average = 2.78342
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.888 (9 samples)
	minimum = 6 (9 samples)
	maximum = 260 (9 samples)
Network latency average = 31.049 (9 samples)
	minimum = 6 (9 samples)
	maximum = 175 (9 samples)
Flit latency average = 39.1033 (9 samples)
	minimum = 6 (9 samples)
	maximum = 171 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0019821 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0210479 (9 samples)
Accepted packet rate average = 0.0019821 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0210479 (9 samples)
Injected flit rate average = 0.00585987 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.104066 (9 samples)
Accepted flit rate average = 0.00585987 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0455342 (9 samples)
Injected packet size average = 2.9564 (9 samples)
Accepted packet size average = 2.9564 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 1241226 (inst/sec)
gpgpu_simulation_rate = 1837 (cycle/sec)
gpgpu_silicon_slowdown = 874795x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-10.traceg
-kernel name = _Z12triad_kernelIdEvPT_PKS0_S3_
-kernel id = 10
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-10.traceg
launching kernel name: _Z12triad_kernelIdEvPT_PKS0_S3_ uid: 10
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 0,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 859
gpu_sim_insn = 19456
gpu_ipc =      22.6496
gpu_tot_sim_cycle = 44963
gpu_tot_sim_insn = 29808896
gpu_tot_ipc =     662.9650
gpu_tot_issued_cta = 265
gpu_occupancy = 44.6944% 
gpu_tot_occupancy = 93.5466% 
max_total_param_size = 0
gpu_stall_dramfull = 34
gpu_stall_icnt2sh    = 5795
partiton_level_parallism =       0.2247
partiton_level_parallism_total  =       0.0437
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0020
L2_BW  =      21.2961 GB/Sec
L2_BW_total  =       4.1444 GB/Sec
gpu_total_sim_rate=1242037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 700384
	L1I_total_cache_misses = 4052
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8338
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 696332
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4052
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8338
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3942
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 700384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8338
ctas_completed 265, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1468, 1390, 1395, 1388, 1394, 1393, 1394, 1387, 1392, 1387, 1389, 1387, 1397, 1389, 1389, 1394, 1390, 1392, 1397, 1393, 1392, 1390, 1395, 1392, 1399, 1390, 1399, 1390, 1397, 1394, 1397, 1424, 1243, 1175, 1172, 1167, 1169, 1168, 1167, 1167, 1169, 1169, 1169, 1168, 1176, 1172, 1173, 1171, 1172, 1167, 1169, 1167, 1169, 1169, 1170, 1166, 1171, 1171, 1171, 1174, 1173, 1175, 1178, 1195, 
gpgpu_n_tot_thrd_icount = 44556288
gpgpu_n_tot_w_icount = 1392384
gpgpu_n_stall_shd_mem = 33816
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896
gpgpu_n_mem_write_global = 960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 11520
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:543140	W0_Idle:134341	W0_Scoreboard:45570	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:929728
single_issue_nums: WS0:478812	WS1:478970	
dual_issue_nums: WS0:109202	WS1:108099	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168 {8:896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 105984 {40:256,136:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 880 {8:110,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 121856 {136:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7680 {8:960,}
traffic_breakdown_memtocore[INST_ACC_R] = 14960 {136:110,}
maxmflatency = 441 
max_icnt2mem_latency = 19 
maxmrqlatency = 48 
max_icnt2sh_latency = 159 
averagemflatency = 192 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 47 
mrq_lat_table:188 	6 	73 	90 	83 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1599 	257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1084 	878 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	893 	63 	103 	214 	420 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5988      9290         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11055     10332         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1017      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1023      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1030      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1069      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1037      1034         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.333333 10.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 27.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 28.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 471/26 = 18.115385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        52        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        50        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        49        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        50        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        54        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        55        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        51        63         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 833
min_bank_accesses = 0!
chip skew: 114/100 = 1.14
average mf latency per bank:
dram[0]:        217       222    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        207       202    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        202       202    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        208       209    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        209       214    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        213       215    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        213       220    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        217       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        441       394         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        378       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        400       405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        411       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        398       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        422       427         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        409       413         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76942 n_nop=76723 n_act=4 n_pre=2 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005537
n_activity=794 dram_eff=0.5365
bk0: 56a 76458i bk1: 56a 76367i bk2: 0a 76939i bk3: 0a 76942i bk4: 0a 76942i bk5: 0a 76942i bk6: 0a 76942i bk7: 0a 76942i bk8: 0a 76942i bk9: 0a 76942i bk10: 0a 76942i bk11: 0a 76942i bk12: 0a 76942i bk13: 0a 76942i bk14: 0a 76942i bk15: 0a 76943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.931035
Bank_Level_Parallism = 1.706422
Bank_Level_Parallism_Col = 1.702660
Bank_Level_Parallism_Ready = 1.415888
write_to_read_ratio_blp_rw_average = 0.388106
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005537 
total_CMD = 76942 
util_bw = 426 
Wasted_Col = 228 
Wasted_Row = 12 
Idle = 76276 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 76942 
n_nop = 76723 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 213 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.002768 
Either_Row_CoL_Bus_Util = 0.002846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0106964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76942 n_nop=76716 n_act=6 n_pre=4 n_ref_event=0 n_req=60 n_rd=8 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.005615
n_activity=872 dram_eff=0.4954
bk0: 56a 76438i bk1: 56a 76334i bk2: 0a 76938i bk3: 0a 76941i bk4: 0a 76942i bk5: 0a 76942i bk6: 0a 76942i bk7: 0a 76942i bk8: 0a 76942i bk9: 0a 76942i bk10: 0a 76942i bk11: 0a 76942i bk12: 0a 76942i bk13: 0a 76942i bk14: 0a 76942i bk15: 0a 76944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.651622
Bank_Level_Parallism_Col = 1.702744
Bank_Level_Parallism_Ready = 1.391705
write_to_read_ratio_blp_rw_average = 0.410061
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005615 
total_CMD = 76942 
util_bw = 432 
Wasted_Col = 242 
Wasted_Row = 48 
Idle = 76220 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 76942 
n_nop = 76716 
Read = 8 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 60 
total_req = 216 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 216 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.002807 
Either_Row_CoL_Bus_Util = 0.002937 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0141145
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76942 n_nop=76719 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.005537
n_activity=847 dram_eff=0.503
bk0: 56a 76454i bk1: 56a 76338i bk2: 0a 76938i bk3: 0a 76942i bk4: 0a 76942i bk5: 0a 76942i bk6: 0a 76942i bk7: 0a 76942i bk8: 0a 76942i bk9: 0a 76942i bk10: 0a 76942i bk11: 0a 76942i bk12: 0a 76942i bk13: 0a 76942i bk14: 0a 76942i bk15: 0a 76944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.629261
Bank_Level_Parallism_Col = 1.677419
Bank_Level_Parallism_Ready = 1.403756
write_to_read_ratio_blp_rw_average = 0.390937
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005537 
total_CMD = 76942 
util_bw = 426 
Wasted_Col = 241 
Wasted_Row = 48 
Idle = 76227 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 76942 
n_nop = 76719 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.002768 
Either_Row_CoL_Bus_Util = 0.002898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0108003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76942 n_nop=76734 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.005355
n_activity=710 dram_eff=0.5803
bk0: 52a 76505i bk1: 52a 76403i bk2: 0a 76940i bk3: 0a 76942i bk4: 0a 76942i bk5: 0a 76942i bk6: 0a 76942i bk7: 0a 76942i bk8: 0a 76942i bk9: 0a 76942i bk10: 0a 76942i bk11: 0a 76942i bk12: 0a 76942i bk13: 0a 76942i bk14: 0a 76942i bk15: 0a 76943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.758092
Bank_Level_Parallism_Col = 1.757679
Bank_Level_Parallism_Ready = 1.429952
write_to_read_ratio_blp_rw_average = 0.401024
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005355 
total_CMD = 76942 
util_bw = 412 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 76340 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 107 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 76942 
n_nop = 76734 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.002677 
Either_Row_CoL_Bus_Util = 0.002703 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0114762
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76942 n_nop=76730 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.005459
n_activity=753 dram_eff=0.5578
bk0: 52a 76531i bk1: 52a 76411i bk2: 0a 76940i bk3: 0a 76942i bk4: 0a 76942i bk5: 0a 76942i bk6: 0a 76942i bk7: 0a 76942i bk8: 0a 76942i bk9: 0a 76942i bk10: 0a 76942i bk11: 0a 76942i bk12: 0a 76942i bk13: 0a 76942i bk14: 0a 76942i bk15: 0a 76943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.715753
Bank_Level_Parallism_Col = 1.713551
Bank_Level_Parallism_Ready = 1.442857
write_to_read_ratio_blp_rw_average = 0.387650
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005459 
total_CMD = 76942 
util_bw = 420 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 76339 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 76942 
n_nop = 76730 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.002729 
Either_Row_CoL_Bus_Util = 0.002755 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00738218
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76942 n_nop=76736 n_act=2 n_pre=0 n_ref_event=0 n_req=54 n_rd=0 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.005303
n_activity=681 dram_eff=0.5991
bk0: 52a 76486i bk1: 52a 76392i bk2: 0a 76940i bk3: 0a 76942i bk4: 0a 76942i bk5: 0a 76942i bk6: 0a 76942i bk7: 0a 76942i bk8: 0a 76942i bk9: 0a 76942i bk10: 0a 76942i bk11: 0a 76942i bk12: 0a 76942i bk13: 0a 76942i bk14: 0a 76942i bk15: 0a 76943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.928571
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.817869
Bank_Level_Parallism_Ready = 1.436275
write_to_read_ratio_blp_rw_average = 0.408935
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005303 
total_CMD = 76942 
util_bw = 408 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 76349 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 235 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 235 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 76942 
n_nop = 76736 
Read = 0 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 204 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.002651 
Either_Row_CoL_Bus_Util = 0.002677 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0127109
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76942 n_nop=76731 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.005433
n_activity=745 dram_eff=0.5611
bk0: 52a 76468i bk1: 52a 76388i bk2: 0a 76940i bk3: 0a 76942i bk4: 0a 76942i bk5: 0a 76942i bk6: 0a 76942i bk7: 0a 76942i bk8: 0a 76942i bk9: 0a 76942i bk10: 0a 76942i bk11: 0a 76942i bk12: 0a 76942i bk13: 0a 76942i bk14: 0a 76942i bk15: 0a 76943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.764610
Bank_Level_Parallism_Col = 1.762602
Bank_Level_Parallism_Ready = 1.430622
write_to_read_ratio_blp_rw_average = 0.423577
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005433 
total_CMD = 76942 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 76311 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 148 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 148 

Commands details: 
total_CMD = 76942 
n_nop = 76731 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.002716 
Either_Row_CoL_Bus_Util = 0.002742 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0117491
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76942 n_nop=76722 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=0 n_rd_L2_A=104 n_write=114 n_wr_bk=0 bw_util=0.005667
n_activity=781 dram_eff=0.5583
bk0: 52a 76491i bk1: 52a 76387i bk2: 0a 76940i bk3: 0a 76942i bk4: 0a 76942i bk5: 0a 76942i bk6: 0a 76942i bk7: 0a 76942i bk8: 0a 76942i bk9: 0a 76942i bk10: 0a 76942i bk11: 0a 76942i bk12: 0a 76942i bk13: 0a 76942i bk14: 0a 76942i bk15: 0a 76943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.952381
Bank_Level_Parallism = 1.710191
Bank_Level_Parallism_Col = 1.708134
Bank_Level_Parallism_Ready = 1.408257
write_to_read_ratio_blp_rw_average = 0.433812
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005667 
total_CMD = 76942 
util_bw = 436 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 76293 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 76942 
n_nop = 76722 
Read = 0 
Write = 114 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 218 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.002833 
Either_Row_CoL_Bus_Util = 0.002859 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0117361

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 126, Miss = 14, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 136, Miss = 14, Miss_rate = 0.103, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 116, Miss = 13, Miss_rate = 0.112, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 1966
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.1089
L2_total_cache_pending_hits = 89
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 703
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 40
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 110
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5990
icnt_total_pkts_simt_to_mem=5038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.2701
	minimum = 6
	maximum = 290
Network latency average = 39.513
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 51.5608
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00094891
	minimum = 0 (at node 36)
	maximum = 0.00254603 (at node 0)
Accepted packet rate average = 0.00094891
	minimum = 0 (at node 36)
	maximum = 0.00254603 (at node 0)
Injected flit rate average = 0.00266139
	minimum = 0 (at node 36)
	maximum = 0.01197 (at node 0)
Accepted flit rate average= 0.00266139
	minimum = 0 (at node 36)
	maximum = 0.00901368 (at node 3)
Injected packet length average = 2.80468
Accepted packet length average = 2.80468
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.8262 (10 samples)
	minimum = 6 (10 samples)
	maximum = 263 (10 samples)
Network latency average = 31.8954 (10 samples)
	minimum = 6 (10 samples)
	maximum = 177 (10 samples)
Flit latency average = 40.3491 (10 samples)
	minimum = 6 (10 samples)
	maximum = 173 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00187878 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0191977 (10 samples)
Accepted packet rate average = 0.00187878 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0191977 (10 samples)
Injected flit rate average = 0.00554002 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0948565 (10 samples)
Accepted flit rate average = 0.00554002 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0418821 (10 samples)
Injected packet size average = 2.94873 (10 samples)
Accepted packet size average = 2.94873 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 1242037 (inst/sec)
gpgpu_simulation_rate = 1873 (cycle/sec)
gpgpu_silicon_slowdown = 857981x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-11.traceg
-kernel name = _Z10dot_kernelIdEvPKT_S2_PS0_i
-kernel id = 11
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 8192
-nregs = 13
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ee7000000
-local mem base_addr = 0x00007f5ee5000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-2/results/traces/kernel-11.traceg
launching kernel name: _Z10dot_kernelIdEvPKT_S2_PS0_i uid: 11
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 35581
gpu_sim_insn = 29643008
gpu_ipc =     833.1134
gpu_tot_sim_cycle = 80544
gpu_tot_sim_insn = 59451904
gpu_tot_ipc =     738.1295
gpu_tot_issued_cta = 521
gpu_occupancy = 94.6758% 
gpu_tot_occupancy = 94.1023% 
max_total_param_size = 0
gpu_stall_dramfull = 34
gpu_stall_icnt2sh    = 10205
partiton_level_parallism =       0.0108
partiton_level_parallism_total  =       0.0292
partiton_level_parallism_util =       1.0052
partiton_level_parallism_util_total  =       1.0026
L2_BW  =       1.0256 GB/Sec
L2_BW_total  =       2.7667 GB/Sec
gpu_total_sim_rate=1238581

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1398080
	L1I_total_cache_misses = 4084
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8338
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1393996
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4084
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8338
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3973
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1398080

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8338
ctas_completed 521, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2912, 2757, 2764, 2755, 2762, 2760, 2763, 2752, 2761, 2753, 2754, 2751, 2764, 2755, 2755, 2759, 2751, 2753, 2762, 2755, 2758, 2751, 2762, 2753, 2765, 2753, 2769, 2752, 2764, 2756, 2775, 2808, 2487, 2352, 2347, 2339, 2340, 2338, 2335, 2338, 2339, 2337, 2336, 2333, 2350, 2338, 2342, 2339, 2341, 2339, 2344, 2340, 2346, 2343, 2346, 2340, 2346, 2344, 2345, 2343, 2347, 2348, 2359, 2390, 
gpgpu_n_tot_thrd_icount = 88946688
gpgpu_n_tot_w_icount = 2779584
gpgpu_n_stall_shd_mem = 65912
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1216
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 11776
gpgpu_n_shmem_insn = 2098176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64064
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1083770	W0_Idle:236134	W0_Scoreboard:85986	W1:7168	W2:3072	W3:0	W4:3072	W5:0	W6:0	W7:0	W8:3072	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:3072	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:512	W32:1854272
single_issue_nums: WS0:955608	WS1:955568	
dual_issue_nums: WS0:218116	WS1:216088	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 116224 {40:512,136:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 888 {8:111,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 139264 {136:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9728 {8:1216,}
traffic_breakdown_memtocore[INST_ACC_R] = 15096 {136:111,}
maxmflatency = 469 
max_icnt2mem_latency = 19 
maxmrqlatency = 48 
max_icnt2sh_latency = 159 
averagemflatency = 190 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 43 
mrq_lat_table:188 	6 	73 	90 	83 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1914 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1372 	975 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1151 	68 	110 	230 	451 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       816       674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5988      9290         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     11055     10332         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1017      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1023      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1030      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1069      1066         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1037      1034         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.333333 10.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 27.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 28.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 471/26 = 18.115385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 856
min_bank_accesses = 0!
chip skew: 112/104 = 1.08
number of total write accesses:
dram[0]:        52        49         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        50        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        49        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        50        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        54        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        55        50         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        51        63         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 833
min_bank_accesses = 0!
chip skew: 114/100 = 1.14
average mf latency per bank:
dram[0]:        260       263    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        246       239    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        242       242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        249       249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        250       256    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        253       256    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        254       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        258       245    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        469       421         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        378       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        400       405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        411       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        398       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        422       427         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        409       413         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137831 n_nop=137612 n_act=4 n_pre=2 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.003091
n_activity=794 dram_eff=0.5365
bk0: 56a 137347i bk1: 56a 137256i bk2: 0a 137828i bk3: 0a 137831i bk4: 0a 137831i bk5: 0a 137831i bk6: 0a 137831i bk7: 0a 137831i bk8: 0a 137831i bk9: 0a 137831i bk10: 0a 137831i bk11: 0a 137831i bk12: 0a 137831i bk13: 0a 137831i bk14: 0a 137831i bk15: 0a 137832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.931035
Bank_Level_Parallism = 1.706422
Bank_Level_Parallism_Col = 1.702660
Bank_Level_Parallism_Ready = 1.415888
write_to_read_ratio_blp_rw_average = 0.388106
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003091 
total_CMD = 137831 
util_bw = 426 
Wasted_Col = 228 
Wasted_Row = 12 
Idle = 137165 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 137831 
n_nop = 137612 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 213 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.001545 
Either_Row_CoL_Bus_Util = 0.001589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00597108
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137831 n_nop=137605 n_act=6 n_pre=4 n_ref_event=0 n_req=60 n_rd=8 n_rd_L2_A=104 n_write=104 n_wr_bk=0 bw_util=0.003134
n_activity=872 dram_eff=0.4954
bk0: 56a 137327i bk1: 56a 137223i bk2: 0a 137827i bk3: 0a 137830i bk4: 0a 137831i bk5: 0a 137831i bk6: 0a 137831i bk7: 0a 137831i bk8: 0a 137831i bk9: 0a 137831i bk10: 0a 137831i bk11: 0a 137831i bk12: 0a 137831i bk13: 0a 137831i bk14: 0a 137831i bk15: 0a 137833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.651622
Bank_Level_Parallism_Col = 1.702744
Bank_Level_Parallism_Ready = 1.391705
write_to_read_ratio_blp_rw_average = 0.410061
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003134 
total_CMD = 137831 
util_bw = 432 
Wasted_Col = 242 
Wasted_Row = 48 
Idle = 137109 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 137831 
n_nop = 137605 
Read = 8 
Write = 104 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 60 
total_req = 216 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 216 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001567 
Either_Row_CoL_Bus_Util = 0.001640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00787921
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137831 n_nop=137608 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.003091
n_activity=847 dram_eff=0.503
bk0: 56a 137343i bk1: 56a 137227i bk2: 0a 137827i bk3: 0a 137831i bk4: 0a 137831i bk5: 0a 137831i bk6: 0a 137831i bk7: 0a 137831i bk8: 0a 137831i bk9: 0a 137831i bk10: 0a 137831i bk11: 0a 137831i bk12: 0a 137831i bk13: 0a 137831i bk14: 0a 137831i bk15: 0a 137833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.629261
Bank_Level_Parallism_Col = 1.677419
Bank_Level_Parallism_Ready = 1.403756
write_to_read_ratio_blp_rw_average = 0.390937
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003091 
total_CMD = 137831 
util_bw = 426 
Wasted_Col = 241 
Wasted_Row = 48 
Idle = 137116 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 130 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 137831 
n_nop = 137608 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001545 
Either_Row_CoL_Bus_Util = 0.001618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00602912
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137831 n_nop=137623 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=0 n_rd_L2_A=104 n_write=102 n_wr_bk=0 bw_util=0.002989
n_activity=710 dram_eff=0.5803
bk0: 52a 137394i bk1: 52a 137292i bk2: 0a 137829i bk3: 0a 137831i bk4: 0a 137831i bk5: 0a 137831i bk6: 0a 137831i bk7: 0a 137831i bk8: 0a 137831i bk9: 0a 137831i bk10: 0a 137831i bk11: 0a 137831i bk12: 0a 137831i bk13: 0a 137831i bk14: 0a 137831i bk15: 0a 137832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.758092
Bank_Level_Parallism_Col = 1.757679
Bank_Level_Parallism_Ready = 1.429952
write_to_read_ratio_blp_rw_average = 0.401024
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002989 
total_CMD = 137831 
util_bw = 412 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 137229 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 107 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 137831 
n_nop = 137623 
Read = 0 
Write = 102 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 206 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.001495 
Either_Row_CoL_Bus_Util = 0.001509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0064064
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137831 n_nop=137619 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=0 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.003047
n_activity=753 dram_eff=0.5578
bk0: 52a 137420i bk1: 52a 137300i bk2: 0a 137829i bk3: 0a 137831i bk4: 0a 137831i bk5: 0a 137831i bk6: 0a 137831i bk7: 0a 137831i bk8: 0a 137831i bk9: 0a 137831i bk10: 0a 137831i bk11: 0a 137831i bk12: 0a 137831i bk13: 0a 137831i bk14: 0a 137831i bk15: 0a 137832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.715753
Bank_Level_Parallism_Col = 1.713551
Bank_Level_Parallism_Ready = 1.442857
write_to_read_ratio_blp_rw_average = 0.387650
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003047 
total_CMD = 137831 
util_bw = 420 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 137228 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 137831 
n_nop = 137619 
Read = 0 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 210 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.001524 
Either_Row_CoL_Bus_Util = 0.001538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00412099
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137831 n_nop=137625 n_act=2 n_pre=0 n_ref_event=0 n_req=54 n_rd=0 n_rd_L2_A=104 n_write=100 n_wr_bk=0 bw_util=0.00296
n_activity=681 dram_eff=0.5991
bk0: 52a 137375i bk1: 52a 137281i bk2: 0a 137829i bk3: 0a 137831i bk4: 0a 137831i bk5: 0a 137831i bk6: 0a 137831i bk7: 0a 137831i bk8: 0a 137831i bk9: 0a 137831i bk10: 0a 137831i bk11: 0a 137831i bk12: 0a 137831i bk13: 0a 137831i bk14: 0a 137831i bk15: 0a 137832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.928571
Bank_Level_Parallism = 1.818182
Bank_Level_Parallism_Col = 1.817869
Bank_Level_Parallism_Ready = 1.436275
write_to_read_ratio_blp_rw_average = 0.408935
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002960 
total_CMD = 137831 
util_bw = 408 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 137238 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 235 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 235 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 137831 
n_nop = 137625 
Read = 0 
Write = 100 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 204 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.001480 
Either_Row_CoL_Bus_Util = 0.001495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00709565
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137831 n_nop=137620 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.003033
n_activity=745 dram_eff=0.5611
bk0: 52a 137357i bk1: 52a 137277i bk2: 0a 137829i bk3: 0a 137831i bk4: 0a 137831i bk5: 0a 137831i bk6: 0a 137831i bk7: 0a 137831i bk8: 0a 137831i bk9: 0a 137831i bk10: 0a 137831i bk11: 0a 137831i bk12: 0a 137831i bk13: 0a 137831i bk14: 0a 137831i bk15: 0a 137832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.764610
Bank_Level_Parallism_Col = 1.762602
Bank_Level_Parallism_Ready = 1.430622
write_to_read_ratio_blp_rw_average = 0.423577
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003033 
total_CMD = 137831 
util_bw = 418 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 137200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 148 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 148 

Commands details: 
total_CMD = 137831 
n_nop = 137620 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.001516 
Either_Row_CoL_Bus_Util = 0.001531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00655876
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137831 n_nop=137611 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=0 n_rd_L2_A=104 n_write=114 n_wr_bk=0 bw_util=0.003163
n_activity=781 dram_eff=0.5583
bk0: 52a 137380i bk1: 52a 137276i bk2: 0a 137829i bk3: 0a 137831i bk4: 0a 137831i bk5: 0a 137831i bk6: 0a 137831i bk7: 0a 137831i bk8: 0a 137831i bk9: 0a 137831i bk10: 0a 137831i bk11: 0a 137831i bk12: 0a 137831i bk13: 0a 137831i bk14: 0a 137831i bk15: 0a 137832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.952381
Bank_Level_Parallism = 1.710191
Bank_Level_Parallism_Col = 1.708134
Bank_Level_Parallism_Ready = 1.408257
write_to_read_ratio_blp_rw_average = 0.433812
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003163 
total_CMD = 137831 
util_bw = 436 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 137182 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 137831 
n_nop = 137611 
Read = 0 
Write = 114 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 218 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.001582 
Either_Row_CoL_Bus_Util = 0.001596 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0065515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 151, Miss = 14, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 14, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 140, Miss = 13, Miss_rate = 0.093, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 2351
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.0910
L2_total_cache_pending_hits = 89
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 40
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1216
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6891
icnt_total_pkts_simt_to_mem=5679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 43.7425
	minimum = 6
	maximum = 290
Network latency average = 38.4149
	minimum = 6
	maximum = 195
Slowest packet = 486
Flit latency average = 52.252
	minimum = 6
	maximum = 191
Slowest flit = 1390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000633454
	minimum = 0 (at node 36)
	maximum = 0.00150886 (at node 0)
Accepted packet rate average = 0.000633454
	minimum = 0 (at node 36)
	maximum = 0.00150886 (at node 0)
Injected flit rate average = 0.00169343
	minimum = 0 (at node 36)
	maximum = 0.00685725 (at node 0)
Accepted flit rate average= 0.00169343
	minimum = 0 (at node 36)
	maximum = 0.00511936 (at node 4)
Injected packet length average = 2.67333
Accepted packet length average = 2.67333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.5459 (11 samples)
	minimum = 6 (11 samples)
	maximum = 265.455 (11 samples)
Network latency average = 32.4881 (11 samples)
	minimum = 6 (11 samples)
	maximum = 178.636 (11 samples)
Flit latency average = 41.4312 (11 samples)
	minimum = 6 (11 samples)
	maximum = 174.636 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00176557 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0175897 (11 samples)
Accepted packet rate average = 0.00176557 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0175897 (11 samples)
Injected flit rate average = 0.00519033 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0868566 (11 samples)
Accepted flit rate average = 0.00519033 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0385401 (11 samples)
Injected packet size average = 2.93975 (11 samples)
Accepted packet size average = 2.93975 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 1238581 (inst/sec)
gpgpu_simulation_rate = 1678 (cycle/sec)
gpgpu_silicon_slowdown = 957687x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
