[verilog]
include_paths = []
defines = ["DEBUG", "VAR=1"]
plugins = []

[option]
linter = true