A fully verified synchronous SRAM design in Verilog with 1-cycle latency, overwrite integrity, and industrial-style documentation.
