----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 03/21/2021 11:51:25 PM
-- Design Name: 
-- Module Name: top - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity top is
    Port
    (
        CLK100MHZ  : in std_logic;
        BTNC       : in std_logic;
        SW         : in std_logic_vector(16-1 downto 0);
        
        CA         : out std_logic;
        CB         : out std_logic;
        CC         : out std_logic;
        CD         : out std_logic;
        CE         : out std_logic;
        CF         : out std_logic;
        CG         : out std_logic;
        DP         : out std_logic;
        AN         : out std_logic_vector(8-1 downto 0)
    );
end top;

architecture Behavioral of top is
 -- No internal signals
begin

    --------------------------------------------------------------------
    -- Instance (copy) of driver_7seg_4digits entity
 driver_seg_4 : entity work.driver_7seg_4digits
        port map(
            clk        => CLK100MHZ,
            reset      => BTNC,
                         
            data0_i(3) => SW(3),
            data0_i(2) => SW(2),
            data0_i(1) => SW(1),
            data0_i(0) => SW(0),
            
            data1_i(3) => SW(7),
            data1_i(2) => SW(6),
            data1_i(1) => SW(5),
            data1_i(0) => SW(4),
            
            data2_i(3) => SW(11),
            data2_i(2) => SW(10),
            data2_i(1) => SW(9),
            data2_i(0) => SW(8),
            
            data3_i(3) => SW(15),
            data3_i(2) => SW(14),
            data3_i(1) => SW(13),
            data3_i(0) => SW(12),
            
            seg_o(0)  => CA,
            seg_o(1)  => CB,
            seg_o(2)  => CC,
            seg_o(3)  => CD,
            seg_o(4)  => CE,
            seg_o(5)  => CF,
            seg_o(6)  => CG,
              
            dig_o     => AN(4-1 downto 0),  
            dp_o      => DP,         
            dp_i => "0111"
          
        );

    AN(7 downto 4) <= b"1111";

end Behavioral;
