//the register base address
define REG_BASE 0x1ff80000

//only define id sequence in register list
//if change, should synchronize with fw
define global_id 0
define dram_id 1
define nfc_id 2
define sdc_id 3
define clock_id 4

//include register setting script files
include "\hwinit\dram\DramDDR3_533A0_VTB3084A_DDR1066_16bit_init_BJ.cfg"
include "\hwinit\global\GLB_533A0_HCLK300_init.cfg"
include "\hwinit\nfc\Nfc_PCIE533A0_ASIC_B16_MICRON_3D_NVDDR400_init.cfg"
//include "\hwinit\nfc\Nfc_PCIE533A0_ASIC_B16_MICRON_3D_NVDDR300_init.cfg"
//include "\hwinit\nfc\Nfc_PCIE533A0_ASIC_B16_MICRON_3D_NVDDR200_init.cfg"

include "\hwinit\pcie\PCIE_EPHY_533A0_ASIC_init.cfg"
//include "\hwinit\clockgating\clockgating_dummy.cfg"
include "\hwinit\clockgating\clockgating_NVME.cfg"

//include ptable file
include "\VT3084-128GB1L2P_NVME_MICRON_3D_TLC_B16\ptable.cfg"

end
