

================================================================
== Synthesis Summary Report of 'blockmatmul'
================================================================
+ General Information: 
    * Date:           Tue Apr 11 22:26:43 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        LabB
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |           |            |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |     LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+------------+-----+
    |+ blockmatmul                                        |     -|  0.39|      185|  1.850e+03|         -|      186|     -|        no|     -|  48 (21%)|  4925 (4%)|  8249 (15%)|    -|
    | + blockmatmul_Pipeline_1                            |     -|  3.61|       18|    180.000|         -|       18|     -|        no|     -|         -|    7 (~0%)|    50 (~0%)|    -|
    |  o Loop 1                                           |     -|  7.30|       16|    160.000|         1|        1|    16|       yes|     -|         -|          -|           -|    -|
    | + blockmatmul_Pipeline_loadA                        |     -|  1.50|       10|    100.000|         -|       10|     -|        no|     -|         -|   11 (~0%)|    71 (~0%)|    -|
    |  o loadA                                            |     -|  7.30|        8|     80.000|         2|        1|     8|       yes|     -|         -|          -|           -|    -|
    | + blockmatmul_Pipeline_partialsum                   |     -|  0.39|      130|  1.300e+03|         -|      130|     -|        no|     -|  48 (21%)|  4133 (3%)|   1765 (3%)|    -|
    |  o partialsum                                       |    II|  7.30|      128|  1.280e+03|        16|       16|     8|       yes|     -|         -|          -|           -|    -|
    | + blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |     -|  0.61|       19|    190.000|         -|       19|     -|        no|     -|         -|  569 (~0%)|  6034 (11%)|    -|
    |  o writeoutput_VITIS_LOOP_34_2                      |     -|  7.30|       17|    170.000|         3|        1|    16|       yes|     -|         -|          -|           -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| Arows     | 128        |
| Bcols     | 128        |
+-----------+------------+

* REGISTER
+-------------+---------+----------+
| Interface   | Mode    | Bitwidth |
+-------------+---------+----------+
| ABpartial_i | ap_none | 512      |
| ABpartial_o | ap_none | 512      |
| it          | ap_none | 32       |
+-------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------------------+
| Argument  | Direction | Datatype             |
+-----------+-----------+----------------------+
| Arows     | in        | stream<blockvec, 0>& |
| Bcols     | in        | stream<blockvec, 0>& |
| ABpartial | inout     | &                    |
| it        | in        | int                  |
+-----------+-----------+----------------------+

* SW-to-HW Mapping
+-----------+--------------------+-----------+
| Argument  | HW Interface       | HW Type   |
+-----------+--------------------+-----------+
| Arows     | Arows              | interface |
| Bcols     | Bcols              | interface |
| ABpartial | ABpartial_i        | port      |
| ABpartial | ABpartial_o        | port      |
| ABpartial | ABpartial_o_ap_vld | port      |
| it        | it                 | port      |
+-----------+--------------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + blockmatmul                                       | 48  |        |             |     |        |         |
|  + blockmatmul_Pipeline_1                           | 0   |        |             |     |        |         |
|    empty_13_fu_56_p2                                | -   |        | empty_13    | add | fabric | 0       |
|  + blockmatmul_Pipeline_loadA                       | 0   |        |             |     |        |         |
|    add_ln14_fu_134_p2                               | -   |        | add_ln14    | add | fabric | 0       |
|  + blockmatmul_Pipeline_partialsum                  | 48  |        |             |     |        |         |
|    add_ln23_fu_327_p2                               | -   |        | add_ln23    | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U7                            | 3   |        | mul_ln28    | mul | auto   | 1       |
|    add_ln28_fu_396_p2                               | -   |        | add_ln28    | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U8                            | 3   |        | mul_ln28_1  | mul | auto   | 1       |
|    add_ln28_1_fu_401_p2                             | -   |        | add_ln28_1  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U9                            | 3   |        | mul_ln28_2  | mul | auto   | 1       |
|    add_ln28_2_fu_414_p2                             | -   |        | add_ln28_2  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U10                           | 3   |        | mul_ln28_3  | mul | auto   | 1       |
|    add_ln28_3_fu_419_p2                             | -   |        | add_ln28_3  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U11                           | 3   |        | mul_ln28_4  | mul | auto   | 1       |
|    add_ln28_4_fu_432_p2                             | -   |        | add_ln28_4  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U12                           | 3   |        | mul_ln28_5  | mul | auto   | 1       |
|    add_ln28_5_fu_437_p2                             | -   |        | add_ln28_5  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U13                           | 3   |        | mul_ln28_6  | mul | auto   | 1       |
|    add_ln28_6_fu_450_p2                             | -   |        | add_ln28_6  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U14                           | 3   |        | mul_ln28_7  | mul | auto   | 1       |
|    add_ln28_7_fu_455_p2                             | -   |        | add_ln28_7  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U15                           | 3   |        | mul_ln28_8  | mul | auto   | 1       |
|    add_ln28_8_fu_468_p2                             | -   |        | add_ln28_8  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U16                           | 3   |        | mul_ln28_9  | mul | auto   | 1       |
|    add_ln28_9_fu_473_p2                             | -   |        | add_ln28_9  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U17                           | 3   |        | mul_ln28_10 | mul | auto   | 1       |
|    add_ln28_10_fu_486_p2                            | -   |        | add_ln28_10 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U18                           | 3   |        | mul_ln28_11 | mul | auto   | 1       |
|    add_ln28_11_fu_491_p2                            | -   |        | add_ln28_11 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U19                           | 3   |        | mul_ln28_12 | mul | auto   | 1       |
|    add_ln28_12_fu_504_p2                            | -   |        | add_ln28_12 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U20                           | 3   |        | mul_ln28_13 | mul | auto   | 1       |
|    add_ln28_13_fu_509_p2                            | -   |        | add_ln28_13 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U21                           | 3   |        | mul_ln28_14 | mul | auto   | 1       |
|    add_ln28_14_fu_514_p2                            | -   |        | add_ln28_14 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U22                           | 3   |        | mul_ln28_15 | mul | auto   | 1       |
|    add_ln28_15_fu_519_p2                            | -   |        | add_ln28_15 | add | fabric | 0       |
|  + blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2 | 0   |        |             |     |        |         |
|    add_ln33_1_fu_125_p2                             | -   |        | add_ln33_1  | add | fabric | 0       |
|    add_ln33_fu_137_p2                               | -   |        | add_ln33    | add | fabric | 0       |
|    add_ln35_fu_181_p2                               | -   |        | add_ln35    | add | fabric | 0       |
|    add_ln34_fu_196_p2                               | -   |        | add_ln34    | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------------+------+------+--------+----------+---------+------+---------+
| + blockmatmul | 0    | 0    |        |          |         |      |         |
|   AB_U        | -    | -    |        | AB       | ram_t2p | auto | 1       |
|   A_0_U       | -    | -    |        | A_0      | ram_1p  | auto | 1       |
|   A_1_U       | -    | -    |        | A_1      | ram_1p  | auto | 1       |
|   A_2_U       | -    | -    |        | A_2      | ram_1p  | auto | 1       |
|   A_3_U       | -    | -    |        | A_3      | ram_1p  | auto | 1       |
+---------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

