

================================================================
== Vivado HLS Report for 'pp4fpga_cordic'
================================================================
* Date:           Fri Dec 25 23:38:38 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pp4fpga_cordic
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.627 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65| 0.650 us | 0.650 us |   65|   65|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    187|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      90|    112|    -|
|Memory           |        0|      -|      10|     10|    -|
|Multiplexer      |        -|      -|       -|     66|    -|
|Register         |        -|      -|     100|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     200|    375|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+----+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------------------+-------------------------------+---------+-------+----+-----+-----+
    |pp4fpga_cordic_AXILiteS_s_axi_U  |pp4fpga_cordic_AXILiteS_s_axi  |        0|      0|  90|  112|    0|
    +---------------------------------+-------------------------------+---------+-------+----+-----+-----+
    |Total                            |                               |        0|      0|  90|  112|    0|
    +---------------------------------+-------------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |pp4fpga_cordic_mucud_U1  |pp4fpga_cordic_mucud  |  i0 * i1  |
    |pp4fpga_cordic_mucud_U2  |pp4fpga_cordic_mucud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |pp4fpga_cordic_cobkb  |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |current_sin_V_fu_309_p2  |     +    |      0|  0|  12|          12|          12|
    |j_fu_163_p2              |     +    |      0|  0|  15|           6|           1|
    |current_cos_V_fu_304_p2  |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_1_fu_216_p2   |     -    |      0|  0|  17|           1|          13|
    |sub_ln1118_fu_181_p2     |     -    |      0|  0|  17|           1|          13|
    |sub_ln1148_1_fu_290_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1148_fu_260_p2     |     -    |      0|  0|  17|           1|          13|
    |sub_ln703_2_fu_318_p2    |     -    |      0|  0|  13|           1|          11|
    |sub_ln703_fu_335_p2      |     -    |      0|  0|  12|          12|          12|
    |icmp_ln18_fu_157_p2      |   icmp   |      0|  0|  11|           6|           7|
    |factor_V_fu_296_p3       |  select  |      0|  0|  12|           1|          12|
    |r_V_2_fu_222_p3          |  select  |      0|  0|  13|           1|          13|
    |r_V_fu_187_p3            |  select  |      0|  0|  13|           1|          13|
    |select_ln703_fu_324_p3   |  select  |      0|  0|  11|           1|          11|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 187|          57|         155|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |j_0_reg_146       |   9|          2|    6|         12|
    |p_Val2_2_reg_133  |   9|          2|   12|         24|
    |p_Val2_4_reg_120  |   9|          2|   12|         24|
    |p_Val2_6_reg_99   |   9|          2|   12|         24|
    |t_V_reg_109       |   9|          2|   12|         24|
    +------------------+----+-----------+-----+-----------+
    |Total             |  66|         14|   55|        112|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |cos_shift_V_reg_373  |  12|   0|   12|          0|
    |factor_V_reg_388     |  12|   0|   12|          0|
    |j_0_reg_146          |   6|   0|    6|          0|
    |j_reg_363            |   6|   0|    6|          0|
    |p_Val2_2_reg_133     |  12|   0|   12|          0|
    |p_Val2_4_reg_120     |  12|   0|   12|          0|
    |p_Val2_6_reg_99      |  12|   0|   12|          0|
    |sin_shift_V_reg_378  |  12|   0|   12|          0|
    |t_V_reg_109          |  12|   0|   12|          0|
    |tmp_reg_368          |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 100|   0|  100|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | pp4fpga_cordic | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | pp4fpga_cordic | return value |
|interrupt               | out |    1| ap_ctrl_hs | pp4fpga_cordic | return value |
+------------------------+-----+-----+------------+----------------+--------------+

