# ğŸ” Verilog-Digital-Lock-System

A **password-based digital lock** system implemented using **Verilog HDL** and deployed on a **CPLD board**. The design includes a lock/unlock mechanism, password reset functionality, auto-relock, lockout after multiple incorrect attempts, and LED status indicators.

---

## ğŸ¯ Project Highlights

- âœ”ï¸ 4-bit switch-based password input
- ğŸ”„ Password reset in unlocked state
- âŒ Lockout after 3 failed attempts
- â±ï¸ Auto-relock after timeout (15 seconds)
- ğŸ”‡ Debounced buttons for accurate input
- ğŸ’¡ LED indicators for locked, unlocked, lockout, and ready-to-set states

---

## ğŸ“ Project Structure

```
CPLD-Password-Lock-With-Reset/
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ REPORT.pdf                  # Detailed project report
|   â”œâ”€â”€ Manual.pdf                  # Detail of CPLD board used
â”‚   â””â”€â”€ state_diagram.png           # FSM diagram
â”œâ”€â”€ media/
â”‚   â””â”€â”€ setup.png                   # Image of CPLD hardware setup
â”œâ”€â”€ src/
â”‚   â””â”€â”€ digital_lock.v              # Verilog HDL for the system
â””â”€â”€ README.md
```

---

## ğŸ’¡ System Description

### ğŸ”Œ Inputs
- `switches[3:0]`: 4-bit password input
- `enter_btn`: Confirms entry or relocks system
- `set_btn`: Sets new password in unlocked state
- `clk`: 1 Hz system clock

### ğŸ’¡ Outputs
- `leds[0]`: Locked (Red)
- `leds[1]`: Unlocked (Green)
- `leds[2]`: Lockout (Flashing Red/Yellow)
- `leds[7]`: Ready to Set Password (Blue/White)

### ğŸ” States
- **LOCKED**: Awaiting correct password
- **UNLOCKED**: Allows password reset, auto-relocks
- **LOCKOUT**: Enforced after 3 failed attempts

---

## ğŸ§ª Test Cases

| Test Case                        | Expected Result        | Status |
|----------------------------------|------------------------|--------|
| Correct password entered         | System unlocks         | âœ…     |
| 3 incorrect attempts             | Enters lockout state   | âœ…     |
| Set new password when unlocked   | New password accepted  | âœ…     |
| Manual relock                    | System returns locked  | âœ…     |
| Auto-relock after timeout        | System locks itself    | âœ…     |

---

## Diagram & Setup

### ğŸ”Œ FSM Diagram
![State Diagram](docs/state_diagram.png)

### ğŸ’» Hardware Setup
![CPLD Board Setup](media/setup.png)

---

## ğŸ§  Built for: ELL201 â€“ Digital Circuits (IIT Course)
